

================================================================
== Vitis HLS Report for 'Compute'
================================================================
* Date:           Sat Apr 20 12:09:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.777 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2336|     2336|  9.344 us|  9.344 us|  2336|  2336|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpt_o   |     2335|     2335|        73|          -|          -|    32|        no|
        | + cpt_i  |       68|       68|        37|         32|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 32, D = 37, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 3 
40 --> 41 
41 --> 42 
42 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %input_buffer"   --->   Operation 43 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %weight_buffer, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_buffer, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln99 = br void %for.body.split" [dense/dense.cpp:99]   --->   Operation 47 'br' 'br_ln99' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i198 = phi i5 0, void %entry, i5 %i, void %for.end"   --->   Operation 48 'phi' 'i198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [dense/dense.cpp:99]   --->   Operation 50 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%i = add i5 %i198, i5 1" [dense/dense.cpp:99]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln103 = br void %fpga_resource_hint.for.body4.63" [dense/dense.cpp:103]   --->   Operation 52 'br' 'br_ln103' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%j195 = phi i7 0, void %for.body.split, i7 %trunc_ln101, void %fpga_resource_hint.for.body4.63" [dense/dense.cpp:101]   --->   Operation 53 'phi' 'j195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j195_cast = zext i7 %j195" [dense/dense.cpp:101]   --->   Operation 54 'zext' 'j195_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j195, i32 2, i32 6" [dense/dense.cpp:106]   --->   Operation 55 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i5 %lshr_ln" [dense/dense.cpp:106]   --->   Operation 56 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %lshr_ln" [dense/dense.cpp:107]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %tmp_s" [dense/dense.cpp:107]   --->   Operation 58 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107" [dense/dense.cpp:107]   --->   Operation 59 'getelementptr' 'weight_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%input_buffer_addr = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106" [dense/dense.cpp:106]   --->   Operation 60 'getelementptr' 'input_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.23ns)   --->   "%input_buffer_load = load i5 %input_buffer_addr" [dense/dense.cpp:106]   --->   Operation 61 'load' 'input_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 62 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i10 %weight_buffer_addr" [dense/dense.cpp:107]   --->   Operation 62 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln106 = or i5 %lshr_ln, i5 1" [dense/dense.cpp:106]   --->   Operation 63 'or' 'or_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i5 %or_ln106" [dense/dense.cpp:106]   --->   Operation 64 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_203 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106" [dense/dense.cpp:107]   --->   Operation 65 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i10 %tmp_203" [dense/dense.cpp:107]   --->   Operation 66 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%weight_buffer_addr_128 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_1" [dense/dense.cpp:107]   --->   Operation 67 'getelementptr' 'weight_buffer_addr_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%input_buffer_addr_2 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_1" [dense/dense.cpp:106]   --->   Operation 68 'getelementptr' 'input_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.23ns)   --->   "%input_buffer_load_1 = load i5 %input_buffer_addr_2" [dense/dense.cpp:106]   --->   Operation 69 'load' 'input_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 70 [2/2] (1.23ns)   --->   "%weight_buffer_load_1 = load i10 %weight_buffer_addr_128" [dense/dense.cpp:107]   --->   Operation 70 'load' 'weight_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 71 [1/1] (0.76ns)   --->   "%j = add i8 %j195_cast, i8 64" [dense/dense.cpp:103]   --->   Operation 71 'add' 'j' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i8 %j" [dense/dense.cpp:101]   --->   Operation 72 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %j, i32 7" [dense/dense.cpp:103]   --->   Operation 73 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp_521, void %fpga_resource_hint.for.body4.63, void %for.end" [dense/dense.cpp:103]   --->   Operation 74 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 75 [1/2] (1.23ns)   --->   "%input_buffer_load = load i5 %input_buffer_addr" [dense/dense.cpp:106]   --->   Operation 75 'load' 'input_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%di_V = trunc i64 %input_buffer_load" [dense/dense.cpp:106]   --->   Operation 76 'trunc' 'di_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i10 %weight_buffer_addr" [dense/dense.cpp:107]   --->   Operation 77 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%wi_V = trunc i64 %weight_buffer_load" [dense/dense.cpp:107]   --->   Operation 78 'trunc' 'wi_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i16 %di_V"   --->   Operation 79 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %wi_V"   --->   Operation 80 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317"   --->   Operation 81 'mul' 'r_V_130' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%di_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 82 'partselect' 'di_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%wi_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 83 'partselect' 'wi_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i16 %di_V_1"   --->   Operation 84 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i16 %wi_V_1"   --->   Operation 85 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1"   --->   Operation 86 'mul' 'r_V_131' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%di_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 87 'partselect' 'di_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%wi_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 88 'partselect' 'wi_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%di_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 89 'partselect' 'di_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%wi_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 90 'partselect' 'wi_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (1.23ns)   --->   "%input_buffer_load_1 = load i5 %input_buffer_addr_2" [dense/dense.cpp:106]   --->   Operation 91 'load' 'input_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%di_V_4 = trunc i64 %input_buffer_load_1" [dense/dense.cpp:106]   --->   Operation 92 'trunc' 'di_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (1.23ns)   --->   "%weight_buffer_load_1 = load i10 %weight_buffer_addr_128" [dense/dense.cpp:107]   --->   Operation 93 'load' 'weight_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%wi_V_4 = trunc i64 %weight_buffer_load_1" [dense/dense.cpp:107]   --->   Operation 94 'trunc' 'wi_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%di_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 95 'partselect' 'di_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%wi_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 96 'partselect' 'wi_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%di_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 97 'partselect' 'di_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%wi_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 98 'partselect' 'wi_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%di_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 99 'partselect' 'di_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%wi_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 100 'partselect' 'wi_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln106_1 = or i5 %lshr_ln, i5 2" [dense/dense.cpp:106]   --->   Operation 101 'or' 'or_ln106_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i5 %or_ln106_1" [dense/dense.cpp:106]   --->   Operation 102 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_212 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_1" [dense/dense.cpp:107]   --->   Operation 103 'bitconcatenate' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i10 %tmp_212" [dense/dense.cpp:107]   --->   Operation 104 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%weight_buffer_addr_129 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_2" [dense/dense.cpp:107]   --->   Operation 105 'getelementptr' 'weight_buffer_addr_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%input_buffer_addr_3 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_2" [dense/dense.cpp:106]   --->   Operation 106 'getelementptr' 'input_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (1.23ns)   --->   "%input_buffer_load_2 = load i5 %input_buffer_addr_3" [dense/dense.cpp:106]   --->   Operation 107 'load' 'input_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 108 [2/2] (1.23ns)   --->   "%weight_buffer_load_2 = load i10 %weight_buffer_addr_129" [dense/dense.cpp:107]   --->   Operation 108 'load' 'weight_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln106_2 = or i5 %lshr_ln, i5 3" [dense/dense.cpp:106]   --->   Operation 109 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i5 %or_ln106_2" [dense/dense.cpp:106]   --->   Operation 110 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_221 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_2" [dense/dense.cpp:107]   --->   Operation 111 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i10 %tmp_221" [dense/dense.cpp:107]   --->   Operation 112 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%weight_buffer_addr_130 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_3" [dense/dense.cpp:107]   --->   Operation 113 'getelementptr' 'weight_buffer_addr_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%input_buffer_addr_4 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_3" [dense/dense.cpp:106]   --->   Operation 114 'getelementptr' 'input_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (1.23ns)   --->   "%input_buffer_load_3 = load i5 %input_buffer_addr_4" [dense/dense.cpp:106]   --->   Operation 115 'load' 'input_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 116 [2/2] (1.23ns)   --->   "%weight_buffer_load_3 = load i10 %weight_buffer_addr_130" [dense/dense.cpp:107]   --->   Operation 116 'load' 'weight_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 117 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317"   --->   Operation 117 'mul' 'r_V_130' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1"   --->   Operation 118 'mul' 'r_V_131' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i16 %di_V_2"   --->   Operation 119 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i16 %wi_V_2"   --->   Operation 120 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2"   --->   Operation 121 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1317_3 = sext i16 %di_V_3"   --->   Operation 122 'sext' 'sext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i16 %wi_V_3"   --->   Operation 123 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3"   --->   Operation 124 'mul' 'r_V_132' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/2] (1.23ns)   --->   "%input_buffer_load_2 = load i5 %input_buffer_addr_3" [dense/dense.cpp:106]   --->   Operation 125 'load' 'input_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%di_V_8 = trunc i64 %input_buffer_load_2" [dense/dense.cpp:106]   --->   Operation 126 'trunc' 'di_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (1.23ns)   --->   "%weight_buffer_load_2 = load i10 %weight_buffer_addr_129" [dense/dense.cpp:107]   --->   Operation 127 'load' 'weight_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%wi_V_8 = trunc i64 %weight_buffer_load_2" [dense/dense.cpp:107]   --->   Operation 128 'trunc' 'wi_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%di_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 129 'partselect' 'di_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%wi_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 130 'partselect' 'wi_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%di_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 131 'partselect' 'di_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%wi_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 132 'partselect' 'wi_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%di_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 133 'partselect' 'di_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%wi_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 134 'partselect' 'wi_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/2] (1.23ns)   --->   "%input_buffer_load_3 = load i5 %input_buffer_addr_4" [dense/dense.cpp:106]   --->   Operation 135 'load' 'input_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%di_V_12 = trunc i64 %input_buffer_load_3" [dense/dense.cpp:106]   --->   Operation 136 'trunc' 'di_V_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (1.23ns)   --->   "%weight_buffer_load_3 = load i10 %weight_buffer_addr_130" [dense/dense.cpp:107]   --->   Operation 137 'load' 'weight_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%wi_V_12 = trunc i64 %weight_buffer_load_3" [dense/dense.cpp:107]   --->   Operation 138 'trunc' 'wi_V_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%di_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 139 'partselect' 'di_V_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%wi_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 140 'partselect' 'wi_V_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%di_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 141 'partselect' 'di_V_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%wi_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 142 'partselect' 'wi_V_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%di_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 143 'partselect' 'di_V_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%wi_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 144 'partselect' 'wi_V_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln106_3 = or i5 %lshr_ln, i5 4" [dense/dense.cpp:106]   --->   Operation 145 'or' 'or_ln106_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i5 %or_ln106_3" [dense/dense.cpp:106]   --->   Operation 146 'zext' 'zext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_230 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_3" [dense/dense.cpp:107]   --->   Operation 147 'bitconcatenate' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i10 %tmp_230" [dense/dense.cpp:107]   --->   Operation 148 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%weight_buffer_addr_131 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_4" [dense/dense.cpp:107]   --->   Operation 149 'getelementptr' 'weight_buffer_addr_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_buffer_addr_5 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_4" [dense/dense.cpp:106]   --->   Operation 150 'getelementptr' 'input_buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (1.23ns)   --->   "%input_buffer_load_4 = load i5 %input_buffer_addr_5" [dense/dense.cpp:106]   --->   Operation 151 'load' 'input_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 152 [2/2] (1.23ns)   --->   "%weight_buffer_load_4 = load i10 %weight_buffer_addr_131" [dense/dense.cpp:107]   --->   Operation 152 'load' 'weight_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln106_4 = or i5 %lshr_ln, i5 5" [dense/dense.cpp:106]   --->   Operation 153 'or' 'or_ln106_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln106_5 = zext i5 %or_ln106_4" [dense/dense.cpp:106]   --->   Operation 154 'zext' 'zext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_239 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_4" [dense/dense.cpp:107]   --->   Operation 155 'bitconcatenate' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i10 %tmp_239" [dense/dense.cpp:107]   --->   Operation 156 'zext' 'zext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%weight_buffer_addr_132 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_5" [dense/dense.cpp:107]   --->   Operation 157 'getelementptr' 'weight_buffer_addr_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%input_buffer_addr_6 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_5" [dense/dense.cpp:106]   --->   Operation 158 'getelementptr' 'input_buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (1.23ns)   --->   "%input_buffer_load_5 = load i5 %input_buffer_addr_6" [dense/dense.cpp:106]   --->   Operation 159 'load' 'input_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 160 [2/2] (1.23ns)   --->   "%weight_buffer_load_5 = load i10 %weight_buffer_addr_132" [dense/dense.cpp:107]   --->   Operation 160 'load' 'weight_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 161 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317"   --->   Operation 161 'mul' 'r_V_130' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1"   --->   Operation 162 'mul' 'r_V_131' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2"   --->   Operation 163 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3"   --->   Operation 164 'mul' 'r_V_132' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1317_4 = sext i16 %di_V_4"   --->   Operation 165 'sext' 'sext_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i16 %wi_V_4"   --->   Operation 166 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4"   --->   Operation 167 'mul' 'r_V_133' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1317_5 = sext i16 %di_V_5"   --->   Operation 168 'sext' 'sext_ln1317_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i16 %wi_V_5"   --->   Operation 169 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5"   --->   Operation 170 'mul' 'r_V_134' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/2] (1.23ns)   --->   "%input_buffer_load_4 = load i5 %input_buffer_addr_5" [dense/dense.cpp:106]   --->   Operation 171 'load' 'input_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%di_V_16 = trunc i64 %input_buffer_load_4" [dense/dense.cpp:106]   --->   Operation 172 'trunc' 'di_V_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/2] (1.23ns)   --->   "%weight_buffer_load_4 = load i10 %weight_buffer_addr_131" [dense/dense.cpp:107]   --->   Operation 173 'load' 'weight_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%wi_V_16 = trunc i64 %weight_buffer_load_4" [dense/dense.cpp:107]   --->   Operation 174 'trunc' 'wi_V_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%di_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 175 'partselect' 'di_V_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%wi_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 176 'partselect' 'wi_V_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%di_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 177 'partselect' 'di_V_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%wi_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 178 'partselect' 'wi_V_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%di_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 179 'partselect' 'di_V_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%wi_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 180 'partselect' 'wi_V_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/2] (1.23ns)   --->   "%input_buffer_load_5 = load i5 %input_buffer_addr_6" [dense/dense.cpp:106]   --->   Operation 181 'load' 'input_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%di_V_20 = trunc i64 %input_buffer_load_5" [dense/dense.cpp:106]   --->   Operation 182 'trunc' 'di_V_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/2] (1.23ns)   --->   "%weight_buffer_load_5 = load i10 %weight_buffer_addr_132" [dense/dense.cpp:107]   --->   Operation 183 'load' 'weight_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%wi_V_20 = trunc i64 %weight_buffer_load_5" [dense/dense.cpp:107]   --->   Operation 184 'trunc' 'wi_V_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%di_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 185 'partselect' 'di_V_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%wi_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 186 'partselect' 'wi_V_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%di_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 187 'partselect' 'di_V_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%wi_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 188 'partselect' 'wi_V_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%di_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 189 'partselect' 'di_V_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%wi_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 190 'partselect' 'wi_V_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln106_5 = or i5 %lshr_ln, i5 6" [dense/dense.cpp:106]   --->   Operation 191 'or' 'or_ln106_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln106_6 = zext i5 %or_ln106_5" [dense/dense.cpp:106]   --->   Operation 192 'zext' 'zext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_248 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_5" [dense/dense.cpp:107]   --->   Operation 193 'bitconcatenate' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i10 %tmp_248" [dense/dense.cpp:107]   --->   Operation 194 'zext' 'zext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%weight_buffer_addr_133 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_6" [dense/dense.cpp:107]   --->   Operation 195 'getelementptr' 'weight_buffer_addr_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%input_buffer_addr_7 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_6" [dense/dense.cpp:106]   --->   Operation 196 'getelementptr' 'input_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [2/2] (1.23ns)   --->   "%input_buffer_load_6 = load i5 %input_buffer_addr_7" [dense/dense.cpp:106]   --->   Operation 197 'load' 'input_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 198 [2/2] (1.23ns)   --->   "%weight_buffer_load_6 = load i10 %weight_buffer_addr_133" [dense/dense.cpp:107]   --->   Operation 198 'load' 'weight_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln106_6 = or i5 %lshr_ln, i5 7" [dense/dense.cpp:106]   --->   Operation 199 'or' 'or_ln106_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln106_7 = zext i5 %or_ln106_6" [dense/dense.cpp:106]   --->   Operation 200 'zext' 'zext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_259 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_6" [dense/dense.cpp:107]   --->   Operation 201 'bitconcatenate' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln107_7 = zext i10 %tmp_259" [dense/dense.cpp:107]   --->   Operation 202 'zext' 'zext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%weight_buffer_addr_134 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_7" [dense/dense.cpp:107]   --->   Operation 203 'getelementptr' 'weight_buffer_addr_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%input_buffer_addr_8 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_7" [dense/dense.cpp:106]   --->   Operation 204 'getelementptr' 'input_buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [2/2] (1.23ns)   --->   "%input_buffer_load_7 = load i5 %input_buffer_addr_8" [dense/dense.cpp:106]   --->   Operation 205 'load' 'input_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 206 [2/2] (1.23ns)   --->   "%weight_buffer_load_7 = load i10 %weight_buffer_addr_134" [dense/dense.cpp:107]   --->   Operation 206 'load' 'weight_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 207 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317"   --->   Operation 207 'mul' 'r_V_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_130, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 208 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 31"   --->   Operation 209 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tp_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_130, i32 10, i32 25"   --->   Operation 210 'partselect' 'tp_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 25"   --->   Operation 211 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 9"   --->   Operation 212 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i1 %tmp"   --->   Operation 213 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.85ns)   --->   "%tp_V_1 = add i16 %zext_ln423, i16 %tp_V"   --->   Operation 214 'add' 'tp_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_1, i32 15"   --->   Operation 215 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.28ns)   --->   "%xor_ln942 = xor i1 %p_Result_13, i1 1"   --->   Operation 216 'xor' 'xor_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.28ns)   --->   "%carry_1 = and i1 %p_Result_12, i1 %xor_ln942"   --->   Operation 217 'and' 'carry_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%tmp8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_130, i32 27, i32 31"   --->   Operation 218 'partselect' 'tmp8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.75ns)   --->   "%Range2_all_ones = icmp_eq  i5 %tmp8, i5 31"   --->   Operation 219 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_130, i32 26, i32 31"   --->   Operation 220 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.78ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_196, i6 63"   --->   Operation 221 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.78ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_196, i6 0"   --->   Operation 222 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 223 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 26"   --->   Operation 224 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln936 = xor i1 %tmp_9, i1 1"   --->   Operation 225 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936"   --->   Operation 226 'and' 'and_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones"   --->   Operation 227 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%and_ln937 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 228 'and' 'and_ln937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln941_1 = xor i1 %deleted_zeros, i1 1"   --->   Operation 229 'xor' 'xor_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln941 = or i1 %p_Result_13, i1 %xor_ln941_1"   --->   Operation 230 'or' 'or_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln941_2 = xor i1 %p_Result_s, i1 1"   --->   Operation 231 'xor' 'xor_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln941, i1 %xor_ln941_2"   --->   Operation 232 'and' 'overflow_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln942_1 = xor i1 %deleted_ones, i1 1"   --->   Operation 233 'xor' 'xor_ln942_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1"   --->   Operation 234 'or' 'or_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%xor_ln942_128 = xor i1 %and_ln937, i1 %or_ln942"   --->   Operation 235 'xor' 'xor_ln942_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%underflow = and i1 %xor_ln942_128, i1 %p_Result_s"   --->   Operation 236 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392 = or i1 %overflow_1, i1 %underflow"   --->   Operation 237 'or' 'or_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1"   --->   Operation 238 'mul' 'r_V_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_131, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 239 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 31"   --->   Operation 240 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tp_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_131, i32 10, i32 25"   --->   Operation 241 'partselect' 'tp_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 25"   --->   Operation 242 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 9"   --->   Operation 243 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i1 %tmp_14"   --->   Operation 244 'zext' 'zext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.85ns)   --->   "%tp_V_4 = add i16 %zext_ln423_1, i16 %tp_V_3"   --->   Operation 245 'add' 'tp_V_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_4, i32 15"   --->   Operation 246 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.28ns)   --->   "%xor_ln942_2 = xor i1 %p_Result_18, i1 1"   --->   Operation 247 'xor' 'xor_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.28ns)   --->   "%carry_3 = and i1 %p_Result_17, i1 %xor_ln942_2"   --->   Operation 248 'and' 'carry_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_131, i32 27, i32 31"   --->   Operation 249 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.75ns)   --->   "%Range2_all_ones_1 = icmp_eq  i5 %tmp_197, i5 31"   --->   Operation 250 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_131, i32 26, i32 31"   --->   Operation 251 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.78ns)   --->   "%Range1_all_ones_2 = icmp_eq  i6 %tmp_198, i6 63"   --->   Operation 252 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.78ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i6 %tmp_198, i6 0"   --->   Operation 253 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_1"   --->   Operation 254 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 26"   --->   Operation 255 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln936_1 = xor i1 %tmp_16, i1 1"   --->   Operation 256 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1"   --->   Operation 257 'and' 'and_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%deleted_ones_2 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_2"   --->   Operation 258 'select' 'deleted_ones_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_2"   --->   Operation 259 'and' 'and_ln937_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_4 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 260 'xor' 'xor_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln941_1 = or i1 %p_Result_18, i1 %xor_ln941_4"   --->   Operation 261 'or' 'or_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_5 = xor i1 %p_Result_16, i1 1"   --->   Operation 262 'xor' 'xor_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln941_1, i1 %xor_ln941_5"   --->   Operation 263 'and' 'overflow_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln942_3 = xor i1 %deleted_ones_2, i1 1"   --->   Operation 264 'xor' 'xor_ln942_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3"   --->   Operation 265 'or' 'or_ln942_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%xor_ln942_129 = xor i1 %and_ln937_1, i1 %or_ln942_1"   --->   Operation 266 'xor' 'xor_ln942_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%underflow_1 = and i1 %xor_ln942_129, i1 %p_Result_16"   --->   Operation 267 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_1 = or i1 %overflow_3, i1 %underflow_1"   --->   Operation 268 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2"   --->   Operation 269 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 270 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3"   --->   Operation 270 'mul' 'r_V_132' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4"   --->   Operation 271 'mul' 'r_V_133' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 272 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5"   --->   Operation 272 'mul' 'r_V_134' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1317_6 = sext i16 %di_V_6"   --->   Operation 273 'sext' 'sext_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i16 %wi_V_6"   --->   Operation 274 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6"   --->   Operation 275 'mul' 'r_V_135' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1317_7 = sext i16 %di_V_7"   --->   Operation 276 'sext' 'sext_ln1317_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i16 %wi_V_7"   --->   Operation 277 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7"   --->   Operation 278 'mul' 'r_V_136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/2] (1.23ns)   --->   "%input_buffer_load_6 = load i5 %input_buffer_addr_7" [dense/dense.cpp:106]   --->   Operation 279 'load' 'input_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%di_V_24 = trunc i64 %input_buffer_load_6" [dense/dense.cpp:106]   --->   Operation 280 'trunc' 'di_V_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/2] (1.23ns)   --->   "%weight_buffer_load_6 = load i10 %weight_buffer_addr_133" [dense/dense.cpp:107]   --->   Operation 281 'load' 'weight_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%wi_V_24 = trunc i64 %weight_buffer_load_6" [dense/dense.cpp:107]   --->   Operation 282 'trunc' 'wi_V_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%di_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 283 'partselect' 'di_V_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%wi_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 284 'partselect' 'wi_V_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%di_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 285 'partselect' 'di_V_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%wi_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 286 'partselect' 'wi_V_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%di_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 287 'partselect' 'di_V_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%wi_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 288 'partselect' 'wi_V_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/2] (1.23ns)   --->   "%input_buffer_load_7 = load i5 %input_buffer_addr_8" [dense/dense.cpp:106]   --->   Operation 289 'load' 'input_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%di_V_28 = trunc i64 %input_buffer_load_7" [dense/dense.cpp:106]   --->   Operation 290 'trunc' 'di_V_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/2] (1.23ns)   --->   "%weight_buffer_load_7 = load i10 %weight_buffer_addr_134" [dense/dense.cpp:107]   --->   Operation 291 'load' 'weight_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%wi_V_28 = trunc i64 %weight_buffer_load_7" [dense/dense.cpp:107]   --->   Operation 292 'trunc' 'wi_V_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%di_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 293 'partselect' 'di_V_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%wi_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 294 'partselect' 'wi_V_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%di_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 295 'partselect' 'di_V_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%wi_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 296 'partselect' 'wi_V_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%di_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 297 'partselect' 'di_V_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%wi_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 298 'partselect' 'wi_V_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln106_7 = or i5 %lshr_ln, i5 8" [dense/dense.cpp:106]   --->   Operation 299 'or' 'or_ln106_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln106_8 = zext i5 %or_ln106_7" [dense/dense.cpp:106]   --->   Operation 300 'zext' 'zext_ln106_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_271 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_7" [dense/dense.cpp:107]   --->   Operation 301 'bitconcatenate' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln107_8 = zext i10 %tmp_271" [dense/dense.cpp:107]   --->   Operation 302 'zext' 'zext_ln107_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%weight_buffer_addr_135 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_8" [dense/dense.cpp:107]   --->   Operation 303 'getelementptr' 'weight_buffer_addr_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%input_buffer_addr_9 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_8" [dense/dense.cpp:106]   --->   Operation 304 'getelementptr' 'input_buffer_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [2/2] (1.23ns)   --->   "%input_buffer_load_8 = load i5 %input_buffer_addr_9" [dense/dense.cpp:106]   --->   Operation 305 'load' 'input_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 306 [2/2] (1.23ns)   --->   "%weight_buffer_load_8 = load i10 %weight_buffer_addr_135" [dense/dense.cpp:107]   --->   Operation 306 'load' 'weight_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln106_8 = or i5 %lshr_ln, i5 9" [dense/dense.cpp:106]   --->   Operation 307 'or' 'or_ln106_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln106_9 = zext i5 %or_ln106_8" [dense/dense.cpp:106]   --->   Operation 308 'zext' 'zext_ln106_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_276 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_8" [dense/dense.cpp:107]   --->   Operation 309 'bitconcatenate' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln107_9 = zext i10 %tmp_276" [dense/dense.cpp:107]   --->   Operation 310 'zext' 'zext_ln107_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%weight_buffer_addr_136 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_9" [dense/dense.cpp:107]   --->   Operation 311 'getelementptr' 'weight_buffer_addr_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%input_buffer_addr_10 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_9" [dense/dense.cpp:106]   --->   Operation 312 'getelementptr' 'input_buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [2/2] (1.23ns)   --->   "%input_buffer_load_9 = load i5 %input_buffer_addr_10" [dense/dense.cpp:106]   --->   Operation 313 'load' 'input_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 314 [2/2] (1.23ns)   --->   "%weight_buffer_load_9 = load i10 %weight_buffer_addr_136" [dense/dense.cpp:107]   --->   Operation 314 'load' 'weight_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%sum_V_129197 = phi i16 0, void %for.body.split, i16 %sum_V, void %fpga_resource_hint.for.body4.63"   --->   Operation 315 'phi' 'sum_V_129197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tp_V_2)   --->   "%select_ln392_1 = select i1 %overflow_1, i16 32767, i16 32768"   --->   Operation 316 'select' 'select_ln392_1' <Predicate = (or_ln392)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_2 = select i1 %or_ln392, i16 %select_ln392_1, i16 %tp_V_1"   --->   Operation 317 'select' 'tp_V_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %sum_V_129197"   --->   Operation 318 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i16 %tp_V_2"   --->   Operation 319 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.85ns)   --->   "%ret_V = add i17 %sext_ln859_1, i17 %sext_ln859"   --->   Operation 320 'add' 'ret_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 321 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.85ns)   --->   "%sum_V_1 = add i16 %tp_V_2, i16 %sum_V_129197"   --->   Operation 322 'add' 'sum_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_1, i32 15"   --->   Operation 323 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%xor_ln941_3 = xor i1 %p_Result_14, i1 1"   --->   Operation 324 'xor' 'xor_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%overflow_2 = and i1 %p_Result_15, i1 %xor_ln941_3"   --->   Operation 325 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%xor_ln348_1 = xor i1 %p_Result_14, i1 %p_Result_15"   --->   Operation 326 'xor' 'xor_ln348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%select_ln392_3 = select i1 %overflow_2, i16 32767, i16 32768"   --->   Operation 327 'select' 'select_ln392_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_2 = select i1 %xor_ln348_1, i16 %select_ln392_3, i16 %sum_V_1"   --->   Operation 328 'select' 'sum_V_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node tp_V_5)   --->   "%select_ln392_4 = select i1 %overflow_3, i16 32767, i16 32768"   --->   Operation 329 'select' 'select_ln392_4' <Predicate = (or_ln392_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_5 = select i1 %or_ln392_1, i16 %select_ln392_4, i16 %tp_V_4"   --->   Operation 330 'select' 'tp_V_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i16 %sum_V_2"   --->   Operation 331 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i16 %tp_V_5"   --->   Operation 332 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.85ns)   --->   "%ret_V_1 = add i17 %sext_ln859_3, i17 %sext_ln859_2"   --->   Operation 333 'add' 'ret_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 334 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.85ns)   --->   "%sum_V_3 = add i16 %tp_V_5, i16 %sum_V_2"   --->   Operation 335 'add' 'sum_V_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_3, i32 15"   --->   Operation 336 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%xor_ln941_6 = xor i1 %p_Result_19, i1 1"   --->   Operation 337 'xor' 'xor_ln941_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%overflow_4 = and i1 %p_Result_20, i1 %xor_ln941_6"   --->   Operation 338 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%xor_ln348_2 = xor i1 %p_Result_19, i1 %p_Result_20"   --->   Operation 339 'xor' 'xor_ln348_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%select_ln392_6 = select i1 %overflow_4, i16 32767, i16 32768"   --->   Operation 340 'select' 'select_ln392_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 341 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_4 = select i1 %xor_ln348_2, i16 %select_ln392_6, i16 %sum_V_3"   --->   Operation 341 'select' 'sum_V_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 342 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2"   --->   Operation 342 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 343 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 31"   --->   Operation 344 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%tp_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V, i32 10, i32 25"   --->   Operation 345 'partselect' 'tp_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 25"   --->   Operation 346 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 9"   --->   Operation 347 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln423_2 = zext i1 %tmp_21"   --->   Operation 348 'zext' 'zext_ln423_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.85ns)   --->   "%tp_V_7 = add i16 %zext_ln423_2, i16 %tp_V_6"   --->   Operation 349 'add' 'tp_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_7, i32 15"   --->   Operation 350 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.28ns)   --->   "%xor_ln942_4 = xor i1 %p_Result_23, i1 1"   --->   Operation 351 'xor' 'xor_ln942_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [1/1] (0.28ns)   --->   "%carry_5 = and i1 %p_Result_22, i1 %xor_ln942_4"   --->   Operation 352 'and' 'carry_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V, i32 27, i32 31"   --->   Operation 353 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.75ns)   --->   "%Range2_all_ones_2 = icmp_eq  i5 %tmp_199, i5 31"   --->   Operation 354 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V, i32 26, i32 31"   --->   Operation 355 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.78ns)   --->   "%Range1_all_ones_4 = icmp_eq  i6 %tmp_200, i6 63"   --->   Operation 356 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 357 [1/1] (0.78ns)   --->   "%Range1_all_zeros_2 = icmp_eq  i6 %tmp_200, i6 0"   --->   Operation 357 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_2"   --->   Operation 358 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 26"   --->   Operation 359 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%xor_ln936_2 = xor i1 %tmp_23, i1 1"   --->   Operation 360 'xor' 'xor_ln936_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%and_ln936_2 = and i1 %Range2_all_ones_2, i1 %xor_ln936_2"   --->   Operation 361 'and' 'and_ln936_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%deleted_ones_4 = select i1 %carry_5, i1 %and_ln936_2, i1 %Range1_all_ones_4"   --->   Operation 362 'select' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_2)   --->   "%and_ln937_2 = and i1 %carry_5, i1 %Range1_all_ones_4"   --->   Operation 363 'and' 'and_ln937_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln941_7 = xor i1 %deleted_zeros_2, i1 1"   --->   Operation 364 'xor' 'xor_ln941_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln941_2 = or i1 %p_Result_23, i1 %xor_ln941_7"   --->   Operation 365 'or' 'or_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln941_8 = xor i1 %p_Result_21, i1 1"   --->   Operation 366 'xor' 'xor_ln941_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln941_2, i1 %xor_ln941_8"   --->   Operation 367 'and' 'overflow_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%xor_ln942_5 = xor i1 %deleted_ones_4, i1 1"   --->   Operation 368 'xor' 'xor_ln942_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_2 = or i1 %xor_ln942_4, i1 %xor_ln942_5"   --->   Operation 369 'or' 'or_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_2)   --->   "%xor_ln942_130 = xor i1 %and_ln937_2, i1 %or_ln942_2"   --->   Operation 370 'xor' 'xor_ln942_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_2)   --->   "%underflow_2 = and i1 %xor_ln942_130, i1 %p_Result_21"   --->   Operation 371 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_2 = or i1 %overflow_5, i1 %underflow_2"   --->   Operation 372 'or' 'or_ln392_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3"   --->   Operation 373 'mul' 'r_V_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_132, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 374 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 31"   --->   Operation 375 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%tp_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_132, i32 10, i32 25"   --->   Operation 376 'partselect' 'tp_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 25"   --->   Operation 377 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 9"   --->   Operation 378 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln423_3 = zext i1 %tmp_28"   --->   Operation 379 'zext' 'zext_ln423_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.85ns)   --->   "%tp_V_10 = add i16 %zext_ln423_3, i16 %tp_V_9"   --->   Operation 380 'add' 'tp_V_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_10, i32 15"   --->   Operation 381 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (0.28ns)   --->   "%xor_ln942_6 = xor i1 %p_Result_28, i1 1"   --->   Operation 382 'xor' 'xor_ln942_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 383 [1/1] (0.28ns)   --->   "%carry_7 = and i1 %p_Result_27, i1 %xor_ln942_6"   --->   Operation 383 'and' 'carry_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_132, i32 27, i32 31"   --->   Operation 384 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.75ns)   --->   "%Range2_all_ones_3 = icmp_eq  i5 %tmp_201, i5 31"   --->   Operation 385 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_132, i32 26, i32 31"   --->   Operation 386 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.78ns)   --->   "%Range1_all_ones_6 = icmp_eq  i6 %tmp_202, i6 63"   --->   Operation 387 'icmp' 'Range1_all_ones_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (0.78ns)   --->   "%Range1_all_zeros_3 = icmp_eq  i6 %tmp_202, i6 0"   --->   Operation 388 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_3"   --->   Operation 389 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 26"   --->   Operation 390 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%xor_ln936_3 = xor i1 %tmp_30, i1 1"   --->   Operation 391 'xor' 'xor_ln936_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%and_ln936_3 = and i1 %Range2_all_ones_3, i1 %xor_ln936_3"   --->   Operation 392 'and' 'and_ln936_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%deleted_ones_6 = select i1 %carry_7, i1 %and_ln936_3, i1 %Range1_all_ones_6"   --->   Operation 393 'select' 'deleted_ones_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_3)   --->   "%and_ln937_3 = and i1 %carry_7, i1 %Range1_all_ones_6"   --->   Operation 394 'and' 'and_ln937_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln941_10 = xor i1 %deleted_zeros_3, i1 1"   --->   Operation 395 'xor' 'xor_ln941_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln941_3 = or i1 %p_Result_28, i1 %xor_ln941_10"   --->   Operation 396 'or' 'or_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln941_11 = xor i1 %p_Result_26, i1 1"   --->   Operation 397 'xor' 'xor_ln941_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln941_3, i1 %xor_ln941_11"   --->   Operation 398 'and' 'overflow_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%xor_ln942_7 = xor i1 %deleted_ones_6, i1 1"   --->   Operation 399 'xor' 'xor_ln942_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_3 = or i1 %xor_ln942_6, i1 %xor_ln942_7"   --->   Operation 400 'or' 'or_ln942_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_3)   --->   "%xor_ln942_131 = xor i1 %and_ln937_3, i1 %or_ln942_3"   --->   Operation 401 'xor' 'xor_ln942_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_3)   --->   "%underflow_3 = and i1 %xor_ln942_131, i1 %p_Result_26"   --->   Operation 402 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_3 = or i1 %overflow_7, i1 %underflow_3"   --->   Operation 403 'or' 'or_ln392_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 404 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4"   --->   Operation 404 'mul' 'r_V_133' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 405 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5"   --->   Operation 405 'mul' 'r_V_134' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 406 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6"   --->   Operation 406 'mul' 'r_V_135' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 407 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7"   --->   Operation 407 'mul' 'r_V_136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1317_8 = sext i16 %di_V_8"   --->   Operation 408 'sext' 'sext_ln1317_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i16 %wi_V_8"   --->   Operation 409 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 410 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8"   --->   Operation 410 'mul' 'r_V_137' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1317_9 = sext i16 %di_V_9"   --->   Operation 411 'sext' 'sext_ln1317_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i16 %wi_V_9"   --->   Operation 412 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 413 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9"   --->   Operation 413 'mul' 'r_V_138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 414 [1/2] (1.23ns)   --->   "%input_buffer_load_8 = load i5 %input_buffer_addr_9" [dense/dense.cpp:106]   --->   Operation 414 'load' 'input_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%di_V_32 = trunc i64 %input_buffer_load_8" [dense/dense.cpp:106]   --->   Operation 415 'trunc' 'di_V_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 416 [1/2] (1.23ns)   --->   "%weight_buffer_load_8 = load i10 %weight_buffer_addr_135" [dense/dense.cpp:107]   --->   Operation 416 'load' 'weight_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%wi_V_32 = trunc i64 %weight_buffer_load_8" [dense/dense.cpp:107]   --->   Operation 417 'trunc' 'wi_V_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns)   --->   "%di_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 418 'partselect' 'di_V_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%wi_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 419 'partselect' 'wi_V_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%di_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 420 'partselect' 'di_V_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%wi_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 421 'partselect' 'wi_V_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%di_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 422 'partselect' 'di_V_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%wi_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 423 'partselect' 'wi_V_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 424 [1/2] (1.23ns)   --->   "%input_buffer_load_9 = load i5 %input_buffer_addr_10" [dense/dense.cpp:106]   --->   Operation 424 'load' 'input_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%di_V_36 = trunc i64 %input_buffer_load_9" [dense/dense.cpp:106]   --->   Operation 425 'trunc' 'di_V_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/2] (1.23ns)   --->   "%weight_buffer_load_9 = load i10 %weight_buffer_addr_136" [dense/dense.cpp:107]   --->   Operation 426 'load' 'weight_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%wi_V_36 = trunc i64 %weight_buffer_load_9" [dense/dense.cpp:107]   --->   Operation 427 'trunc' 'wi_V_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%di_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 428 'partselect' 'di_V_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%wi_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 429 'partselect' 'wi_V_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "%di_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 430 'partselect' 'di_V_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%wi_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 431 'partselect' 'wi_V_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%di_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 432 'partselect' 'di_V_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%wi_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 433 'partselect' 'wi_V_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln106_9 = or i5 %lshr_ln, i5 10" [dense/dense.cpp:106]   --->   Operation 434 'or' 'or_ln106_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln106_10 = zext i5 %or_ln106_9" [dense/dense.cpp:106]   --->   Operation 435 'zext' 'zext_ln106_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_277 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_9" [dense/dense.cpp:107]   --->   Operation 436 'bitconcatenate' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln107_10 = zext i10 %tmp_277" [dense/dense.cpp:107]   --->   Operation 437 'zext' 'zext_ln107_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%weight_buffer_addr_137 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_10" [dense/dense.cpp:107]   --->   Operation 438 'getelementptr' 'weight_buffer_addr_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.00ns)   --->   "%input_buffer_addr_11 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_10" [dense/dense.cpp:106]   --->   Operation 439 'getelementptr' 'input_buffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 440 [2/2] (1.23ns)   --->   "%input_buffer_load_10 = load i5 %input_buffer_addr_11" [dense/dense.cpp:106]   --->   Operation 440 'load' 'input_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 441 [2/2] (1.23ns)   --->   "%weight_buffer_load_10 = load i10 %weight_buffer_addr_137" [dense/dense.cpp:107]   --->   Operation 441 'load' 'weight_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln106_10 = or i5 %lshr_ln, i5 11" [dense/dense.cpp:106]   --->   Operation 442 'or' 'or_ln106_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln106_11 = zext i5 %or_ln106_10" [dense/dense.cpp:106]   --->   Operation 443 'zext' 'zext_ln106_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_278 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_10" [dense/dense.cpp:107]   --->   Operation 444 'bitconcatenate' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln107_11 = zext i10 %tmp_278" [dense/dense.cpp:107]   --->   Operation 445 'zext' 'zext_ln107_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%weight_buffer_addr_138 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_11" [dense/dense.cpp:107]   --->   Operation 446 'getelementptr' 'weight_buffer_addr_138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.00ns)   --->   "%input_buffer_addr_12 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_11" [dense/dense.cpp:106]   --->   Operation 447 'getelementptr' 'input_buffer_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 448 [2/2] (1.23ns)   --->   "%input_buffer_load_11 = load i5 %input_buffer_addr_12" [dense/dense.cpp:106]   --->   Operation 448 'load' 'input_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 449 [2/2] (1.23ns)   --->   "%weight_buffer_load_11 = load i10 %weight_buffer_addr_138" [dense/dense.cpp:107]   --->   Operation 449 'load' 'weight_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tp_V_8)   --->   "%select_ln392_7 = select i1 %overflow_5, i16 32767, i16 32768"   --->   Operation 450 'select' 'select_ln392_7' <Predicate = (or_ln392_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 451 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_8 = select i1 %or_ln392_2, i16 %select_ln392_7, i16 %tp_V_7"   --->   Operation 451 'select' 'tp_V_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i16 %sum_V_4"   --->   Operation 452 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i16 %tp_V_8"   --->   Operation 453 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.85ns)   --->   "%ret_V_2 = add i17 %sext_ln859_5, i17 %sext_ln859_4"   --->   Operation 454 'add' 'ret_V_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 455 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.85ns)   --->   "%sum_V_5 = add i16 %tp_V_8, i16 %sum_V_4"   --->   Operation 456 'add' 'sum_V_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_5, i32 15"   --->   Operation 457 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%xor_ln941_9 = xor i1 %p_Result_24, i1 1"   --->   Operation 458 'xor' 'xor_ln941_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%overflow_6 = and i1 %p_Result_25, i1 %xor_ln941_9"   --->   Operation 459 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%xor_ln348_3 = xor i1 %p_Result_24, i1 %p_Result_25"   --->   Operation 460 'xor' 'xor_ln348_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%select_ln392_9 = select i1 %overflow_6, i16 32767, i16 32768"   --->   Operation 461 'select' 'select_ln392_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_6 = select i1 %xor_ln348_3, i16 %select_ln392_9, i16 %sum_V_5"   --->   Operation 462 'select' 'sum_V_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node tp_V_11)   --->   "%select_ln392_10 = select i1 %overflow_7, i16 32767, i16 32768"   --->   Operation 463 'select' 'select_ln392_10' <Predicate = (or_ln392_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 464 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_11 = select i1 %or_ln392_3, i16 %select_ln392_10, i16 %tp_V_10"   --->   Operation 464 'select' 'tp_V_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i16 %sum_V_6"   --->   Operation 465 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i16 %tp_V_11"   --->   Operation 466 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.85ns)   --->   "%ret_V_3 = add i17 %sext_ln859_7, i17 %sext_ln859_6"   --->   Operation 467 'add' 'ret_V_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 468 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.85ns)   --->   "%sum_V_7 = add i16 %tp_V_11, i16 %sum_V_6"   --->   Operation 469 'add' 'sum_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_7, i32 15"   --->   Operation 470 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%xor_ln941_12 = xor i1 %p_Result_29, i1 1"   --->   Operation 471 'xor' 'xor_ln941_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%overflow_8 = and i1 %p_Result_30, i1 %xor_ln941_12"   --->   Operation 472 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%xor_ln348_4 = xor i1 %p_Result_29, i1 %p_Result_30"   --->   Operation 473 'xor' 'xor_ln348_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%select_ln392_12 = select i1 %overflow_8, i16 32767, i16 32768"   --->   Operation 474 'select' 'select_ln392_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_8 = select i1 %xor_ln348_4, i16 %select_ln392_12, i16 %sum_V_7"   --->   Operation 475 'select' 'sum_V_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 476 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4"   --->   Operation 476 'mul' 'r_V_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_133, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 477 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 31"   --->   Operation 478 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%tp_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_133, i32 10, i32 25"   --->   Operation 479 'partselect' 'tp_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 25"   --->   Operation 480 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 9"   --->   Operation 481 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln423_4 = zext i1 %tmp_35"   --->   Operation 482 'zext' 'zext_ln423_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (0.85ns)   --->   "%tp_V_13 = add i16 %zext_ln423_4, i16 %tp_V_12"   --->   Operation 483 'add' 'tp_V_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_13, i32 15"   --->   Operation 484 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (0.28ns)   --->   "%xor_ln942_8 = xor i1 %p_Result_33, i1 1"   --->   Operation 485 'xor' 'xor_ln942_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 486 [1/1] (0.28ns)   --->   "%carry_9 = and i1 %p_Result_32, i1 %xor_ln942_8"   --->   Operation 486 'and' 'carry_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_133, i32 27, i32 31"   --->   Operation 487 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.75ns)   --->   "%Range2_all_ones_4 = icmp_eq  i5 %tmp_204, i5 31"   --->   Operation 488 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_133, i32 26, i32 31"   --->   Operation 489 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.78ns)   --->   "%Range1_all_ones_8 = icmp_eq  i6 %tmp_205, i6 63"   --->   Operation 490 'icmp' 'Range1_all_ones_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/1] (0.78ns)   --->   "%Range1_all_zeros_4 = icmp_eq  i6 %tmp_205, i6 0"   --->   Operation 491 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_4"   --->   Operation 492 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 26"   --->   Operation 493 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%xor_ln936_4 = xor i1 %tmp_37, i1 1"   --->   Operation 494 'xor' 'xor_ln936_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%and_ln936_4 = and i1 %Range2_all_ones_4, i1 %xor_ln936_4"   --->   Operation 495 'and' 'and_ln936_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%deleted_ones_8 = select i1 %carry_9, i1 %and_ln936_4, i1 %Range1_all_ones_8"   --->   Operation 496 'select' 'deleted_ones_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_4)   --->   "%and_ln937_4 = and i1 %carry_9, i1 %Range1_all_ones_8"   --->   Operation 497 'and' 'and_ln937_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln941_13 = xor i1 %deleted_zeros_4, i1 1"   --->   Operation 498 'xor' 'xor_ln941_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%or_ln941_4 = or i1 %p_Result_33, i1 %xor_ln941_13"   --->   Operation 499 'or' 'or_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln941_14 = xor i1 %p_Result_31, i1 1"   --->   Operation 500 'xor' 'xor_ln941_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_9 = and i1 %or_ln941_4, i1 %xor_ln941_14"   --->   Operation 501 'and' 'overflow_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%xor_ln942_9 = xor i1 %deleted_ones_8, i1 1"   --->   Operation 502 'xor' 'xor_ln942_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 503 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_4 = or i1 %xor_ln942_8, i1 %xor_ln942_9"   --->   Operation 503 'or' 'or_ln942_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_4)   --->   "%xor_ln942_132 = xor i1 %and_ln937_4, i1 %or_ln942_4"   --->   Operation 504 'xor' 'xor_ln942_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_4)   --->   "%underflow_4 = and i1 %xor_ln942_132, i1 %p_Result_31"   --->   Operation 505 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 506 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_4 = or i1 %overflow_9, i1 %underflow_4"   --->   Operation 506 'or' 'or_ln392_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 507 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5"   --->   Operation 507 'mul' 'r_V_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_134, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 508 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 31"   --->   Operation 509 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%tp_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_134, i32 10, i32 25"   --->   Operation 510 'partselect' 'tp_V_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 25"   --->   Operation 511 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 9"   --->   Operation 512 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln423_5 = zext i1 %tmp_42"   --->   Operation 513 'zext' 'zext_ln423_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (0.85ns)   --->   "%tp_V_16 = add i16 %zext_ln423_5, i16 %tp_V_15"   --->   Operation 514 'add' 'tp_V_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_16, i32 15"   --->   Operation 515 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 516 [1/1] (0.28ns)   --->   "%xor_ln942_10 = xor i1 %p_Result_38, i1 1"   --->   Operation 516 'xor' 'xor_ln942_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 517 [1/1] (0.28ns)   --->   "%carry_11 = and i1 %p_Result_37, i1 %xor_ln942_10"   --->   Operation 517 'and' 'carry_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_134, i32 27, i32 31"   --->   Operation 518 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 519 [1/1] (0.75ns)   --->   "%Range2_all_ones_5 = icmp_eq  i5 %tmp_206, i5 31"   --->   Operation 519 'icmp' 'Range2_all_ones_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_134, i32 26, i32 31"   --->   Operation 520 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (0.78ns)   --->   "%Range1_all_ones_10 = icmp_eq  i6 %tmp_207, i6 63"   --->   Operation 521 'icmp' 'Range1_all_ones_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 522 [1/1] (0.78ns)   --->   "%Range1_all_zeros_5 = icmp_eq  i6 %tmp_207, i6 0"   --->   Operation 522 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_5"   --->   Operation 523 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 26"   --->   Operation 524 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%xor_ln936_5 = xor i1 %tmp_44, i1 1"   --->   Operation 525 'xor' 'xor_ln936_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%and_ln936_5 = and i1 %Range2_all_ones_5, i1 %xor_ln936_5"   --->   Operation 526 'and' 'and_ln936_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%deleted_ones_10 = select i1 %carry_11, i1 %and_ln936_5, i1 %Range1_all_ones_10"   --->   Operation 527 'select' 'deleted_ones_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_5)   --->   "%and_ln937_5 = and i1 %carry_11, i1 %Range1_all_ones_10"   --->   Operation 528 'and' 'and_ln937_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln941_16 = xor i1 %deleted_zeros_5, i1 1"   --->   Operation 529 'xor' 'xor_ln941_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%or_ln941_5 = or i1 %p_Result_38, i1 %xor_ln941_16"   --->   Operation 530 'or' 'or_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln941_17 = xor i1 %p_Result_36, i1 1"   --->   Operation 531 'xor' 'xor_ln941_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_11 = and i1 %or_ln941_5, i1 %xor_ln941_17"   --->   Operation 532 'and' 'overflow_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%xor_ln942_11 = xor i1 %deleted_ones_10, i1 1"   --->   Operation 533 'xor' 'xor_ln942_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 534 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_5 = or i1 %xor_ln942_10, i1 %xor_ln942_11"   --->   Operation 534 'or' 'or_ln942_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_5)   --->   "%xor_ln942_133 = xor i1 %and_ln937_5, i1 %or_ln942_5"   --->   Operation 535 'xor' 'xor_ln942_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_5)   --->   "%underflow_5 = and i1 %xor_ln942_133, i1 %p_Result_36"   --->   Operation 536 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 537 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_5 = or i1 %overflow_11, i1 %underflow_5"   --->   Operation 537 'or' 'or_ln392_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6"   --->   Operation 538 'mul' 'r_V_135' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 539 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7"   --->   Operation 539 'mul' 'r_V_136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 540 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8"   --->   Operation 540 'mul' 'r_V_137' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 541 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9"   --->   Operation 541 'mul' 'r_V_138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1317_10 = sext i16 %di_V_10"   --->   Operation 542 'sext' 'sext_ln1317_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i16 %wi_V_10"   --->   Operation 543 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 544 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10"   --->   Operation 544 'mul' 'r_V_139' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1317_11 = sext i16 %di_V_11"   --->   Operation 545 'sext' 'sext_ln1317_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i16 %wi_V_11"   --->   Operation 546 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 547 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11"   --->   Operation 547 'mul' 'r_V_140' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 548 [1/2] (1.23ns)   --->   "%input_buffer_load_10 = load i5 %input_buffer_addr_11" [dense/dense.cpp:106]   --->   Operation 548 'load' 'input_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%di_V_40 = trunc i64 %input_buffer_load_10" [dense/dense.cpp:106]   --->   Operation 549 'trunc' 'di_V_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 550 [1/2] (1.23ns)   --->   "%weight_buffer_load_10 = load i10 %weight_buffer_addr_137" [dense/dense.cpp:107]   --->   Operation 550 'load' 'weight_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%wi_V_40 = trunc i64 %weight_buffer_load_10" [dense/dense.cpp:107]   --->   Operation 551 'trunc' 'wi_V_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%di_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 552 'partselect' 'di_V_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%wi_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 553 'partselect' 'wi_V_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%di_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 554 'partselect' 'di_V_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%wi_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 555 'partselect' 'wi_V_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 556 [1/1] (0.00ns)   --->   "%di_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 556 'partselect' 'di_V_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%wi_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 557 'partselect' 'wi_V_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 558 [1/2] (1.23ns)   --->   "%input_buffer_load_11 = load i5 %input_buffer_addr_12" [dense/dense.cpp:106]   --->   Operation 558 'load' 'input_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%di_V_44 = trunc i64 %input_buffer_load_11" [dense/dense.cpp:106]   --->   Operation 559 'trunc' 'di_V_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 560 [1/2] (1.23ns)   --->   "%weight_buffer_load_11 = load i10 %weight_buffer_addr_138" [dense/dense.cpp:107]   --->   Operation 560 'load' 'weight_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%wi_V_44 = trunc i64 %weight_buffer_load_11" [dense/dense.cpp:107]   --->   Operation 561 'trunc' 'wi_V_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns)   --->   "%di_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 562 'partselect' 'di_V_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "%wi_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 563 'partselect' 'wi_V_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%di_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 564 'partselect' 'di_V_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%wi_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 565 'partselect' 'wi_V_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 566 [1/1] (0.00ns)   --->   "%di_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 566 'partselect' 'di_V_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%wi_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 567 'partselect' 'wi_V_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln106_11 = or i5 %lshr_ln, i5 12" [dense/dense.cpp:106]   --->   Operation 568 'or' 'or_ln106_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln106_12 = zext i5 %or_ln106_11" [dense/dense.cpp:106]   --->   Operation 569 'zext' 'zext_ln106_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_279 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_11" [dense/dense.cpp:107]   --->   Operation 570 'bitconcatenate' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln107_12 = zext i10 %tmp_279" [dense/dense.cpp:107]   --->   Operation 571 'zext' 'zext_ln107_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (0.00ns)   --->   "%weight_buffer_addr_139 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_12" [dense/dense.cpp:107]   --->   Operation 572 'getelementptr' 'weight_buffer_addr_139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%input_buffer_addr_13 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_12" [dense/dense.cpp:106]   --->   Operation 573 'getelementptr' 'input_buffer_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 574 [2/2] (1.23ns)   --->   "%input_buffer_load_12 = load i5 %input_buffer_addr_13" [dense/dense.cpp:106]   --->   Operation 574 'load' 'input_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 575 [2/2] (1.23ns)   --->   "%weight_buffer_load_12 = load i10 %weight_buffer_addr_139" [dense/dense.cpp:107]   --->   Operation 575 'load' 'weight_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln106_12 = or i5 %lshr_ln, i5 13" [dense/dense.cpp:106]   --->   Operation 576 'or' 'or_ln106_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln106_13 = zext i5 %or_ln106_12" [dense/dense.cpp:106]   --->   Operation 577 'zext' 'zext_ln106_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_280 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_12" [dense/dense.cpp:107]   --->   Operation 578 'bitconcatenate' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln107_13 = zext i10 %tmp_280" [dense/dense.cpp:107]   --->   Operation 579 'zext' 'zext_ln107_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (0.00ns)   --->   "%weight_buffer_addr_140 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_13" [dense/dense.cpp:107]   --->   Operation 580 'getelementptr' 'weight_buffer_addr_140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%input_buffer_addr_14 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_13" [dense/dense.cpp:106]   --->   Operation 581 'getelementptr' 'input_buffer_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 582 [2/2] (1.23ns)   --->   "%input_buffer_load_13 = load i5 %input_buffer_addr_14" [dense/dense.cpp:106]   --->   Operation 582 'load' 'input_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 583 [2/2] (1.23ns)   --->   "%weight_buffer_load_13 = load i10 %weight_buffer_addr_140" [dense/dense.cpp:107]   --->   Operation 583 'load' 'weight_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node tp_V_14)   --->   "%select_ln392_13 = select i1 %overflow_9, i16 32767, i16 32768"   --->   Operation 584 'select' 'select_ln392_13' <Predicate = (or_ln392_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 585 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_14 = select i1 %or_ln392_4, i16 %select_ln392_13, i16 %tp_V_13"   --->   Operation 585 'select' 'tp_V_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln859_8 = sext i16 %sum_V_8"   --->   Operation 586 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln859_9 = sext i16 %tp_V_14"   --->   Operation 587 'sext' 'sext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 588 [1/1] (0.85ns)   --->   "%ret_V_4 = add i17 %sext_ln859_9, i17 %sext_ln859_8"   --->   Operation 588 'add' 'ret_V_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 589 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 590 [1/1] (0.85ns)   --->   "%sum_V_9 = add i16 %tp_V_14, i16 %sum_V_8"   --->   Operation 590 'add' 'sum_V_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_9, i32 15"   --->   Operation 591 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%xor_ln941_15 = xor i1 %p_Result_34, i1 1"   --->   Operation 592 'xor' 'xor_ln941_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%overflow_10 = and i1 %p_Result_35, i1 %xor_ln941_15"   --->   Operation 593 'and' 'overflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%xor_ln348_5 = xor i1 %p_Result_34, i1 %p_Result_35"   --->   Operation 594 'xor' 'xor_ln348_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%select_ln392_15 = select i1 %overflow_10, i16 32767, i16 32768"   --->   Operation 595 'select' 'select_ln392_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 596 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_10 = select i1 %xor_ln348_5, i16 %select_ln392_15, i16 %sum_V_9"   --->   Operation 596 'select' 'sum_V_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tp_V_17)   --->   "%select_ln392_16 = select i1 %overflow_11, i16 32767, i16 32768"   --->   Operation 597 'select' 'select_ln392_16' <Predicate = (or_ln392_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 598 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_17 = select i1 %or_ln392_5, i16 %select_ln392_16, i16 %tp_V_16"   --->   Operation 598 'select' 'tp_V_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln859_10 = sext i16 %sum_V_10"   --->   Operation 599 'sext' 'sext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i16 %tp_V_17"   --->   Operation 600 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (0.85ns)   --->   "%ret_V_5 = add i17 %sext_ln859_11, i17 %sext_ln859_10"   --->   Operation 601 'add' 'ret_V_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16"   --->   Operation 602 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.85ns)   --->   "%sum_V_11 = add i16 %tp_V_17, i16 %sum_V_10"   --->   Operation 603 'add' 'sum_V_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_11, i32 15"   --->   Operation 604 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%xor_ln941_18 = xor i1 %p_Result_39, i1 1"   --->   Operation 605 'xor' 'xor_ln941_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%overflow_12 = and i1 %p_Result_40, i1 %xor_ln941_18"   --->   Operation 606 'and' 'overflow_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%xor_ln348_6 = xor i1 %p_Result_39, i1 %p_Result_40"   --->   Operation 607 'xor' 'xor_ln348_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%select_ln392_18 = select i1 %overflow_12, i16 32767, i16 32768"   --->   Operation 608 'select' 'select_ln392_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 609 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_12 = select i1 %xor_ln348_6, i16 %select_ln392_18, i16 %sum_V_11"   --->   Operation 609 'select' 'sum_V_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 610 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6"   --->   Operation 610 'mul' 'r_V_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 611 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_135, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 611 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 31"   --->   Operation 612 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (0.00ns)   --->   "%tp_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_135, i32 10, i32 25"   --->   Operation 613 'partselect' 'tp_V_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 25"   --->   Operation 614 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 9"   --->   Operation 615 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln423_6 = zext i1 %tmp_49"   --->   Operation 616 'zext' 'zext_ln423_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 617 [1/1] (0.85ns)   --->   "%tp_V_19 = add i16 %zext_ln423_6, i16 %tp_V_18"   --->   Operation 617 'add' 'tp_V_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_19, i32 15"   --->   Operation 618 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 619 [1/1] (0.28ns)   --->   "%xor_ln942_12 = xor i1 %p_Result_43, i1 1"   --->   Operation 619 'xor' 'xor_ln942_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 620 [1/1] (0.28ns)   --->   "%carry_13 = and i1 %p_Result_42, i1 %xor_ln942_12"   --->   Operation 620 'and' 'carry_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_135, i32 27, i32 31"   --->   Operation 621 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.75ns)   --->   "%Range2_all_ones_6 = icmp_eq  i5 %tmp_208, i5 31"   --->   Operation 622 'icmp' 'Range2_all_ones_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_135, i32 26, i32 31"   --->   Operation 623 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 624 [1/1] (0.78ns)   --->   "%Range1_all_ones_12 = icmp_eq  i6 %tmp_209, i6 63"   --->   Operation 624 'icmp' 'Range1_all_ones_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 625 [1/1] (0.78ns)   --->   "%Range1_all_zeros_6 = icmp_eq  i6 %tmp_209, i6 0"   --->   Operation 625 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_6"   --->   Operation 626 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 26"   --->   Operation 627 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%xor_ln936_6 = xor i1 %tmp_51, i1 1"   --->   Operation 628 'xor' 'xor_ln936_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%and_ln936_6 = and i1 %Range2_all_ones_6, i1 %xor_ln936_6"   --->   Operation 629 'and' 'and_ln936_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%deleted_ones_12 = select i1 %carry_13, i1 %and_ln936_6, i1 %Range1_all_ones_12"   --->   Operation 630 'select' 'deleted_ones_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_6)   --->   "%and_ln937_6 = and i1 %carry_13, i1 %Range1_all_ones_12"   --->   Operation 631 'and' 'and_ln937_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln941_19 = xor i1 %deleted_zeros_6, i1 1"   --->   Operation 632 'xor' 'xor_ln941_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%or_ln941_6 = or i1 %p_Result_43, i1 %xor_ln941_19"   --->   Operation 633 'or' 'or_ln941_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln941_20 = xor i1 %p_Result_41, i1 1"   --->   Operation 634 'xor' 'xor_ln941_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 635 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_13 = and i1 %or_ln941_6, i1 %xor_ln941_20"   --->   Operation 635 'and' 'overflow_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%xor_ln942_13 = xor i1 %deleted_ones_12, i1 1"   --->   Operation 636 'xor' 'xor_ln942_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 637 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_6 = or i1 %xor_ln942_12, i1 %xor_ln942_13"   --->   Operation 637 'or' 'or_ln942_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_6)   --->   "%xor_ln942_134 = xor i1 %and_ln937_6, i1 %or_ln942_6"   --->   Operation 638 'xor' 'xor_ln942_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_6)   --->   "%underflow_6 = and i1 %xor_ln942_134, i1 %p_Result_41"   --->   Operation 639 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 640 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_6 = or i1 %overflow_13, i1 %underflow_6"   --->   Operation 640 'or' 'or_ln392_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 641 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7"   --->   Operation 641 'mul' 'r_V_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_136, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 642 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 31"   --->   Operation 643 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "%tp_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_136, i32 10, i32 25"   --->   Operation 644 'partselect' 'tp_V_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 25"   --->   Operation 645 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 9"   --->   Operation 646 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln423_7 = zext i1 %tmp_56"   --->   Operation 647 'zext' 'zext_ln423_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 648 [1/1] (0.85ns)   --->   "%tp_V_22 = add i16 %zext_ln423_7, i16 %tp_V_21"   --->   Operation 648 'add' 'tp_V_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 649 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_22, i32 15"   --->   Operation 649 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 650 [1/1] (0.28ns)   --->   "%xor_ln942_14 = xor i1 %p_Result_48, i1 1"   --->   Operation 650 'xor' 'xor_ln942_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 651 [1/1] (0.28ns)   --->   "%carry_15 = and i1 %p_Result_47, i1 %xor_ln942_14"   --->   Operation 651 'and' 'carry_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_136, i32 27, i32 31"   --->   Operation 652 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 653 [1/1] (0.75ns)   --->   "%Range2_all_ones_7 = icmp_eq  i5 %tmp_210, i5 31"   --->   Operation 653 'icmp' 'Range2_all_ones_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_136, i32 26, i32 31"   --->   Operation 654 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 655 [1/1] (0.78ns)   --->   "%Range1_all_ones_14 = icmp_eq  i6 %tmp_211, i6 63"   --->   Operation 655 'icmp' 'Range1_all_ones_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 656 [1/1] (0.78ns)   --->   "%Range1_all_zeros_7 = icmp_eq  i6 %tmp_211, i6 0"   --->   Operation 656 'icmp' 'Range1_all_zeros_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%deleted_zeros_7 = select i1 %carry_15, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_7"   --->   Operation 657 'select' 'deleted_zeros_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 26"   --->   Operation 658 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%xor_ln936_7 = xor i1 %tmp_58, i1 1"   --->   Operation 659 'xor' 'xor_ln936_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%and_ln936_7 = and i1 %Range2_all_ones_7, i1 %xor_ln936_7"   --->   Operation 660 'and' 'and_ln936_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%deleted_ones_14 = select i1 %carry_15, i1 %and_ln936_7, i1 %Range1_all_ones_14"   --->   Operation 661 'select' 'deleted_ones_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_7)   --->   "%and_ln937_7 = and i1 %carry_15, i1 %Range1_all_ones_14"   --->   Operation 662 'and' 'and_ln937_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%xor_ln941_22 = xor i1 %deleted_zeros_7, i1 1"   --->   Operation 663 'xor' 'xor_ln941_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%or_ln941_7 = or i1 %p_Result_48, i1 %xor_ln941_22"   --->   Operation 664 'or' 'or_ln941_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%xor_ln941_23 = xor i1 %p_Result_46, i1 1"   --->   Operation 665 'xor' 'xor_ln941_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_15 = and i1 %or_ln941_7, i1 %xor_ln941_23"   --->   Operation 666 'and' 'overflow_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%xor_ln942_15 = xor i1 %deleted_ones_14, i1 1"   --->   Operation 667 'xor' 'xor_ln942_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 668 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_7 = or i1 %xor_ln942_14, i1 %xor_ln942_15"   --->   Operation 668 'or' 'or_ln942_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_7)   --->   "%xor_ln942_135 = xor i1 %and_ln937_7, i1 %or_ln942_7"   --->   Operation 669 'xor' 'xor_ln942_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_7)   --->   "%underflow_7 = and i1 %xor_ln942_135, i1 %p_Result_46"   --->   Operation 670 'and' 'underflow_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 671 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_7 = or i1 %overflow_15, i1 %underflow_7"   --->   Operation 671 'or' 'or_ln392_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 672 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8"   --->   Operation 672 'mul' 'r_V_137' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 673 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9"   --->   Operation 673 'mul' 'r_V_138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 674 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10"   --->   Operation 674 'mul' 'r_V_139' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 675 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11"   --->   Operation 675 'mul' 'r_V_140' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1317_12 = sext i16 %di_V_12"   --->   Operation 676 'sext' 'sext_ln1317_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i16 %wi_V_12"   --->   Operation 677 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 678 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12"   --->   Operation 678 'mul' 'r_V_141' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1317_13 = sext i16 %di_V_13"   --->   Operation 679 'sext' 'sext_ln1317_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i16 %wi_V_13"   --->   Operation 680 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 681 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13"   --->   Operation 681 'mul' 'r_V_142' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 682 [1/2] (1.23ns)   --->   "%input_buffer_load_12 = load i5 %input_buffer_addr_13" [dense/dense.cpp:106]   --->   Operation 682 'load' 'input_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 683 [1/1] (0.00ns)   --->   "%di_V_48 = trunc i64 %input_buffer_load_12" [dense/dense.cpp:106]   --->   Operation 683 'trunc' 'di_V_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 684 [1/2] (1.23ns)   --->   "%weight_buffer_load_12 = load i10 %weight_buffer_addr_139" [dense/dense.cpp:107]   --->   Operation 684 'load' 'weight_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 685 [1/1] (0.00ns)   --->   "%wi_V_48 = trunc i64 %weight_buffer_load_12" [dense/dense.cpp:107]   --->   Operation 685 'trunc' 'wi_V_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 686 [1/1] (0.00ns)   --->   "%di_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 686 'partselect' 'di_V_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 687 [1/1] (0.00ns)   --->   "%wi_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 687 'partselect' 'wi_V_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 688 [1/1] (0.00ns)   --->   "%di_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 688 'partselect' 'di_V_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 689 [1/1] (0.00ns)   --->   "%wi_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 689 'partselect' 'wi_V_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 690 [1/1] (0.00ns)   --->   "%di_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 690 'partselect' 'di_V_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 691 [1/1] (0.00ns)   --->   "%wi_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 691 'partselect' 'wi_V_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 692 [1/2] (1.23ns)   --->   "%input_buffer_load_13 = load i5 %input_buffer_addr_14" [dense/dense.cpp:106]   --->   Operation 692 'load' 'input_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 693 [1/1] (0.00ns)   --->   "%di_V_52 = trunc i64 %input_buffer_load_13" [dense/dense.cpp:106]   --->   Operation 693 'trunc' 'di_V_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 694 [1/2] (1.23ns)   --->   "%weight_buffer_load_13 = load i10 %weight_buffer_addr_140" [dense/dense.cpp:107]   --->   Operation 694 'load' 'weight_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 695 [1/1] (0.00ns)   --->   "%wi_V_52 = trunc i64 %weight_buffer_load_13" [dense/dense.cpp:107]   --->   Operation 695 'trunc' 'wi_V_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 696 [1/1] (0.00ns)   --->   "%di_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 696 'partselect' 'di_V_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 697 [1/1] (0.00ns)   --->   "%wi_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 697 'partselect' 'wi_V_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 698 [1/1] (0.00ns)   --->   "%di_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 698 'partselect' 'di_V_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 699 [1/1] (0.00ns)   --->   "%wi_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 699 'partselect' 'wi_V_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 700 [1/1] (0.00ns)   --->   "%di_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 700 'partselect' 'di_V_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 701 [1/1] (0.00ns)   --->   "%wi_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 701 'partselect' 'wi_V_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 702 [1/1] (0.00ns)   --->   "%or_ln106_13 = or i5 %lshr_ln, i5 14" [dense/dense.cpp:106]   --->   Operation 702 'or' 'or_ln106_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln106_14 = zext i5 %or_ln106_13" [dense/dense.cpp:106]   --->   Operation 703 'zext' 'zext_ln106_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_281 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_13" [dense/dense.cpp:107]   --->   Operation 704 'bitconcatenate' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln107_14 = zext i10 %tmp_281" [dense/dense.cpp:107]   --->   Operation 705 'zext' 'zext_ln107_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 706 [1/1] (0.00ns)   --->   "%weight_buffer_addr_141 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_14" [dense/dense.cpp:107]   --->   Operation 706 'getelementptr' 'weight_buffer_addr_141' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 707 [1/1] (0.00ns)   --->   "%input_buffer_addr_15 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_14" [dense/dense.cpp:106]   --->   Operation 707 'getelementptr' 'input_buffer_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 708 [2/2] (1.23ns)   --->   "%input_buffer_load_14 = load i5 %input_buffer_addr_15" [dense/dense.cpp:106]   --->   Operation 708 'load' 'input_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 709 [2/2] (1.23ns)   --->   "%weight_buffer_load_14 = load i10 %weight_buffer_addr_141" [dense/dense.cpp:107]   --->   Operation 709 'load' 'weight_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 710 [1/1] (0.00ns)   --->   "%or_ln106_14 = or i5 %lshr_ln, i5 15" [dense/dense.cpp:106]   --->   Operation 710 'or' 'or_ln106_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln106_15 = zext i5 %or_ln106_14" [dense/dense.cpp:106]   --->   Operation 711 'zext' 'zext_ln106_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_282 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_14" [dense/dense.cpp:107]   --->   Operation 712 'bitconcatenate' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln107_15 = zext i10 %tmp_282" [dense/dense.cpp:107]   --->   Operation 713 'zext' 'zext_ln107_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 714 [1/1] (0.00ns)   --->   "%weight_buffer_addr_142 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_15" [dense/dense.cpp:107]   --->   Operation 714 'getelementptr' 'weight_buffer_addr_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 715 [1/1] (0.00ns)   --->   "%input_buffer_addr_16 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_15" [dense/dense.cpp:106]   --->   Operation 715 'getelementptr' 'input_buffer_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 716 [2/2] (1.23ns)   --->   "%input_buffer_load_15 = load i5 %input_buffer_addr_16" [dense/dense.cpp:106]   --->   Operation 716 'load' 'input_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 717 [2/2] (1.23ns)   --->   "%weight_buffer_load_15 = load i10 %weight_buffer_addr_142" [dense/dense.cpp:107]   --->   Operation 717 'load' 'weight_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node tp_V_20)   --->   "%select_ln392_19 = select i1 %overflow_13, i16 32767, i16 32768"   --->   Operation 718 'select' 'select_ln392_19' <Predicate = (or_ln392_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 719 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_20 = select i1 %or_ln392_6, i16 %select_ln392_19, i16 %tp_V_19"   --->   Operation 719 'select' 'tp_V_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i16 %sum_V_12"   --->   Operation 720 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln859_13 = sext i16 %tp_V_20"   --->   Operation 721 'sext' 'sext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 722 [1/1] (0.85ns)   --->   "%ret_V_6 = add i17 %sext_ln859_13, i17 %sext_ln859_12"   --->   Operation 722 'add' 'ret_V_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 723 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 723 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 724 [1/1] (0.85ns)   --->   "%sum_V_13 = add i16 %tp_V_20, i16 %sum_V_12"   --->   Operation 724 'add' 'sum_V_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 725 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_13, i32 15"   --->   Operation 725 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%xor_ln941_21 = xor i1 %p_Result_44, i1 1"   --->   Operation 726 'xor' 'xor_ln941_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%overflow_14 = and i1 %p_Result_45, i1 %xor_ln941_21"   --->   Operation 727 'and' 'overflow_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%xor_ln348_7 = xor i1 %p_Result_44, i1 %p_Result_45"   --->   Operation 728 'xor' 'xor_ln348_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%select_ln392_21 = select i1 %overflow_14, i16 32767, i16 32768"   --->   Operation 729 'select' 'select_ln392_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 730 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_14 = select i1 %xor_ln348_7, i16 %select_ln392_21, i16 %sum_V_13"   --->   Operation 730 'select' 'sum_V_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node tp_V_23)   --->   "%select_ln392_22 = select i1 %overflow_15, i16 32767, i16 32768"   --->   Operation 731 'select' 'select_ln392_22' <Predicate = (or_ln392_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 732 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_23 = select i1 %or_ln392_7, i16 %select_ln392_22, i16 %tp_V_22"   --->   Operation 732 'select' 'tp_V_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln859_14 = sext i16 %sum_V_14"   --->   Operation 733 'sext' 'sext_ln859_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln859_15 = sext i16 %tp_V_23"   --->   Operation 734 'sext' 'sext_ln859_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 735 [1/1] (0.85ns)   --->   "%ret_V_7 = add i17 %sext_ln859_15, i17 %sext_ln859_14"   --->   Operation 735 'add' 'ret_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 736 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 736 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 737 [1/1] (0.85ns)   --->   "%sum_V_15 = add i16 %tp_V_23, i16 %sum_V_14"   --->   Operation 737 'add' 'sum_V_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 738 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_15, i32 15"   --->   Operation 738 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%xor_ln941_24 = xor i1 %p_Result_49, i1 1"   --->   Operation 739 'xor' 'xor_ln941_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%overflow_16 = and i1 %p_Result_50, i1 %xor_ln941_24"   --->   Operation 740 'and' 'overflow_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%xor_ln348_8 = xor i1 %p_Result_49, i1 %p_Result_50"   --->   Operation 741 'xor' 'xor_ln348_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%select_ln392_24 = select i1 %overflow_16, i16 32767, i16 32768"   --->   Operation 742 'select' 'select_ln392_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 743 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_16 = select i1 %xor_ln348_8, i16 %select_ln392_24, i16 %sum_V_15"   --->   Operation 743 'select' 'sum_V_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 744 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8"   --->   Operation 744 'mul' 'r_V_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 745 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_137, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 745 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 746 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 31"   --->   Operation 746 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 747 [1/1] (0.00ns)   --->   "%tp_V_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_137, i32 10, i32 25"   --->   Operation 747 'partselect' 'tp_V_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 748 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 25"   --->   Operation 748 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 9"   --->   Operation 749 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln423_8 = zext i1 %tmp_63"   --->   Operation 750 'zext' 'zext_ln423_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 751 [1/1] (0.85ns)   --->   "%tp_V_25 = add i16 %zext_ln423_8, i16 %tp_V_24"   --->   Operation 751 'add' 'tp_V_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 752 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_25, i32 15"   --->   Operation 752 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 753 [1/1] (0.28ns)   --->   "%xor_ln942_16 = xor i1 %p_Result_53, i1 1"   --->   Operation 753 'xor' 'xor_ln942_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 754 [1/1] (0.28ns)   --->   "%carry_17 = and i1 %p_Result_52, i1 %xor_ln942_16"   --->   Operation 754 'and' 'carry_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_137, i32 27, i32 31"   --->   Operation 755 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 756 [1/1] (0.75ns)   --->   "%Range2_all_ones_8 = icmp_eq  i5 %tmp_213, i5 31"   --->   Operation 756 'icmp' 'Range2_all_ones_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_137, i32 26, i32 31"   --->   Operation 757 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 758 [1/1] (0.78ns)   --->   "%Range1_all_ones_16 = icmp_eq  i6 %tmp_214, i6 63"   --->   Operation 758 'icmp' 'Range1_all_ones_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 759 [1/1] (0.78ns)   --->   "%Range1_all_zeros_8 = icmp_eq  i6 %tmp_214, i6 0"   --->   Operation 759 'icmp' 'Range1_all_zeros_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%deleted_zeros_8 = select i1 %carry_17, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_8"   --->   Operation 760 'select' 'deleted_zeros_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 26"   --->   Operation 761 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%xor_ln936_8 = xor i1 %tmp_65, i1 1"   --->   Operation 762 'xor' 'xor_ln936_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%and_ln936_8 = and i1 %Range2_all_ones_8, i1 %xor_ln936_8"   --->   Operation 763 'and' 'and_ln936_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%deleted_ones_16 = select i1 %carry_17, i1 %and_ln936_8, i1 %Range1_all_ones_16"   --->   Operation 764 'select' 'deleted_ones_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_8)   --->   "%and_ln937_8 = and i1 %carry_17, i1 %Range1_all_ones_16"   --->   Operation 765 'and' 'and_ln937_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln941_25 = xor i1 %deleted_zeros_8, i1 1"   --->   Operation 766 'xor' 'xor_ln941_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%or_ln941_8 = or i1 %p_Result_53, i1 %xor_ln941_25"   --->   Operation 767 'or' 'or_ln941_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln941_26 = xor i1 %p_Result_51, i1 1"   --->   Operation 768 'xor' 'xor_ln941_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 769 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_17 = and i1 %or_ln941_8, i1 %xor_ln941_26"   --->   Operation 769 'and' 'overflow_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%xor_ln942_17 = xor i1 %deleted_ones_16, i1 1"   --->   Operation 770 'xor' 'xor_ln942_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 771 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_8 = or i1 %xor_ln942_16, i1 %xor_ln942_17"   --->   Operation 771 'or' 'or_ln942_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_8)   --->   "%xor_ln942_136 = xor i1 %and_ln937_8, i1 %or_ln942_8"   --->   Operation 772 'xor' 'xor_ln942_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_8)   --->   "%underflow_8 = and i1 %xor_ln942_136, i1 %p_Result_51"   --->   Operation 773 'and' 'underflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 774 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_8 = or i1 %overflow_17, i1 %underflow_8"   --->   Operation 774 'or' 'or_ln392_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 775 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9"   --->   Operation 775 'mul' 'r_V_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 776 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_138, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 776 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 777 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 31"   --->   Operation 777 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 778 [1/1] (0.00ns)   --->   "%tp_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_138, i32 10, i32 25"   --->   Operation 778 'partselect' 'tp_V_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 779 [1/1] (0.00ns)   --->   "%p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 25"   --->   Operation 779 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 9"   --->   Operation 780 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln423_9 = zext i1 %tmp_70"   --->   Operation 781 'zext' 'zext_ln423_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 782 [1/1] (0.85ns)   --->   "%tp_V_28 = add i16 %zext_ln423_9, i16 %tp_V_27"   --->   Operation 782 'add' 'tp_V_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 783 [1/1] (0.00ns)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_28, i32 15"   --->   Operation 783 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 784 [1/1] (0.28ns)   --->   "%xor_ln942_18 = xor i1 %p_Result_58, i1 1"   --->   Operation 784 'xor' 'xor_ln942_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 785 [1/1] (0.28ns)   --->   "%carry_19 = and i1 %p_Result_57, i1 %xor_ln942_18"   --->   Operation 785 'and' 'carry_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_138, i32 27, i32 31"   --->   Operation 786 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 787 [1/1] (0.75ns)   --->   "%Range2_all_ones_9 = icmp_eq  i5 %tmp_215, i5 31"   --->   Operation 787 'icmp' 'Range2_all_ones_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_138, i32 26, i32 31"   --->   Operation 788 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 789 [1/1] (0.78ns)   --->   "%Range1_all_ones_18 = icmp_eq  i6 %tmp_216, i6 63"   --->   Operation 789 'icmp' 'Range1_all_ones_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 790 [1/1] (0.78ns)   --->   "%Range1_all_zeros_9 = icmp_eq  i6 %tmp_216, i6 0"   --->   Operation 790 'icmp' 'Range1_all_zeros_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%deleted_zeros_9 = select i1 %carry_19, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_9"   --->   Operation 791 'select' 'deleted_zeros_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 26"   --->   Operation 792 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%xor_ln936_9 = xor i1 %tmp_72, i1 1"   --->   Operation 793 'xor' 'xor_ln936_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%and_ln936_9 = and i1 %Range2_all_ones_9, i1 %xor_ln936_9"   --->   Operation 794 'and' 'and_ln936_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%deleted_ones_18 = select i1 %carry_19, i1 %and_ln936_9, i1 %Range1_all_ones_18"   --->   Operation 795 'select' 'deleted_ones_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_9)   --->   "%and_ln937_9 = and i1 %carry_19, i1 %Range1_all_ones_18"   --->   Operation 796 'and' 'and_ln937_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln941_28 = xor i1 %deleted_zeros_9, i1 1"   --->   Operation 797 'xor' 'xor_ln941_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%or_ln941_9 = or i1 %p_Result_58, i1 %xor_ln941_28"   --->   Operation 798 'or' 'or_ln941_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln941_29 = xor i1 %p_Result_56, i1 1"   --->   Operation 799 'xor' 'xor_ln941_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 800 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_19 = and i1 %or_ln941_9, i1 %xor_ln941_29"   --->   Operation 800 'and' 'overflow_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%xor_ln942_19 = xor i1 %deleted_ones_18, i1 1"   --->   Operation 801 'xor' 'xor_ln942_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 802 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_9 = or i1 %xor_ln942_18, i1 %xor_ln942_19"   --->   Operation 802 'or' 'or_ln942_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_9)   --->   "%xor_ln942_137 = xor i1 %and_ln937_9, i1 %or_ln942_9"   --->   Operation 803 'xor' 'xor_ln942_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_9)   --->   "%underflow_9 = and i1 %xor_ln942_137, i1 %p_Result_56"   --->   Operation 804 'and' 'underflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 805 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_9 = or i1 %overflow_19, i1 %underflow_9"   --->   Operation 805 'or' 'or_ln392_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 806 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10"   --->   Operation 806 'mul' 'r_V_139' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 807 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11"   --->   Operation 807 'mul' 'r_V_140' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 808 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12"   --->   Operation 808 'mul' 'r_V_141' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 809 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13"   --->   Operation 809 'mul' 'r_V_142' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1317_14 = sext i16 %di_V_14"   --->   Operation 810 'sext' 'sext_ln1317_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i16 %wi_V_14"   --->   Operation 811 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 812 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14"   --->   Operation 812 'mul' 'r_V_143' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1317_15 = sext i16 %di_V_15"   --->   Operation 813 'sext' 'sext_ln1317_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i16 %wi_V_15"   --->   Operation 814 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 815 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15"   --->   Operation 815 'mul' 'r_V_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 816 [1/2] (1.23ns)   --->   "%input_buffer_load_14 = load i5 %input_buffer_addr_15" [dense/dense.cpp:106]   --->   Operation 816 'load' 'input_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 817 [1/1] (0.00ns)   --->   "%di_V_56 = trunc i64 %input_buffer_load_14" [dense/dense.cpp:106]   --->   Operation 817 'trunc' 'di_V_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 818 [1/2] (1.23ns)   --->   "%weight_buffer_load_14 = load i10 %weight_buffer_addr_141" [dense/dense.cpp:107]   --->   Operation 818 'load' 'weight_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 819 [1/1] (0.00ns)   --->   "%wi_V_56 = trunc i64 %weight_buffer_load_14" [dense/dense.cpp:107]   --->   Operation 819 'trunc' 'wi_V_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 820 [1/1] (0.00ns)   --->   "%di_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 820 'partselect' 'di_V_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 821 [1/1] (0.00ns)   --->   "%wi_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 821 'partselect' 'wi_V_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 822 [1/1] (0.00ns)   --->   "%di_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 822 'partselect' 'di_V_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 823 [1/1] (0.00ns)   --->   "%wi_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 823 'partselect' 'wi_V_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 824 [1/1] (0.00ns)   --->   "%di_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 824 'partselect' 'di_V_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 825 [1/1] (0.00ns)   --->   "%wi_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 825 'partselect' 'wi_V_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 826 [1/2] (1.23ns)   --->   "%input_buffer_load_15 = load i5 %input_buffer_addr_16" [dense/dense.cpp:106]   --->   Operation 826 'load' 'input_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 827 [1/1] (0.00ns)   --->   "%di_V_60 = trunc i64 %input_buffer_load_15" [dense/dense.cpp:106]   --->   Operation 827 'trunc' 'di_V_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 828 [1/2] (1.23ns)   --->   "%weight_buffer_load_15 = load i10 %weight_buffer_addr_142" [dense/dense.cpp:107]   --->   Operation 828 'load' 'weight_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 829 [1/1] (0.00ns)   --->   "%wi_V_60 = trunc i64 %weight_buffer_load_15" [dense/dense.cpp:107]   --->   Operation 829 'trunc' 'wi_V_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 830 [1/1] (0.00ns)   --->   "%di_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 16, i32 31" [dense/dense.cpp:106]   --->   Operation 830 'partselect' 'di_V_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 831 [1/1] (0.00ns)   --->   "%wi_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 16, i32 31" [dense/dense.cpp:107]   --->   Operation 831 'partselect' 'wi_V_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 832 [1/1] (0.00ns)   --->   "%di_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 32, i32 47" [dense/dense.cpp:106]   --->   Operation 832 'partselect' 'di_V_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 833 [1/1] (0.00ns)   --->   "%wi_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 32, i32 47" [dense/dense.cpp:107]   --->   Operation 833 'partselect' 'wi_V_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 834 [1/1] (0.00ns)   --->   "%di_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 48, i32 63" [dense/dense.cpp:106]   --->   Operation 834 'partselect' 'di_V_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 835 [1/1] (0.00ns)   --->   "%wi_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 48, i32 63" [dense/dense.cpp:107]   --->   Operation 835 'partselect' 'wi_V_63' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node tp_V_26)   --->   "%select_ln392_25 = select i1 %overflow_17, i16 32767, i16 32768"   --->   Operation 836 'select' 'select_ln392_25' <Predicate = (or_ln392_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 837 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_26 = select i1 %or_ln392_8, i16 %select_ln392_25, i16 %tp_V_25"   --->   Operation 837 'select' 'tp_V_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln859_16 = sext i16 %sum_V_16"   --->   Operation 838 'sext' 'sext_ln859_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln859_17 = sext i16 %tp_V_26"   --->   Operation 839 'sext' 'sext_ln859_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 840 [1/1] (0.85ns)   --->   "%ret_V_8 = add i17 %sext_ln859_17, i17 %sext_ln859_16"   --->   Operation 840 'add' 'ret_V_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 841 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16"   --->   Operation 841 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 842 [1/1] (0.85ns)   --->   "%sum_V_17 = add i16 %tp_V_26, i16 %sum_V_16"   --->   Operation 842 'add' 'sum_V_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 843 [1/1] (0.00ns)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_17, i32 15"   --->   Operation 843 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%xor_ln941_27 = xor i1 %p_Result_54, i1 1"   --->   Operation 844 'xor' 'xor_ln941_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%overflow_18 = and i1 %p_Result_55, i1 %xor_ln941_27"   --->   Operation 845 'and' 'overflow_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%xor_ln348_9 = xor i1 %p_Result_54, i1 %p_Result_55"   --->   Operation 846 'xor' 'xor_ln348_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%select_ln392_27 = select i1 %overflow_18, i16 32767, i16 32768"   --->   Operation 847 'select' 'select_ln392_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 848 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_18 = select i1 %xor_ln348_9, i16 %select_ln392_27, i16 %sum_V_17"   --->   Operation 848 'select' 'sum_V_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node tp_V_29)   --->   "%select_ln392_28 = select i1 %overflow_19, i16 32767, i16 32768"   --->   Operation 849 'select' 'select_ln392_28' <Predicate = (or_ln392_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 850 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_29 = select i1 %or_ln392_9, i16 %select_ln392_28, i16 %tp_V_28"   --->   Operation 850 'select' 'tp_V_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln859_18 = sext i16 %sum_V_18"   --->   Operation 851 'sext' 'sext_ln859_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln859_19 = sext i16 %tp_V_29"   --->   Operation 852 'sext' 'sext_ln859_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (0.85ns)   --->   "%ret_V_9 = add i17 %sext_ln859_19, i17 %sext_ln859_18"   --->   Operation 853 'add' 'ret_V_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 854 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 855 [1/1] (0.85ns)   --->   "%sum_V_19 = add i16 %tp_V_29, i16 %sum_V_18"   --->   Operation 855 'add' 'sum_V_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 856 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_19, i32 15"   --->   Operation 856 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%xor_ln941_30 = xor i1 %p_Result_59, i1 1"   --->   Operation 857 'xor' 'xor_ln941_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%overflow_20 = and i1 %p_Result_60, i1 %xor_ln941_30"   --->   Operation 858 'and' 'overflow_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%xor_ln348_10 = xor i1 %p_Result_59, i1 %p_Result_60"   --->   Operation 859 'xor' 'xor_ln348_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%select_ln392_30 = select i1 %overflow_20, i16 32767, i16 32768"   --->   Operation 860 'select' 'select_ln392_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 861 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_20 = select i1 %xor_ln348_10, i16 %select_ln392_30, i16 %sum_V_19"   --->   Operation 861 'select' 'sum_V_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 862 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10"   --->   Operation 862 'mul' 'r_V_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 863 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_139, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 863 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 864 [1/1] (0.00ns)   --->   "%p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 31"   --->   Operation 864 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 865 [1/1] (0.00ns)   --->   "%tp_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_139, i32 10, i32 25"   --->   Operation 865 'partselect' 'tp_V_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 25"   --->   Operation 866 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 9"   --->   Operation 867 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln423_10 = zext i1 %tmp_77"   --->   Operation 868 'zext' 'zext_ln423_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 869 [1/1] (0.85ns)   --->   "%tp_V_31 = add i16 %zext_ln423_10, i16 %tp_V_30"   --->   Operation 869 'add' 'tp_V_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 870 [1/1] (0.00ns)   --->   "%p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_31, i32 15"   --->   Operation 870 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 871 [1/1] (0.28ns)   --->   "%xor_ln942_20 = xor i1 %p_Result_63, i1 1"   --->   Operation 871 'xor' 'xor_ln942_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 872 [1/1] (0.28ns)   --->   "%carry_21 = and i1 %p_Result_62, i1 %xor_ln942_20"   --->   Operation 872 'and' 'carry_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_139, i32 27, i32 31"   --->   Operation 873 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 874 [1/1] (0.75ns)   --->   "%Range2_all_ones_10 = icmp_eq  i5 %tmp_217, i5 31"   --->   Operation 874 'icmp' 'Range2_all_ones_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_139, i32 26, i32 31"   --->   Operation 875 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 876 [1/1] (0.78ns)   --->   "%Range1_all_ones_20 = icmp_eq  i6 %tmp_218, i6 63"   --->   Operation 876 'icmp' 'Range1_all_ones_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 877 [1/1] (0.78ns)   --->   "%Range1_all_zeros_10 = icmp_eq  i6 %tmp_218, i6 0"   --->   Operation 877 'icmp' 'Range1_all_zeros_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%deleted_zeros_10 = select i1 %carry_21, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_10"   --->   Operation 878 'select' 'deleted_zeros_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 26"   --->   Operation 879 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%xor_ln936_10 = xor i1 %tmp_79, i1 1"   --->   Operation 880 'xor' 'xor_ln936_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%and_ln936_10 = and i1 %Range2_all_ones_10, i1 %xor_ln936_10"   --->   Operation 881 'and' 'and_ln936_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%deleted_ones_20 = select i1 %carry_21, i1 %and_ln936_10, i1 %Range1_all_ones_20"   --->   Operation 882 'select' 'deleted_ones_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_10)   --->   "%and_ln937_10 = and i1 %carry_21, i1 %Range1_all_ones_20"   --->   Operation 883 'and' 'and_ln937_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln941_31 = xor i1 %deleted_zeros_10, i1 1"   --->   Operation 884 'xor' 'xor_ln941_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%or_ln941_10 = or i1 %p_Result_63, i1 %xor_ln941_31"   --->   Operation 885 'or' 'or_ln941_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln941_32 = xor i1 %p_Result_61, i1 1"   --->   Operation 886 'xor' 'xor_ln941_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 887 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_21 = and i1 %or_ln941_10, i1 %xor_ln941_32"   --->   Operation 887 'and' 'overflow_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%xor_ln942_21 = xor i1 %deleted_ones_20, i1 1"   --->   Operation 888 'xor' 'xor_ln942_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 889 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_10 = or i1 %xor_ln942_20, i1 %xor_ln942_21"   --->   Operation 889 'or' 'or_ln942_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_10)   --->   "%xor_ln942_138 = xor i1 %and_ln937_10, i1 %or_ln942_10"   --->   Operation 890 'xor' 'xor_ln942_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_10)   --->   "%underflow_10 = and i1 %xor_ln942_138, i1 %p_Result_61"   --->   Operation 891 'and' 'underflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 892 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_10 = or i1 %overflow_21, i1 %underflow_10"   --->   Operation 892 'or' 'or_ln392_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 893 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11"   --->   Operation 893 'mul' 'r_V_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_140, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 894 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 31"   --->   Operation 895 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%tp_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_140, i32 10, i32 25"   --->   Operation 896 'partselect' 'tp_V_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 25"   --->   Operation 897 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 9"   --->   Operation 898 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln423_11 = zext i1 %tmp_84"   --->   Operation 899 'zext' 'zext_ln423_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.85ns)   --->   "%tp_V_34 = add i16 %zext_ln423_11, i16 %tp_V_33"   --->   Operation 900 'add' 'tp_V_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 901 [1/1] (0.00ns)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_34, i32 15"   --->   Operation 901 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 902 [1/1] (0.28ns)   --->   "%xor_ln942_22 = xor i1 %p_Result_68, i1 1"   --->   Operation 902 'xor' 'xor_ln942_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 903 [1/1] (0.28ns)   --->   "%carry_23 = and i1 %p_Result_67, i1 %xor_ln942_22"   --->   Operation 903 'and' 'carry_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_140, i32 27, i32 31"   --->   Operation 904 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.75ns)   --->   "%Range2_all_ones_11 = icmp_eq  i5 %tmp_219, i5 31"   --->   Operation 905 'icmp' 'Range2_all_ones_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_140, i32 26, i32 31"   --->   Operation 906 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.78ns)   --->   "%Range1_all_ones_22 = icmp_eq  i6 %tmp_220, i6 63"   --->   Operation 907 'icmp' 'Range1_all_ones_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 908 [1/1] (0.78ns)   --->   "%Range1_all_zeros_11 = icmp_eq  i6 %tmp_220, i6 0"   --->   Operation 908 'icmp' 'Range1_all_zeros_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%deleted_zeros_11 = select i1 %carry_23, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_11"   --->   Operation 909 'select' 'deleted_zeros_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 26"   --->   Operation 910 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%xor_ln936_11 = xor i1 %tmp_86, i1 1"   --->   Operation 911 'xor' 'xor_ln936_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%and_ln936_11 = and i1 %Range2_all_ones_11, i1 %xor_ln936_11"   --->   Operation 912 'and' 'and_ln936_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%deleted_ones_22 = select i1 %carry_23, i1 %and_ln936_11, i1 %Range1_all_ones_22"   --->   Operation 913 'select' 'deleted_ones_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_11)   --->   "%and_ln937_11 = and i1 %carry_23, i1 %Range1_all_ones_22"   --->   Operation 914 'and' 'and_ln937_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%xor_ln941_34 = xor i1 %deleted_zeros_11, i1 1"   --->   Operation 915 'xor' 'xor_ln941_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%or_ln941_11 = or i1 %p_Result_68, i1 %xor_ln941_34"   --->   Operation 916 'or' 'or_ln941_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%xor_ln941_35 = xor i1 %p_Result_66, i1 1"   --->   Operation 917 'xor' 'xor_ln941_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 918 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_23 = and i1 %or_ln941_11, i1 %xor_ln941_35"   --->   Operation 918 'and' 'overflow_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%xor_ln942_23 = xor i1 %deleted_ones_22, i1 1"   --->   Operation 919 'xor' 'xor_ln942_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 920 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_11 = or i1 %xor_ln942_22, i1 %xor_ln942_23"   --->   Operation 920 'or' 'or_ln942_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_11)   --->   "%xor_ln942_139 = xor i1 %and_ln937_11, i1 %or_ln942_11"   --->   Operation 921 'xor' 'xor_ln942_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_11)   --->   "%underflow_11 = and i1 %xor_ln942_139, i1 %p_Result_66"   --->   Operation 922 'and' 'underflow_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 923 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_11 = or i1 %overflow_23, i1 %underflow_11"   --->   Operation 923 'or' 'or_ln392_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 924 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12"   --->   Operation 924 'mul' 'r_V_141' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 925 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13"   --->   Operation 925 'mul' 'r_V_142' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 926 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14"   --->   Operation 926 'mul' 'r_V_143' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 927 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15"   --->   Operation 927 'mul' 'r_V_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1317_16 = sext i16 %di_V_16"   --->   Operation 928 'sext' 'sext_ln1317_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i16 %wi_V_16"   --->   Operation 929 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 930 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16"   --->   Operation 930 'mul' 'r_V_145' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1317_17 = sext i16 %di_V_17"   --->   Operation 931 'sext' 'sext_ln1317_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i16 %wi_V_17"   --->   Operation 932 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 933 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17"   --->   Operation 933 'mul' 'r_V_146' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node tp_V_32)   --->   "%select_ln392_31 = select i1 %overflow_21, i16 32767, i16 32768"   --->   Operation 934 'select' 'select_ln392_31' <Predicate = (or_ln392_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 935 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_32 = select i1 %or_ln392_10, i16 %select_ln392_31, i16 %tp_V_31"   --->   Operation 935 'select' 'tp_V_32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln859_20 = sext i16 %sum_V_20"   --->   Operation 936 'sext' 'sext_ln859_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln859_21 = sext i16 %tp_V_32"   --->   Operation 937 'sext' 'sext_ln859_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 938 [1/1] (0.85ns)   --->   "%ret_V_10 = add i17 %sext_ln859_21, i17 %sext_ln859_20"   --->   Operation 938 'add' 'ret_V_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 939 [1/1] (0.00ns)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_10, i32 16"   --->   Operation 939 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 940 [1/1] (0.85ns)   --->   "%sum_V_21 = add i16 %tp_V_32, i16 %sum_V_20"   --->   Operation 940 'add' 'sum_V_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 941 [1/1] (0.00ns)   --->   "%p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_21, i32 15"   --->   Operation 941 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%xor_ln941_33 = xor i1 %p_Result_64, i1 1"   --->   Operation 942 'xor' 'xor_ln941_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%overflow_22 = and i1 %p_Result_65, i1 %xor_ln941_33"   --->   Operation 943 'and' 'overflow_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%xor_ln348_11 = xor i1 %p_Result_64, i1 %p_Result_65"   --->   Operation 944 'xor' 'xor_ln348_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%select_ln392_33 = select i1 %overflow_22, i16 32767, i16 32768"   --->   Operation 945 'select' 'select_ln392_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 946 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_22 = select i1 %xor_ln348_11, i16 %select_ln392_33, i16 %sum_V_21"   --->   Operation 946 'select' 'sum_V_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node tp_V_35)   --->   "%select_ln392_34 = select i1 %overflow_23, i16 32767, i16 32768"   --->   Operation 947 'select' 'select_ln392_34' <Predicate = (or_ln392_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 948 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_35 = select i1 %or_ln392_11, i16 %select_ln392_34, i16 %tp_V_34"   --->   Operation 948 'select' 'tp_V_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln859_22 = sext i16 %sum_V_22"   --->   Operation 949 'sext' 'sext_ln859_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln859_23 = sext i16 %tp_V_35"   --->   Operation 950 'sext' 'sext_ln859_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 951 [1/1] (0.85ns)   --->   "%ret_V_11 = add i17 %sext_ln859_23, i17 %sext_ln859_22"   --->   Operation 951 'add' 'ret_V_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 952 [1/1] (0.00ns)   --->   "%p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_11, i32 16"   --->   Operation 952 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 953 [1/1] (0.85ns)   --->   "%sum_V_23 = add i16 %tp_V_35, i16 %sum_V_22"   --->   Operation 953 'add' 'sum_V_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 954 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_23, i32 15"   --->   Operation 954 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%xor_ln941_36 = xor i1 %p_Result_69, i1 1"   --->   Operation 955 'xor' 'xor_ln941_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%overflow_24 = and i1 %p_Result_70, i1 %xor_ln941_36"   --->   Operation 956 'and' 'overflow_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%xor_ln348_12 = xor i1 %p_Result_69, i1 %p_Result_70"   --->   Operation 957 'xor' 'xor_ln348_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%select_ln392_36 = select i1 %overflow_24, i16 32767, i16 32768"   --->   Operation 958 'select' 'select_ln392_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 959 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_24 = select i1 %xor_ln348_12, i16 %select_ln392_36, i16 %sum_V_23"   --->   Operation 959 'select' 'sum_V_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 960 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12"   --->   Operation 960 'mul' 'r_V_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 961 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_141, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 961 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 31"   --->   Operation 962 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%tp_V_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_141, i32 10, i32 25"   --->   Operation 963 'partselect' 'tp_V_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 25"   --->   Operation 964 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 9"   --->   Operation 965 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln423_12 = zext i1 %tmp_91"   --->   Operation 966 'zext' 'zext_ln423_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 967 [1/1] (0.85ns)   --->   "%tp_V_37 = add i16 %zext_ln423_12, i16 %tp_V_36"   --->   Operation 967 'add' 'tp_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_37, i32 15"   --->   Operation 968 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 969 [1/1] (0.28ns)   --->   "%xor_ln942_24 = xor i1 %p_Result_73, i1 1"   --->   Operation 969 'xor' 'xor_ln942_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 970 [1/1] (0.28ns)   --->   "%carry_25 = and i1 %p_Result_72, i1 %xor_ln942_24"   --->   Operation 970 'and' 'carry_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_141, i32 27, i32 31"   --->   Operation 971 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.75ns)   --->   "%Range2_all_ones_12 = icmp_eq  i5 %tmp_222, i5 31"   --->   Operation 972 'icmp' 'Range2_all_ones_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_141, i32 26, i32 31"   --->   Operation 973 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.78ns)   --->   "%Range1_all_ones_24 = icmp_eq  i6 %tmp_223, i6 63"   --->   Operation 974 'icmp' 'Range1_all_ones_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 975 [1/1] (0.78ns)   --->   "%Range1_all_zeros_12 = icmp_eq  i6 %tmp_223, i6 0"   --->   Operation 975 'icmp' 'Range1_all_zeros_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%deleted_zeros_12 = select i1 %carry_25, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_12"   --->   Operation 976 'select' 'deleted_zeros_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 26"   --->   Operation 977 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%xor_ln936_12 = xor i1 %tmp_93, i1 1"   --->   Operation 978 'xor' 'xor_ln936_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%and_ln936_12 = and i1 %Range2_all_ones_12, i1 %xor_ln936_12"   --->   Operation 979 'and' 'and_ln936_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%deleted_ones_24 = select i1 %carry_25, i1 %and_ln936_12, i1 %Range1_all_ones_24"   --->   Operation 980 'select' 'deleted_ones_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_12)   --->   "%and_ln937_12 = and i1 %carry_25, i1 %Range1_all_ones_24"   --->   Operation 981 'and' 'and_ln937_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%xor_ln941_37 = xor i1 %deleted_zeros_12, i1 1"   --->   Operation 982 'xor' 'xor_ln941_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%or_ln941_12 = or i1 %p_Result_73, i1 %xor_ln941_37"   --->   Operation 983 'or' 'or_ln941_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%xor_ln941_38 = xor i1 %p_Result_71, i1 1"   --->   Operation 984 'xor' 'xor_ln941_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 985 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_25 = and i1 %or_ln941_12, i1 %xor_ln941_38"   --->   Operation 985 'and' 'overflow_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%xor_ln942_25 = xor i1 %deleted_ones_24, i1 1"   --->   Operation 986 'xor' 'xor_ln942_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 987 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_12 = or i1 %xor_ln942_24, i1 %xor_ln942_25"   --->   Operation 987 'or' 'or_ln942_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_12)   --->   "%xor_ln942_140 = xor i1 %and_ln937_12, i1 %or_ln942_12"   --->   Operation 988 'xor' 'xor_ln942_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_12)   --->   "%underflow_12 = and i1 %xor_ln942_140, i1 %p_Result_71"   --->   Operation 989 'and' 'underflow_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 990 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_12 = or i1 %overflow_25, i1 %underflow_12"   --->   Operation 990 'or' 'or_ln392_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 991 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13"   --->   Operation 991 'mul' 'r_V_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 992 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_142, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 992 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 993 [1/1] (0.00ns)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 31"   --->   Operation 993 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 994 [1/1] (0.00ns)   --->   "%tp_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_142, i32 10, i32 25"   --->   Operation 994 'partselect' 'tp_V_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 995 [1/1] (0.00ns)   --->   "%p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 25"   --->   Operation 995 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 9"   --->   Operation 996 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln423_13 = zext i1 %tmp_98"   --->   Operation 997 'zext' 'zext_ln423_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 998 [1/1] (0.85ns)   --->   "%tp_V_40 = add i16 %zext_ln423_13, i16 %tp_V_39"   --->   Operation 998 'add' 'tp_V_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 999 [1/1] (0.00ns)   --->   "%p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_40, i32 15"   --->   Operation 999 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1000 [1/1] (0.28ns)   --->   "%xor_ln942_26 = xor i1 %p_Result_78, i1 1"   --->   Operation 1000 'xor' 'xor_ln942_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1001 [1/1] (0.28ns)   --->   "%carry_27 = and i1 %p_Result_77, i1 %xor_ln942_26"   --->   Operation 1001 'and' 'carry_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_142, i32 27, i32 31"   --->   Operation 1002 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1003 [1/1] (0.75ns)   --->   "%Range2_all_ones_13 = icmp_eq  i5 %tmp_224, i5 31"   --->   Operation 1003 'icmp' 'Range2_all_ones_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_142, i32 26, i32 31"   --->   Operation 1004 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1005 [1/1] (0.78ns)   --->   "%Range1_all_ones_26 = icmp_eq  i6 %tmp_225, i6 63"   --->   Operation 1005 'icmp' 'Range1_all_ones_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1006 [1/1] (0.78ns)   --->   "%Range1_all_zeros_13 = icmp_eq  i6 %tmp_225, i6 0"   --->   Operation 1006 'icmp' 'Range1_all_zeros_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%deleted_zeros_13 = select i1 %carry_27, i1 %Range1_all_ones_26, i1 %Range1_all_zeros_13"   --->   Operation 1007 'select' 'deleted_zeros_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 26"   --->   Operation 1008 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%xor_ln936_13 = xor i1 %tmp_100, i1 1"   --->   Operation 1009 'xor' 'xor_ln936_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%and_ln936_13 = and i1 %Range2_all_ones_13, i1 %xor_ln936_13"   --->   Operation 1010 'and' 'and_ln936_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%deleted_ones_26 = select i1 %carry_27, i1 %and_ln936_13, i1 %Range1_all_ones_26"   --->   Operation 1011 'select' 'deleted_ones_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_13)   --->   "%and_ln937_13 = and i1 %carry_27, i1 %Range1_all_ones_26"   --->   Operation 1012 'and' 'and_ln937_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%xor_ln941_40 = xor i1 %deleted_zeros_13, i1 1"   --->   Operation 1013 'xor' 'xor_ln941_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%or_ln941_13 = or i1 %p_Result_78, i1 %xor_ln941_40"   --->   Operation 1014 'or' 'or_ln941_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%xor_ln941_41 = xor i1 %p_Result_76, i1 1"   --->   Operation 1015 'xor' 'xor_ln941_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1016 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_27 = and i1 %or_ln941_13, i1 %xor_ln941_41"   --->   Operation 1016 'and' 'overflow_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%xor_ln942_27 = xor i1 %deleted_ones_26, i1 1"   --->   Operation 1017 'xor' 'xor_ln942_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1018 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_13 = or i1 %xor_ln942_26, i1 %xor_ln942_27"   --->   Operation 1018 'or' 'or_ln942_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_13)   --->   "%xor_ln942_141 = xor i1 %and_ln937_13, i1 %or_ln942_13"   --->   Operation 1019 'xor' 'xor_ln942_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_13)   --->   "%underflow_13 = and i1 %xor_ln942_141, i1 %p_Result_76"   --->   Operation 1020 'and' 'underflow_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1021 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_13 = or i1 %overflow_27, i1 %underflow_13"   --->   Operation 1021 'or' 'or_ln392_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1022 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14"   --->   Operation 1022 'mul' 'r_V_143' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1023 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15"   --->   Operation 1023 'mul' 'r_V_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1024 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16"   --->   Operation 1024 'mul' 'r_V_145' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1025 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17"   --->   Operation 1025 'mul' 'r_V_146' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1317_18 = sext i16 %di_V_18"   --->   Operation 1026 'sext' 'sext_ln1317_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i16 %wi_V_18"   --->   Operation 1027 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1028 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18"   --->   Operation 1028 'mul' 'r_V_147' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1317_19 = sext i16 %di_V_19"   --->   Operation 1029 'sext' 'sext_ln1317_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i16 %wi_V_19"   --->   Operation 1030 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1031 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19"   --->   Operation 1031 'mul' 'r_V_148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node tp_V_38)   --->   "%select_ln392_37 = select i1 %overflow_25, i16 32767, i16 32768"   --->   Operation 1032 'select' 'select_ln392_37' <Predicate = (or_ln392_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1033 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_38 = select i1 %or_ln392_12, i16 %select_ln392_37, i16 %tp_V_37"   --->   Operation 1033 'select' 'tp_V_38' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln859_24 = sext i16 %sum_V_24"   --->   Operation 1034 'sext' 'sext_ln859_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln859_25 = sext i16 %tp_V_38"   --->   Operation 1035 'sext' 'sext_ln859_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1036 [1/1] (0.85ns)   --->   "%ret_V_12 = add i17 %sext_ln859_25, i17 %sext_ln859_24"   --->   Operation 1036 'add' 'ret_V_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1037 [1/1] (0.00ns)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_12, i32 16"   --->   Operation 1037 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1038 [1/1] (0.85ns)   --->   "%sum_V_25 = add i16 %tp_V_38, i16 %sum_V_24"   --->   Operation 1038 'add' 'sum_V_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1039 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_25, i32 15"   --->   Operation 1039 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%xor_ln941_39 = xor i1 %p_Result_74, i1 1"   --->   Operation 1040 'xor' 'xor_ln941_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%overflow_26 = and i1 %p_Result_75, i1 %xor_ln941_39"   --->   Operation 1041 'and' 'overflow_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%xor_ln348_13 = xor i1 %p_Result_74, i1 %p_Result_75"   --->   Operation 1042 'xor' 'xor_ln348_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%select_ln392_39 = select i1 %overflow_26, i16 32767, i16 32768"   --->   Operation 1043 'select' 'select_ln392_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1044 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_26 = select i1 %xor_ln348_13, i16 %select_ln392_39, i16 %sum_V_25"   --->   Operation 1044 'select' 'sum_V_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node tp_V_41)   --->   "%select_ln392_40 = select i1 %overflow_27, i16 32767, i16 32768"   --->   Operation 1045 'select' 'select_ln392_40' <Predicate = (or_ln392_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1046 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_41 = select i1 %or_ln392_13, i16 %select_ln392_40, i16 %tp_V_40"   --->   Operation 1046 'select' 'tp_V_41' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln859_26 = sext i16 %sum_V_26"   --->   Operation 1047 'sext' 'sext_ln859_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln859_27 = sext i16 %tp_V_41"   --->   Operation 1048 'sext' 'sext_ln859_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1049 [1/1] (0.85ns)   --->   "%ret_V_13 = add i17 %sext_ln859_27, i17 %sext_ln859_26"   --->   Operation 1049 'add' 'ret_V_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_13, i32 16"   --->   Operation 1050 'bitselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1051 [1/1] (0.85ns)   --->   "%sum_V_27 = add i16 %tp_V_41, i16 %sum_V_26"   --->   Operation 1051 'add' 'sum_V_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1052 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_27, i32 15"   --->   Operation 1052 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%xor_ln941_42 = xor i1 %p_Result_79, i1 1"   --->   Operation 1053 'xor' 'xor_ln941_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%overflow_28 = and i1 %p_Result_80, i1 %xor_ln941_42"   --->   Operation 1054 'and' 'overflow_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%xor_ln348_14 = xor i1 %p_Result_79, i1 %p_Result_80"   --->   Operation 1055 'xor' 'xor_ln348_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%select_ln392_42 = select i1 %overflow_28, i16 32767, i16 32768"   --->   Operation 1056 'select' 'select_ln392_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1057 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_28 = select i1 %xor_ln348_14, i16 %select_ln392_42, i16 %sum_V_27"   --->   Operation 1057 'select' 'sum_V_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1058 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14"   --->   Operation 1058 'mul' 'r_V_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1059 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_143, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1059 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1060 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 31"   --->   Operation 1060 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1061 [1/1] (0.00ns)   --->   "%tp_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_143, i32 10, i32 25"   --->   Operation 1061 'partselect' 'tp_V_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1062 [1/1] (0.00ns)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 25"   --->   Operation 1062 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 9"   --->   Operation 1063 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln423_14 = zext i1 %tmp_105"   --->   Operation 1064 'zext' 'zext_ln423_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1065 [1/1] (0.85ns)   --->   "%tp_V_43 = add i16 %zext_ln423_14, i16 %tp_V_42"   --->   Operation 1065 'add' 'tp_V_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1066 [1/1] (0.00ns)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_43, i32 15"   --->   Operation 1066 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1067 [1/1] (0.28ns)   --->   "%xor_ln942_28 = xor i1 %p_Result_83, i1 1"   --->   Operation 1067 'xor' 'xor_ln942_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1068 [1/1] (0.28ns)   --->   "%carry_29 = and i1 %p_Result_82, i1 %xor_ln942_28"   --->   Operation 1068 'and' 'carry_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_143, i32 27, i32 31"   --->   Operation 1069 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1070 [1/1] (0.75ns)   --->   "%Range2_all_ones_14 = icmp_eq  i5 %tmp_226, i5 31"   --->   Operation 1070 'icmp' 'Range2_all_ones_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_143, i32 26, i32 31"   --->   Operation 1071 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.78ns)   --->   "%Range1_all_ones_28 = icmp_eq  i6 %tmp_227, i6 63"   --->   Operation 1072 'icmp' 'Range1_all_ones_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1073 [1/1] (0.78ns)   --->   "%Range1_all_zeros_14 = icmp_eq  i6 %tmp_227, i6 0"   --->   Operation 1073 'icmp' 'Range1_all_zeros_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%deleted_zeros_14 = select i1 %carry_29, i1 %Range1_all_ones_28, i1 %Range1_all_zeros_14"   --->   Operation 1074 'select' 'deleted_zeros_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 26"   --->   Operation 1075 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%xor_ln936_14 = xor i1 %tmp_107, i1 1"   --->   Operation 1076 'xor' 'xor_ln936_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%and_ln936_14 = and i1 %Range2_all_ones_14, i1 %xor_ln936_14"   --->   Operation 1077 'and' 'and_ln936_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%deleted_ones_28 = select i1 %carry_29, i1 %and_ln936_14, i1 %Range1_all_ones_28"   --->   Operation 1078 'select' 'deleted_ones_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_14)   --->   "%and_ln937_14 = and i1 %carry_29, i1 %Range1_all_ones_28"   --->   Operation 1079 'and' 'and_ln937_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%xor_ln941_43 = xor i1 %deleted_zeros_14, i1 1"   --->   Operation 1080 'xor' 'xor_ln941_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%or_ln941_14 = or i1 %p_Result_83, i1 %xor_ln941_43"   --->   Operation 1081 'or' 'or_ln941_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%xor_ln941_44 = xor i1 %p_Result_81, i1 1"   --->   Operation 1082 'xor' 'xor_ln941_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_29 = and i1 %or_ln941_14, i1 %xor_ln941_44"   --->   Operation 1083 'and' 'overflow_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%xor_ln942_29 = xor i1 %deleted_ones_28, i1 1"   --->   Operation 1084 'xor' 'xor_ln942_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_14 = or i1 %xor_ln942_28, i1 %xor_ln942_29"   --->   Operation 1085 'or' 'or_ln942_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_14)   --->   "%xor_ln942_142 = xor i1 %and_ln937_14, i1 %or_ln942_14"   --->   Operation 1086 'xor' 'xor_ln942_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_14)   --->   "%underflow_14 = and i1 %xor_ln942_142, i1 %p_Result_81"   --->   Operation 1087 'and' 'underflow_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1088 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_14 = or i1 %overflow_29, i1 %underflow_14"   --->   Operation 1088 'or' 'or_ln392_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1089 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15"   --->   Operation 1089 'mul' 'r_V_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1090 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_144, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1090 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1091 [1/1] (0.00ns)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 31"   --->   Operation 1091 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1092 [1/1] (0.00ns)   --->   "%tp_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_144, i32 10, i32 25"   --->   Operation 1092 'partselect' 'tp_V_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1093 [1/1] (0.00ns)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 25"   --->   Operation 1093 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 9"   --->   Operation 1094 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln423_15 = zext i1 %tmp_112"   --->   Operation 1095 'zext' 'zext_ln423_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1096 [1/1] (0.85ns)   --->   "%tp_V_46 = add i16 %zext_ln423_15, i16 %tp_V_45"   --->   Operation 1096 'add' 'tp_V_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1097 [1/1] (0.00ns)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_46, i32 15"   --->   Operation 1097 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1098 [1/1] (0.28ns)   --->   "%xor_ln942_30 = xor i1 %p_Result_88, i1 1"   --->   Operation 1098 'xor' 'xor_ln942_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1099 [1/1] (0.28ns)   --->   "%carry_31 = and i1 %p_Result_87, i1 %xor_ln942_30"   --->   Operation 1099 'and' 'carry_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_144, i32 27, i32 31"   --->   Operation 1100 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1101 [1/1] (0.75ns)   --->   "%Range2_all_ones_15 = icmp_eq  i5 %tmp_228, i5 31"   --->   Operation 1101 'icmp' 'Range2_all_ones_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_144, i32 26, i32 31"   --->   Operation 1102 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1103 [1/1] (0.78ns)   --->   "%Range1_all_ones_30 = icmp_eq  i6 %tmp_229, i6 63"   --->   Operation 1103 'icmp' 'Range1_all_ones_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1104 [1/1] (0.78ns)   --->   "%Range1_all_zeros_15 = icmp_eq  i6 %tmp_229, i6 0"   --->   Operation 1104 'icmp' 'Range1_all_zeros_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%deleted_zeros_15 = select i1 %carry_31, i1 %Range1_all_ones_30, i1 %Range1_all_zeros_15"   --->   Operation 1105 'select' 'deleted_zeros_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 26"   --->   Operation 1106 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%xor_ln936_15 = xor i1 %tmp_114, i1 1"   --->   Operation 1107 'xor' 'xor_ln936_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%and_ln936_15 = and i1 %Range2_all_ones_15, i1 %xor_ln936_15"   --->   Operation 1108 'and' 'and_ln936_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%deleted_ones_30 = select i1 %carry_31, i1 %and_ln936_15, i1 %Range1_all_ones_30"   --->   Operation 1109 'select' 'deleted_ones_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_15)   --->   "%and_ln937_15 = and i1 %carry_31, i1 %Range1_all_ones_30"   --->   Operation 1110 'and' 'and_ln937_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%xor_ln941_46 = xor i1 %deleted_zeros_15, i1 1"   --->   Operation 1111 'xor' 'xor_ln941_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%or_ln941_15 = or i1 %p_Result_88, i1 %xor_ln941_46"   --->   Operation 1112 'or' 'or_ln941_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%xor_ln941_47 = xor i1 %p_Result_86, i1 1"   --->   Operation 1113 'xor' 'xor_ln941_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1114 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_31 = and i1 %or_ln941_15, i1 %xor_ln941_47"   --->   Operation 1114 'and' 'overflow_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%xor_ln942_31 = xor i1 %deleted_ones_30, i1 1"   --->   Operation 1115 'xor' 'xor_ln942_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1116 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_15 = or i1 %xor_ln942_30, i1 %xor_ln942_31"   --->   Operation 1116 'or' 'or_ln942_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_15)   --->   "%xor_ln942_143 = xor i1 %and_ln937_15, i1 %or_ln942_15"   --->   Operation 1117 'xor' 'xor_ln942_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_15)   --->   "%underflow_15 = and i1 %xor_ln942_143, i1 %p_Result_86"   --->   Operation 1118 'and' 'underflow_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1119 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_15 = or i1 %overflow_31, i1 %underflow_15"   --->   Operation 1119 'or' 'or_ln392_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1120 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16"   --->   Operation 1120 'mul' 'r_V_145' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1121 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17"   --->   Operation 1121 'mul' 'r_V_146' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1122 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18"   --->   Operation 1122 'mul' 'r_V_147' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1123 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19"   --->   Operation 1123 'mul' 'r_V_148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1317_20 = sext i16 %di_V_20"   --->   Operation 1124 'sext' 'sext_ln1317_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i16 %wi_V_20"   --->   Operation 1125 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1126 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20"   --->   Operation 1126 'mul' 'r_V_149' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1317_21 = sext i16 %di_V_21"   --->   Operation 1127 'sext' 'sext_ln1317_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i16 %wi_V_21"   --->   Operation 1128 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1129 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21"   --->   Operation 1129 'mul' 'r_V_150' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node tp_V_44)   --->   "%select_ln392_43 = select i1 %overflow_29, i16 32767, i16 32768"   --->   Operation 1130 'select' 'select_ln392_43' <Predicate = (or_ln392_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1131 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_44 = select i1 %or_ln392_14, i16 %select_ln392_43, i16 %tp_V_43"   --->   Operation 1131 'select' 'tp_V_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln859_28 = sext i16 %sum_V_28"   --->   Operation 1132 'sext' 'sext_ln859_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln859_29 = sext i16 %tp_V_44"   --->   Operation 1133 'sext' 'sext_ln859_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1134 [1/1] (0.85ns)   --->   "%ret_V_14 = add i17 %sext_ln859_29, i17 %sext_ln859_28"   --->   Operation 1134 'add' 'ret_V_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1135 [1/1] (0.00ns)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_14, i32 16"   --->   Operation 1135 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1136 [1/1] (0.85ns)   --->   "%sum_V_29 = add i16 %tp_V_44, i16 %sum_V_28"   --->   Operation 1136 'add' 'sum_V_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1137 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_29, i32 15"   --->   Operation 1137 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%xor_ln941_45 = xor i1 %p_Result_84, i1 1"   --->   Operation 1138 'xor' 'xor_ln941_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%overflow_30 = and i1 %p_Result_85, i1 %xor_ln941_45"   --->   Operation 1139 'and' 'overflow_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%xor_ln348_15 = xor i1 %p_Result_84, i1 %p_Result_85"   --->   Operation 1140 'xor' 'xor_ln348_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%select_ln392_45 = select i1 %overflow_30, i16 32767, i16 32768"   --->   Operation 1141 'select' 'select_ln392_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1142 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_30 = select i1 %xor_ln348_15, i16 %select_ln392_45, i16 %sum_V_29"   --->   Operation 1142 'select' 'sum_V_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node tp_V_47)   --->   "%select_ln392_46 = select i1 %overflow_31, i16 32767, i16 32768"   --->   Operation 1143 'select' 'select_ln392_46' <Predicate = (or_ln392_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1144 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_47 = select i1 %or_ln392_15, i16 %select_ln392_46, i16 %tp_V_46"   --->   Operation 1144 'select' 'tp_V_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln859_30 = sext i16 %sum_V_30"   --->   Operation 1145 'sext' 'sext_ln859_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln859_31 = sext i16 %tp_V_47"   --->   Operation 1146 'sext' 'sext_ln859_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1147 [1/1] (0.85ns)   --->   "%ret_V_15 = add i17 %sext_ln859_31, i17 %sext_ln859_30"   --->   Operation 1147 'add' 'ret_V_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1148 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_15, i32 16"   --->   Operation 1148 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1149 [1/1] (0.85ns)   --->   "%sum_V_31 = add i16 %tp_V_47, i16 %sum_V_30"   --->   Operation 1149 'add' 'sum_V_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1150 [1/1] (0.00ns)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_31, i32 15"   --->   Operation 1150 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%xor_ln941_48 = xor i1 %p_Result_89, i1 1"   --->   Operation 1151 'xor' 'xor_ln941_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%overflow_32 = and i1 %p_Result_90, i1 %xor_ln941_48"   --->   Operation 1152 'and' 'overflow_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%xor_ln348_16 = xor i1 %p_Result_89, i1 %p_Result_90"   --->   Operation 1153 'xor' 'xor_ln348_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%select_ln392_48 = select i1 %overflow_32, i16 32767, i16 32768"   --->   Operation 1154 'select' 'select_ln392_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1155 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_32 = select i1 %xor_ln348_16, i16 %select_ln392_48, i16 %sum_V_31"   --->   Operation 1155 'select' 'sum_V_32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1156 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16"   --->   Operation 1156 'mul' 'r_V_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1157 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_145, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1157 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1158 [1/1] (0.00ns)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 31"   --->   Operation 1158 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1159 [1/1] (0.00ns)   --->   "%tp_V_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_145, i32 10, i32 25"   --->   Operation 1159 'partselect' 'tp_V_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1160 [1/1] (0.00ns)   --->   "%p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 25"   --->   Operation 1160 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 9"   --->   Operation 1161 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln423_16 = zext i1 %tmp_119"   --->   Operation 1162 'zext' 'zext_ln423_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1163 [1/1] (0.85ns)   --->   "%tp_V_49 = add i16 %zext_ln423_16, i16 %tp_V_48"   --->   Operation 1163 'add' 'tp_V_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1164 [1/1] (0.00ns)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_49, i32 15"   --->   Operation 1164 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1165 [1/1] (0.28ns)   --->   "%xor_ln942_32 = xor i1 %p_Result_93, i1 1"   --->   Operation 1165 'xor' 'xor_ln942_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1166 [1/1] (0.28ns)   --->   "%carry_33 = and i1 %p_Result_92, i1 %xor_ln942_32"   --->   Operation 1166 'and' 'carry_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_145, i32 27, i32 31"   --->   Operation 1167 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1168 [1/1] (0.75ns)   --->   "%Range2_all_ones_16 = icmp_eq  i5 %tmp_231, i5 31"   --->   Operation 1168 'icmp' 'Range2_all_ones_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_145, i32 26, i32 31"   --->   Operation 1169 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1170 [1/1] (0.78ns)   --->   "%Range1_all_ones_32 = icmp_eq  i6 %tmp_232, i6 63"   --->   Operation 1170 'icmp' 'Range1_all_ones_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1171 [1/1] (0.78ns)   --->   "%Range1_all_zeros_16 = icmp_eq  i6 %tmp_232, i6 0"   --->   Operation 1171 'icmp' 'Range1_all_zeros_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%deleted_zeros_16 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_16"   --->   Operation 1172 'select' 'deleted_zeros_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 26"   --->   Operation 1173 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%xor_ln936_16 = xor i1 %tmp_121, i1 1"   --->   Operation 1174 'xor' 'xor_ln936_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%and_ln936_16 = and i1 %Range2_all_ones_16, i1 %xor_ln936_16"   --->   Operation 1175 'and' 'and_ln936_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%deleted_ones_32 = select i1 %carry_33, i1 %and_ln936_16, i1 %Range1_all_ones_32"   --->   Operation 1176 'select' 'deleted_ones_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_16)   --->   "%and_ln937_16 = and i1 %carry_33, i1 %Range1_all_ones_32"   --->   Operation 1177 'and' 'and_ln937_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln941_49 = xor i1 %deleted_zeros_16, i1 1"   --->   Operation 1178 'xor' 'xor_ln941_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%or_ln941_16 = or i1 %p_Result_93, i1 %xor_ln941_49"   --->   Operation 1179 'or' 'or_ln941_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln941_50 = xor i1 %p_Result_91, i1 1"   --->   Operation 1180 'xor' 'xor_ln941_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1181 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_33 = and i1 %or_ln941_16, i1 %xor_ln941_50"   --->   Operation 1181 'and' 'overflow_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%xor_ln942_33 = xor i1 %deleted_ones_32, i1 1"   --->   Operation 1182 'xor' 'xor_ln942_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1183 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_16 = or i1 %xor_ln942_32, i1 %xor_ln942_33"   --->   Operation 1183 'or' 'or_ln942_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_16)   --->   "%xor_ln942_144 = xor i1 %and_ln937_16, i1 %or_ln942_16"   --->   Operation 1184 'xor' 'xor_ln942_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_16)   --->   "%underflow_16 = and i1 %xor_ln942_144, i1 %p_Result_91"   --->   Operation 1185 'and' 'underflow_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1186 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_16 = or i1 %overflow_33, i1 %underflow_16"   --->   Operation 1186 'or' 'or_ln392_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1187 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17"   --->   Operation 1187 'mul' 'r_V_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1188 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_146, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1188 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1189 [1/1] (0.00ns)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 31"   --->   Operation 1189 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1190 [1/1] (0.00ns)   --->   "%tp_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_146, i32 10, i32 25"   --->   Operation 1190 'partselect' 'tp_V_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1191 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 25"   --->   Operation 1191 'bitselect' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 9"   --->   Operation 1192 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln423_17 = zext i1 %tmp_126"   --->   Operation 1193 'zext' 'zext_ln423_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1194 [1/1] (0.85ns)   --->   "%tp_V_52 = add i16 %zext_ln423_17, i16 %tp_V_51"   --->   Operation 1194 'add' 'tp_V_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1195 [1/1] (0.00ns)   --->   "%p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_52, i32 15"   --->   Operation 1195 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1196 [1/1] (0.28ns)   --->   "%xor_ln942_34 = xor i1 %p_Result_98, i1 1"   --->   Operation 1196 'xor' 'xor_ln942_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1197 [1/1] (0.28ns)   --->   "%carry_35 = and i1 %p_Result_97, i1 %xor_ln942_34"   --->   Operation 1197 'and' 'carry_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_146, i32 27, i32 31"   --->   Operation 1198 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1199 [1/1] (0.75ns)   --->   "%Range2_all_ones_17 = icmp_eq  i5 %tmp_233, i5 31"   --->   Operation 1199 'icmp' 'Range2_all_ones_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_146, i32 26, i32 31"   --->   Operation 1200 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1201 [1/1] (0.78ns)   --->   "%Range1_all_ones_34 = icmp_eq  i6 %tmp_234, i6 63"   --->   Operation 1201 'icmp' 'Range1_all_ones_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1202 [1/1] (0.78ns)   --->   "%Range1_all_zeros_17 = icmp_eq  i6 %tmp_234, i6 0"   --->   Operation 1202 'icmp' 'Range1_all_zeros_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%deleted_zeros_17 = select i1 %carry_35, i1 %Range1_all_ones_34, i1 %Range1_all_zeros_17"   --->   Operation 1203 'select' 'deleted_zeros_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 26"   --->   Operation 1204 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%xor_ln936_17 = xor i1 %tmp_128, i1 1"   --->   Operation 1205 'xor' 'xor_ln936_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%and_ln936_17 = and i1 %Range2_all_ones_17, i1 %xor_ln936_17"   --->   Operation 1206 'and' 'and_ln936_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%deleted_ones_34 = select i1 %carry_35, i1 %and_ln936_17, i1 %Range1_all_ones_34"   --->   Operation 1207 'select' 'deleted_ones_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_17)   --->   "%and_ln937_17 = and i1 %carry_35, i1 %Range1_all_ones_34"   --->   Operation 1208 'and' 'and_ln937_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln941_52 = xor i1 %deleted_zeros_17, i1 1"   --->   Operation 1209 'xor' 'xor_ln941_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%or_ln941_17 = or i1 %p_Result_98, i1 %xor_ln941_52"   --->   Operation 1210 'or' 'or_ln941_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln941_53 = xor i1 %p_Result_96, i1 1"   --->   Operation 1211 'xor' 'xor_ln941_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1212 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_35 = and i1 %or_ln941_17, i1 %xor_ln941_53"   --->   Operation 1212 'and' 'overflow_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%xor_ln942_35 = xor i1 %deleted_ones_34, i1 1"   --->   Operation 1213 'xor' 'xor_ln942_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1214 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_17 = or i1 %xor_ln942_34, i1 %xor_ln942_35"   --->   Operation 1214 'or' 'or_ln942_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_17)   --->   "%xor_ln942_145 = xor i1 %and_ln937_17, i1 %or_ln942_17"   --->   Operation 1215 'xor' 'xor_ln942_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_17)   --->   "%underflow_17 = and i1 %xor_ln942_145, i1 %p_Result_96"   --->   Operation 1216 'and' 'underflow_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1217 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_17 = or i1 %overflow_35, i1 %underflow_17"   --->   Operation 1217 'or' 'or_ln392_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1218 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18"   --->   Operation 1218 'mul' 'r_V_147' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1219 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19"   --->   Operation 1219 'mul' 'r_V_148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1220 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20"   --->   Operation 1220 'mul' 'r_V_149' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1221 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21"   --->   Operation 1221 'mul' 'r_V_150' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1317_22 = sext i16 %di_V_22"   --->   Operation 1222 'sext' 'sext_ln1317_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i16 %wi_V_22"   --->   Operation 1223 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1224 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22"   --->   Operation 1224 'mul' 'r_V_151' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1317_23 = sext i16 %di_V_23"   --->   Operation 1225 'sext' 'sext_ln1317_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i16 %wi_V_23"   --->   Operation 1226 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1227 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23"   --->   Operation 1227 'mul' 'r_V_152' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.77>
ST_16 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node tp_V_50)   --->   "%select_ln392_49 = select i1 %overflow_33, i16 32767, i16 32768"   --->   Operation 1228 'select' 'select_ln392_49' <Predicate = (or_ln392_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1229 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_50 = select i1 %or_ln392_16, i16 %select_ln392_49, i16 %tp_V_49"   --->   Operation 1229 'select' 'tp_V_50' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln859_32 = sext i16 %sum_V_32"   --->   Operation 1230 'sext' 'sext_ln859_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln859_33 = sext i16 %tp_V_50"   --->   Operation 1231 'sext' 'sext_ln859_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1232 [1/1] (0.85ns)   --->   "%ret_V_16 = add i17 %sext_ln859_33, i17 %sext_ln859_32"   --->   Operation 1232 'add' 'ret_V_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1233 [1/1] (0.00ns)   --->   "%p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_16, i32 16"   --->   Operation 1233 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1234 [1/1] (0.85ns)   --->   "%sum_V_33 = add i16 %tp_V_50, i16 %sum_V_32"   --->   Operation 1234 'add' 'sum_V_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1235 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_33, i32 15"   --->   Operation 1235 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%xor_ln941_51 = xor i1 %p_Result_94, i1 1"   --->   Operation 1236 'xor' 'xor_ln941_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%overflow_34 = and i1 %p_Result_95, i1 %xor_ln941_51"   --->   Operation 1237 'and' 'overflow_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%xor_ln348_17 = xor i1 %p_Result_94, i1 %p_Result_95"   --->   Operation 1238 'xor' 'xor_ln348_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%select_ln392_51 = select i1 %overflow_34, i16 32767, i16 32768"   --->   Operation 1239 'select' 'select_ln392_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1240 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_34 = select i1 %xor_ln348_17, i16 %select_ln392_51, i16 %sum_V_33"   --->   Operation 1240 'select' 'sum_V_34' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node tp_V_53)   --->   "%select_ln392_52 = select i1 %overflow_35, i16 32767, i16 32768"   --->   Operation 1241 'select' 'select_ln392_52' <Predicate = (or_ln392_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1242 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_53 = select i1 %or_ln392_17, i16 %select_ln392_52, i16 %tp_V_52"   --->   Operation 1242 'select' 'tp_V_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln859_34 = sext i16 %sum_V_34"   --->   Operation 1243 'sext' 'sext_ln859_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln859_35 = sext i16 %tp_V_53"   --->   Operation 1244 'sext' 'sext_ln859_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1245 [1/1] (0.85ns)   --->   "%ret_V_17 = add i17 %sext_ln859_35, i17 %sext_ln859_34"   --->   Operation 1245 'add' 'ret_V_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1246 [1/1] (0.00ns)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_17, i32 16"   --->   Operation 1246 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1247 [1/1] (0.85ns)   --->   "%sum_V_35 = add i16 %tp_V_53, i16 %sum_V_34"   --->   Operation 1247 'add' 'sum_V_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1248 [1/1] (0.00ns)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_35, i32 15"   --->   Operation 1248 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%xor_ln941_54 = xor i1 %p_Result_99, i1 1"   --->   Operation 1249 'xor' 'xor_ln941_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%overflow_36 = and i1 %p_Result_100, i1 %xor_ln941_54"   --->   Operation 1250 'and' 'overflow_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%xor_ln348_18 = xor i1 %p_Result_99, i1 %p_Result_100"   --->   Operation 1251 'xor' 'xor_ln348_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%select_ln392_54 = select i1 %overflow_36, i16 32767, i16 32768"   --->   Operation 1252 'select' 'select_ln392_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1253 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_36 = select i1 %xor_ln348_18, i16 %select_ln392_54, i16 %sum_V_35"   --->   Operation 1253 'select' 'sum_V_36' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1254 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18"   --->   Operation 1254 'mul' 'r_V_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1255 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_147, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1255 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1256 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 31"   --->   Operation 1256 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1257 [1/1] (0.00ns)   --->   "%tp_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_147, i32 10, i32 25"   --->   Operation 1257 'partselect' 'tp_V_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1258 [1/1] (0.00ns)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 25"   --->   Operation 1258 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 9"   --->   Operation 1259 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln423_18 = zext i1 %tmp_133"   --->   Operation 1260 'zext' 'zext_ln423_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1261 [1/1] (0.85ns)   --->   "%tp_V_55 = add i16 %zext_ln423_18, i16 %tp_V_54"   --->   Operation 1261 'add' 'tp_V_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1262 [1/1] (0.00ns)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_55, i32 15"   --->   Operation 1262 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1263 [1/1] (0.28ns)   --->   "%xor_ln942_36 = xor i1 %p_Result_103, i1 1"   --->   Operation 1263 'xor' 'xor_ln942_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1264 [1/1] (0.28ns)   --->   "%carry_37 = and i1 %p_Result_102, i1 %xor_ln942_36"   --->   Operation 1264 'and' 'carry_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_147, i32 27, i32 31"   --->   Operation 1265 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1266 [1/1] (0.75ns)   --->   "%Range2_all_ones_18 = icmp_eq  i5 %tmp_235, i5 31"   --->   Operation 1266 'icmp' 'Range2_all_ones_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_147, i32 26, i32 31"   --->   Operation 1267 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1268 [1/1] (0.78ns)   --->   "%Range1_all_ones_36 = icmp_eq  i6 %tmp_236, i6 63"   --->   Operation 1268 'icmp' 'Range1_all_ones_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1269 [1/1] (0.78ns)   --->   "%Range1_all_zeros_18 = icmp_eq  i6 %tmp_236, i6 0"   --->   Operation 1269 'icmp' 'Range1_all_zeros_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%deleted_zeros_18 = select i1 %carry_37, i1 %Range1_all_ones_36, i1 %Range1_all_zeros_18"   --->   Operation 1270 'select' 'deleted_zeros_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 26"   --->   Operation 1271 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%xor_ln936_18 = xor i1 %tmp_135, i1 1"   --->   Operation 1272 'xor' 'xor_ln936_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%and_ln936_18 = and i1 %Range2_all_ones_18, i1 %xor_ln936_18"   --->   Operation 1273 'and' 'and_ln936_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%deleted_ones_36 = select i1 %carry_37, i1 %and_ln936_18, i1 %Range1_all_ones_36"   --->   Operation 1274 'select' 'deleted_ones_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_18)   --->   "%and_ln937_18 = and i1 %carry_37, i1 %Range1_all_ones_36"   --->   Operation 1275 'and' 'and_ln937_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln941_55 = xor i1 %deleted_zeros_18, i1 1"   --->   Operation 1276 'xor' 'xor_ln941_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%or_ln941_18 = or i1 %p_Result_103, i1 %xor_ln941_55"   --->   Operation 1277 'or' 'or_ln941_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln941_56 = xor i1 %p_Result_101, i1 1"   --->   Operation 1278 'xor' 'xor_ln941_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1279 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_37 = and i1 %or_ln941_18, i1 %xor_ln941_56"   --->   Operation 1279 'and' 'overflow_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%xor_ln942_37 = xor i1 %deleted_ones_36, i1 1"   --->   Operation 1280 'xor' 'xor_ln942_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1281 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_18 = or i1 %xor_ln942_36, i1 %xor_ln942_37"   --->   Operation 1281 'or' 'or_ln942_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_18)   --->   "%xor_ln942_146 = xor i1 %and_ln937_18, i1 %or_ln942_18"   --->   Operation 1282 'xor' 'xor_ln942_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_18)   --->   "%underflow_18 = and i1 %xor_ln942_146, i1 %p_Result_101"   --->   Operation 1283 'and' 'underflow_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1284 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_18 = or i1 %overflow_37, i1 %underflow_18"   --->   Operation 1284 'or' 'or_ln392_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1285 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19"   --->   Operation 1285 'mul' 'r_V_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1286 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_148, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1286 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1287 [1/1] (0.00ns)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 31"   --->   Operation 1287 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1288 [1/1] (0.00ns)   --->   "%tp_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_148, i32 10, i32 25"   --->   Operation 1288 'partselect' 'tp_V_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1289 [1/1] (0.00ns)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 25"   --->   Operation 1289 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 9"   --->   Operation 1290 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln423_19 = zext i1 %tmp_140"   --->   Operation 1291 'zext' 'zext_ln423_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1292 [1/1] (0.85ns)   --->   "%tp_V_58 = add i16 %zext_ln423_19, i16 %tp_V_57"   --->   Operation 1292 'add' 'tp_V_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1293 [1/1] (0.00ns)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_58, i32 15"   --->   Operation 1293 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1294 [1/1] (0.28ns)   --->   "%xor_ln942_38 = xor i1 %p_Result_108, i1 1"   --->   Operation 1294 'xor' 'xor_ln942_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1295 [1/1] (0.28ns)   --->   "%carry_39 = and i1 %p_Result_107, i1 %xor_ln942_38"   --->   Operation 1295 'and' 'carry_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_148, i32 27, i32 31"   --->   Operation 1296 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1297 [1/1] (0.75ns)   --->   "%Range2_all_ones_19 = icmp_eq  i5 %tmp_237, i5 31"   --->   Operation 1297 'icmp' 'Range2_all_ones_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_148, i32 26, i32 31"   --->   Operation 1298 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1299 [1/1] (0.78ns)   --->   "%Range1_all_ones_38 = icmp_eq  i6 %tmp_238, i6 63"   --->   Operation 1299 'icmp' 'Range1_all_ones_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1300 [1/1] (0.78ns)   --->   "%Range1_all_zeros_19 = icmp_eq  i6 %tmp_238, i6 0"   --->   Operation 1300 'icmp' 'Range1_all_zeros_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%deleted_zeros_19 = select i1 %carry_39, i1 %Range1_all_ones_38, i1 %Range1_all_zeros_19"   --->   Operation 1301 'select' 'deleted_zeros_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 26"   --->   Operation 1302 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%xor_ln936_19 = xor i1 %tmp_142, i1 1"   --->   Operation 1303 'xor' 'xor_ln936_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%and_ln936_19 = and i1 %Range2_all_ones_19, i1 %xor_ln936_19"   --->   Operation 1304 'and' 'and_ln936_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%deleted_ones_38 = select i1 %carry_39, i1 %and_ln936_19, i1 %Range1_all_ones_38"   --->   Operation 1305 'select' 'deleted_ones_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_19)   --->   "%and_ln937_19 = and i1 %carry_39, i1 %Range1_all_ones_38"   --->   Operation 1306 'and' 'and_ln937_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%xor_ln941_58 = xor i1 %deleted_zeros_19, i1 1"   --->   Operation 1307 'xor' 'xor_ln941_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%or_ln941_19 = or i1 %p_Result_108, i1 %xor_ln941_58"   --->   Operation 1308 'or' 'or_ln941_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%xor_ln941_59 = xor i1 %p_Result_106, i1 1"   --->   Operation 1309 'xor' 'xor_ln941_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1310 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_39 = and i1 %or_ln941_19, i1 %xor_ln941_59"   --->   Operation 1310 'and' 'overflow_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%xor_ln942_39 = xor i1 %deleted_ones_38, i1 1"   --->   Operation 1311 'xor' 'xor_ln942_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1312 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_19 = or i1 %xor_ln942_38, i1 %xor_ln942_39"   --->   Operation 1312 'or' 'or_ln942_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_19)   --->   "%xor_ln942_147 = xor i1 %and_ln937_19, i1 %or_ln942_19"   --->   Operation 1313 'xor' 'xor_ln942_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_19)   --->   "%underflow_19 = and i1 %xor_ln942_147, i1 %p_Result_106"   --->   Operation 1314 'and' 'underflow_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1315 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_19 = or i1 %overflow_39, i1 %underflow_19"   --->   Operation 1315 'or' 'or_ln392_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1316 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20"   --->   Operation 1316 'mul' 'r_V_149' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1317 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21"   --->   Operation 1317 'mul' 'r_V_150' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1318 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22"   --->   Operation 1318 'mul' 'r_V_151' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1319 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23"   --->   Operation 1319 'mul' 'r_V_152' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1317_24 = sext i16 %di_V_24"   --->   Operation 1320 'sext' 'sext_ln1317_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i16 %wi_V_24"   --->   Operation 1321 'sext' 'sext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1322 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24"   --->   Operation 1322 'mul' 'r_V_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1317_25 = sext i16 %di_V_25"   --->   Operation 1323 'sext' 'sext_ln1317_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i16 %wi_V_25"   --->   Operation 1324 'sext' 'sext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1325 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25"   --->   Operation 1325 'mul' 'r_V_154' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.77>
ST_17 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node tp_V_56)   --->   "%select_ln392_55 = select i1 %overflow_37, i16 32767, i16 32768"   --->   Operation 1326 'select' 'select_ln392_55' <Predicate = (or_ln392_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1327 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_56 = select i1 %or_ln392_18, i16 %select_ln392_55, i16 %tp_V_55"   --->   Operation 1327 'select' 'tp_V_56' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln859_36 = sext i16 %sum_V_36"   --->   Operation 1328 'sext' 'sext_ln859_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln859_37 = sext i16 %tp_V_56"   --->   Operation 1329 'sext' 'sext_ln859_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1330 [1/1] (0.85ns)   --->   "%ret_V_18 = add i17 %sext_ln859_37, i17 %sext_ln859_36"   --->   Operation 1330 'add' 'ret_V_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1331 [1/1] (0.00ns)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_18, i32 16"   --->   Operation 1331 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1332 [1/1] (0.85ns)   --->   "%sum_V_37 = add i16 %tp_V_56, i16 %sum_V_36"   --->   Operation 1332 'add' 'sum_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1333 [1/1] (0.00ns)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_37, i32 15"   --->   Operation 1333 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%xor_ln941_57 = xor i1 %p_Result_104, i1 1"   --->   Operation 1334 'xor' 'xor_ln941_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%overflow_38 = and i1 %p_Result_105, i1 %xor_ln941_57"   --->   Operation 1335 'and' 'overflow_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%xor_ln348_19 = xor i1 %p_Result_104, i1 %p_Result_105"   --->   Operation 1336 'xor' 'xor_ln348_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%select_ln392_57 = select i1 %overflow_38, i16 32767, i16 32768"   --->   Operation 1337 'select' 'select_ln392_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1338 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_38 = select i1 %xor_ln348_19, i16 %select_ln392_57, i16 %sum_V_37"   --->   Operation 1338 'select' 'sum_V_38' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node tp_V_59)   --->   "%select_ln392_58 = select i1 %overflow_39, i16 32767, i16 32768"   --->   Operation 1339 'select' 'select_ln392_58' <Predicate = (or_ln392_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1340 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_59 = select i1 %or_ln392_19, i16 %select_ln392_58, i16 %tp_V_58"   --->   Operation 1340 'select' 'tp_V_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln859_38 = sext i16 %sum_V_38"   --->   Operation 1341 'sext' 'sext_ln859_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln859_39 = sext i16 %tp_V_59"   --->   Operation 1342 'sext' 'sext_ln859_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1343 [1/1] (0.85ns)   --->   "%ret_V_19 = add i17 %sext_ln859_39, i17 %sext_ln859_38"   --->   Operation 1343 'add' 'ret_V_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1344 [1/1] (0.00ns)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_19, i32 16"   --->   Operation 1344 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1345 [1/1] (0.85ns)   --->   "%sum_V_39 = add i16 %tp_V_59, i16 %sum_V_38"   --->   Operation 1345 'add' 'sum_V_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1346 [1/1] (0.00ns)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_39, i32 15"   --->   Operation 1346 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%xor_ln941_60 = xor i1 %p_Result_109, i1 1"   --->   Operation 1347 'xor' 'xor_ln941_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%overflow_40 = and i1 %p_Result_110, i1 %xor_ln941_60"   --->   Operation 1348 'and' 'overflow_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%xor_ln348_20 = xor i1 %p_Result_109, i1 %p_Result_110"   --->   Operation 1349 'xor' 'xor_ln348_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%select_ln392_60 = select i1 %overflow_40, i16 32767, i16 32768"   --->   Operation 1350 'select' 'select_ln392_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1351 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_40 = select i1 %xor_ln348_20, i16 %select_ln392_60, i16 %sum_V_39"   --->   Operation 1351 'select' 'sum_V_40' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1352 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20"   --->   Operation 1352 'mul' 'r_V_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1353 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_149, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1353 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1354 [1/1] (0.00ns)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 31"   --->   Operation 1354 'bitselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1355 [1/1] (0.00ns)   --->   "%tp_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_149, i32 10, i32 25"   --->   Operation 1355 'partselect' 'tp_V_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1356 [1/1] (0.00ns)   --->   "%p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 25"   --->   Operation 1356 'bitselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 9"   --->   Operation 1357 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln423_20 = zext i1 %tmp_147"   --->   Operation 1358 'zext' 'zext_ln423_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1359 [1/1] (0.85ns)   --->   "%tp_V_61 = add i16 %zext_ln423_20, i16 %tp_V_60"   --->   Operation 1359 'add' 'tp_V_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1360 [1/1] (0.00ns)   --->   "%p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_61, i32 15"   --->   Operation 1360 'bitselect' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1361 [1/1] (0.28ns)   --->   "%xor_ln942_40 = xor i1 %p_Result_113, i1 1"   --->   Operation 1361 'xor' 'xor_ln942_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1362 [1/1] (0.28ns)   --->   "%carry_41 = and i1 %p_Result_112, i1 %xor_ln942_40"   --->   Operation 1362 'and' 'carry_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_149, i32 27, i32 31"   --->   Operation 1363 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1364 [1/1] (0.75ns)   --->   "%Range2_all_ones_20 = icmp_eq  i5 %tmp_240, i5 31"   --->   Operation 1364 'icmp' 'Range2_all_ones_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_149, i32 26, i32 31"   --->   Operation 1365 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1366 [1/1] (0.78ns)   --->   "%Range1_all_ones_40 = icmp_eq  i6 %tmp_241, i6 63"   --->   Operation 1366 'icmp' 'Range1_all_ones_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1367 [1/1] (0.78ns)   --->   "%Range1_all_zeros_20 = icmp_eq  i6 %tmp_241, i6 0"   --->   Operation 1367 'icmp' 'Range1_all_zeros_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%deleted_zeros_20 = select i1 %carry_41, i1 %Range1_all_ones_40, i1 %Range1_all_zeros_20"   --->   Operation 1368 'select' 'deleted_zeros_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 26"   --->   Operation 1369 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%xor_ln936_20 = xor i1 %tmp_149, i1 1"   --->   Operation 1370 'xor' 'xor_ln936_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%and_ln936_20 = and i1 %Range2_all_ones_20, i1 %xor_ln936_20"   --->   Operation 1371 'and' 'and_ln936_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%deleted_ones_40 = select i1 %carry_41, i1 %and_ln936_20, i1 %Range1_all_ones_40"   --->   Operation 1372 'select' 'deleted_ones_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_20)   --->   "%and_ln937_20 = and i1 %carry_41, i1 %Range1_all_ones_40"   --->   Operation 1373 'and' 'and_ln937_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln941_61 = xor i1 %deleted_zeros_20, i1 1"   --->   Operation 1374 'xor' 'xor_ln941_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%or_ln941_20 = or i1 %p_Result_113, i1 %xor_ln941_61"   --->   Operation 1375 'or' 'or_ln941_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln941_62 = xor i1 %p_Result_111, i1 1"   --->   Operation 1376 'xor' 'xor_ln941_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1377 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_41 = and i1 %or_ln941_20, i1 %xor_ln941_62"   --->   Operation 1377 'and' 'overflow_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%xor_ln942_41 = xor i1 %deleted_ones_40, i1 1"   --->   Operation 1378 'xor' 'xor_ln942_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1379 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_20 = or i1 %xor_ln942_40, i1 %xor_ln942_41"   --->   Operation 1379 'or' 'or_ln942_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_20)   --->   "%xor_ln942_148 = xor i1 %and_ln937_20, i1 %or_ln942_20"   --->   Operation 1380 'xor' 'xor_ln942_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_20)   --->   "%underflow_20 = and i1 %xor_ln942_148, i1 %p_Result_111"   --->   Operation 1381 'and' 'underflow_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1382 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_20 = or i1 %overflow_41, i1 %underflow_20"   --->   Operation 1382 'or' 'or_ln392_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1383 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21"   --->   Operation 1383 'mul' 'r_V_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1384 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_150, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1384 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1385 [1/1] (0.00ns)   --->   "%p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 31"   --->   Operation 1385 'bitselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1386 [1/1] (0.00ns)   --->   "%tp_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_150, i32 10, i32 25"   --->   Operation 1386 'partselect' 'tp_V_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1387 [1/1] (0.00ns)   --->   "%p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 25"   --->   Operation 1387 'bitselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 9"   --->   Operation 1388 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln423_21 = zext i1 %tmp_154"   --->   Operation 1389 'zext' 'zext_ln423_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1390 [1/1] (0.85ns)   --->   "%tp_V_64 = add i16 %zext_ln423_21, i16 %tp_V_63"   --->   Operation 1390 'add' 'tp_V_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1391 [1/1] (0.00ns)   --->   "%p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_64, i32 15"   --->   Operation 1391 'bitselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1392 [1/1] (0.28ns)   --->   "%xor_ln942_42 = xor i1 %p_Result_118, i1 1"   --->   Operation 1392 'xor' 'xor_ln942_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1393 [1/1] (0.28ns)   --->   "%carry_43 = and i1 %p_Result_117, i1 %xor_ln942_42"   --->   Operation 1393 'and' 'carry_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_150, i32 27, i32 31"   --->   Operation 1394 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1395 [1/1] (0.75ns)   --->   "%Range2_all_ones_21 = icmp_eq  i5 %tmp_242, i5 31"   --->   Operation 1395 'icmp' 'Range2_all_ones_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_150, i32 26, i32 31"   --->   Operation 1396 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1397 [1/1] (0.78ns)   --->   "%Range1_all_ones_42 = icmp_eq  i6 %tmp_243, i6 63"   --->   Operation 1397 'icmp' 'Range1_all_ones_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1398 [1/1] (0.78ns)   --->   "%Range1_all_zeros_21 = icmp_eq  i6 %tmp_243, i6 0"   --->   Operation 1398 'icmp' 'Range1_all_zeros_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%deleted_zeros_21 = select i1 %carry_43, i1 %Range1_all_ones_42, i1 %Range1_all_zeros_21"   --->   Operation 1399 'select' 'deleted_zeros_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 26"   --->   Operation 1400 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%xor_ln936_21 = xor i1 %tmp_156, i1 1"   --->   Operation 1401 'xor' 'xor_ln936_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%and_ln936_21 = and i1 %Range2_all_ones_21, i1 %xor_ln936_21"   --->   Operation 1402 'and' 'and_ln936_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%deleted_ones_42 = select i1 %carry_43, i1 %and_ln936_21, i1 %Range1_all_ones_42"   --->   Operation 1403 'select' 'deleted_ones_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_21)   --->   "%and_ln937_21 = and i1 %carry_43, i1 %Range1_all_ones_42"   --->   Operation 1404 'and' 'and_ln937_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln941_64 = xor i1 %deleted_zeros_21, i1 1"   --->   Operation 1405 'xor' 'xor_ln941_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%or_ln941_21 = or i1 %p_Result_118, i1 %xor_ln941_64"   --->   Operation 1406 'or' 'or_ln941_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln941_65 = xor i1 %p_Result_116, i1 1"   --->   Operation 1407 'xor' 'xor_ln941_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1408 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_43 = and i1 %or_ln941_21, i1 %xor_ln941_65"   --->   Operation 1408 'and' 'overflow_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%xor_ln942_43 = xor i1 %deleted_ones_42, i1 1"   --->   Operation 1409 'xor' 'xor_ln942_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1410 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_21 = or i1 %xor_ln942_42, i1 %xor_ln942_43"   --->   Operation 1410 'or' 'or_ln942_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_21)   --->   "%xor_ln942_149 = xor i1 %and_ln937_21, i1 %or_ln942_21"   --->   Operation 1411 'xor' 'xor_ln942_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_21)   --->   "%underflow_21 = and i1 %xor_ln942_149, i1 %p_Result_116"   --->   Operation 1412 'and' 'underflow_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1413 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_21 = or i1 %overflow_43, i1 %underflow_21"   --->   Operation 1413 'or' 'or_ln392_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1414 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22"   --->   Operation 1414 'mul' 'r_V_151' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1415 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23"   --->   Operation 1415 'mul' 'r_V_152' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1416 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24"   --->   Operation 1416 'mul' 'r_V_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1417 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25"   --->   Operation 1417 'mul' 'r_V_154' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln1317_26 = sext i16 %di_V_26"   --->   Operation 1418 'sext' 'sext_ln1317_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i16 %wi_V_26"   --->   Operation 1419 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1420 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26"   --->   Operation 1420 'mul' 'r_V_155' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1317_27 = sext i16 %di_V_27"   --->   Operation 1421 'sext' 'sext_ln1317_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln1319_27 = sext i16 %wi_V_27"   --->   Operation 1422 'sext' 'sext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1423 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27"   --->   Operation 1423 'mul' 'r_V_156' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.77>
ST_18 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node tp_V_62)   --->   "%select_ln392_61 = select i1 %overflow_41, i16 32767, i16 32768"   --->   Operation 1424 'select' 'select_ln392_61' <Predicate = (or_ln392_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1425 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_62 = select i1 %or_ln392_20, i16 %select_ln392_61, i16 %tp_V_61"   --->   Operation 1425 'select' 'tp_V_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln859_40 = sext i16 %sum_V_40"   --->   Operation 1426 'sext' 'sext_ln859_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln859_41 = sext i16 %tp_V_62"   --->   Operation 1427 'sext' 'sext_ln859_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1428 [1/1] (0.85ns)   --->   "%ret_V_20 = add i17 %sext_ln859_41, i17 %sext_ln859_40"   --->   Operation 1428 'add' 'ret_V_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1429 [1/1] (0.00ns)   --->   "%p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_20, i32 16"   --->   Operation 1429 'bitselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1430 [1/1] (0.85ns)   --->   "%sum_V_41 = add i16 %tp_V_62, i16 %sum_V_40"   --->   Operation 1430 'add' 'sum_V_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1431 [1/1] (0.00ns)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_41, i32 15"   --->   Operation 1431 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%xor_ln941_63 = xor i1 %p_Result_114, i1 1"   --->   Operation 1432 'xor' 'xor_ln941_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%overflow_42 = and i1 %p_Result_115, i1 %xor_ln941_63"   --->   Operation 1433 'and' 'overflow_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%xor_ln348_21 = xor i1 %p_Result_114, i1 %p_Result_115"   --->   Operation 1434 'xor' 'xor_ln348_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%select_ln392_63 = select i1 %overflow_42, i16 32767, i16 32768"   --->   Operation 1435 'select' 'select_ln392_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1436 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_42 = select i1 %xor_ln348_21, i16 %select_ln392_63, i16 %sum_V_41"   --->   Operation 1436 'select' 'sum_V_42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node tp_V_65)   --->   "%select_ln392_64 = select i1 %overflow_43, i16 32767, i16 32768"   --->   Operation 1437 'select' 'select_ln392_64' <Predicate = (or_ln392_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1438 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_65 = select i1 %or_ln392_21, i16 %select_ln392_64, i16 %tp_V_64"   --->   Operation 1438 'select' 'tp_V_65' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln859_42 = sext i16 %sum_V_42"   --->   Operation 1439 'sext' 'sext_ln859_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln859_43 = sext i16 %tp_V_65"   --->   Operation 1440 'sext' 'sext_ln859_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1441 [1/1] (0.85ns)   --->   "%ret_V_21 = add i17 %sext_ln859_43, i17 %sext_ln859_42"   --->   Operation 1441 'add' 'ret_V_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1442 [1/1] (0.00ns)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_21, i32 16"   --->   Operation 1442 'bitselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1443 [1/1] (0.85ns)   --->   "%sum_V_43 = add i16 %tp_V_65, i16 %sum_V_42"   --->   Operation 1443 'add' 'sum_V_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1444 [1/1] (0.00ns)   --->   "%p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_43, i32 15"   --->   Operation 1444 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%xor_ln941_66 = xor i1 %p_Result_119, i1 1"   --->   Operation 1445 'xor' 'xor_ln941_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%overflow_44 = and i1 %p_Result_120, i1 %xor_ln941_66"   --->   Operation 1446 'and' 'overflow_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%xor_ln348_22 = xor i1 %p_Result_119, i1 %p_Result_120"   --->   Operation 1447 'xor' 'xor_ln348_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%select_ln392_66 = select i1 %overflow_44, i16 32767, i16 32768"   --->   Operation 1448 'select' 'select_ln392_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1449 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_44 = select i1 %xor_ln348_22, i16 %select_ln392_66, i16 %sum_V_43"   --->   Operation 1449 'select' 'sum_V_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1450 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22"   --->   Operation 1450 'mul' 'r_V_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1451 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_151, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1451 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1452 [1/1] (0.00ns)   --->   "%p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 31"   --->   Operation 1452 'bitselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1453 [1/1] (0.00ns)   --->   "%tp_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_151, i32 10, i32 25"   --->   Operation 1453 'partselect' 'tp_V_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1454 [1/1] (0.00ns)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 25"   --->   Operation 1454 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 9"   --->   Operation 1455 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln423_22 = zext i1 %tmp_161"   --->   Operation 1456 'zext' 'zext_ln423_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1457 [1/1] (0.85ns)   --->   "%tp_V_67 = add i16 %zext_ln423_22, i16 %tp_V_66"   --->   Operation 1457 'add' 'tp_V_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1458 [1/1] (0.00ns)   --->   "%p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_67, i32 15"   --->   Operation 1458 'bitselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1459 [1/1] (0.28ns)   --->   "%xor_ln942_44 = xor i1 %p_Result_123, i1 1"   --->   Operation 1459 'xor' 'xor_ln942_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1460 [1/1] (0.28ns)   --->   "%carry_45 = and i1 %p_Result_122, i1 %xor_ln942_44"   --->   Operation 1460 'and' 'carry_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_151, i32 27, i32 31"   --->   Operation 1461 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1462 [1/1] (0.75ns)   --->   "%Range2_all_ones_22 = icmp_eq  i5 %tmp_244, i5 31"   --->   Operation 1462 'icmp' 'Range2_all_ones_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_151, i32 26, i32 31"   --->   Operation 1463 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1464 [1/1] (0.78ns)   --->   "%Range1_all_ones_44 = icmp_eq  i6 %tmp_245, i6 63"   --->   Operation 1464 'icmp' 'Range1_all_ones_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1465 [1/1] (0.78ns)   --->   "%Range1_all_zeros_22 = icmp_eq  i6 %tmp_245, i6 0"   --->   Operation 1465 'icmp' 'Range1_all_zeros_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%deleted_zeros_22 = select i1 %carry_45, i1 %Range1_all_ones_44, i1 %Range1_all_zeros_22"   --->   Operation 1466 'select' 'deleted_zeros_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 26"   --->   Operation 1467 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%xor_ln936_22 = xor i1 %tmp_163, i1 1"   --->   Operation 1468 'xor' 'xor_ln936_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%and_ln936_22 = and i1 %Range2_all_ones_22, i1 %xor_ln936_22"   --->   Operation 1469 'and' 'and_ln936_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%deleted_ones_44 = select i1 %carry_45, i1 %and_ln936_22, i1 %Range1_all_ones_44"   --->   Operation 1470 'select' 'deleted_ones_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_22)   --->   "%and_ln937_22 = and i1 %carry_45, i1 %Range1_all_ones_44"   --->   Operation 1471 'and' 'and_ln937_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%xor_ln941_67 = xor i1 %deleted_zeros_22, i1 1"   --->   Operation 1472 'xor' 'xor_ln941_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%or_ln941_22 = or i1 %p_Result_123, i1 %xor_ln941_67"   --->   Operation 1473 'or' 'or_ln941_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%xor_ln941_68 = xor i1 %p_Result_121, i1 1"   --->   Operation 1474 'xor' 'xor_ln941_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1475 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_45 = and i1 %or_ln941_22, i1 %xor_ln941_68"   --->   Operation 1475 'and' 'overflow_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%xor_ln942_45 = xor i1 %deleted_ones_44, i1 1"   --->   Operation 1476 'xor' 'xor_ln942_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1477 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_22 = or i1 %xor_ln942_44, i1 %xor_ln942_45"   --->   Operation 1477 'or' 'or_ln942_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_22)   --->   "%xor_ln942_150 = xor i1 %and_ln937_22, i1 %or_ln942_22"   --->   Operation 1478 'xor' 'xor_ln942_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_22)   --->   "%underflow_22 = and i1 %xor_ln942_150, i1 %p_Result_121"   --->   Operation 1479 'and' 'underflow_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1480 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_22 = or i1 %overflow_45, i1 %underflow_22"   --->   Operation 1480 'or' 'or_ln392_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1481 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23"   --->   Operation 1481 'mul' 'r_V_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1482 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_152, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1482 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1483 [1/1] (0.00ns)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 31"   --->   Operation 1483 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1484 [1/1] (0.00ns)   --->   "%tp_V_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_152, i32 10, i32 25"   --->   Operation 1484 'partselect' 'tp_V_69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1485 [1/1] (0.00ns)   --->   "%p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 25"   --->   Operation 1485 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 9"   --->   Operation 1486 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln423_23 = zext i1 %tmp_168"   --->   Operation 1487 'zext' 'zext_ln423_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1488 [1/1] (0.85ns)   --->   "%tp_V_70 = add i16 %zext_ln423_23, i16 %tp_V_69"   --->   Operation 1488 'add' 'tp_V_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1489 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_70, i32 15"   --->   Operation 1489 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1490 [1/1] (0.28ns)   --->   "%xor_ln942_46 = xor i1 %p_Result_128, i1 1"   --->   Operation 1490 'xor' 'xor_ln942_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1491 [1/1] (0.28ns)   --->   "%carry_47 = and i1 %p_Result_127, i1 %xor_ln942_46"   --->   Operation 1491 'and' 'carry_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_152, i32 27, i32 31"   --->   Operation 1492 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1493 [1/1] (0.75ns)   --->   "%Range2_all_ones_23 = icmp_eq  i5 %tmp_246, i5 31"   --->   Operation 1493 'icmp' 'Range2_all_ones_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_152, i32 26, i32 31"   --->   Operation 1494 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1495 [1/1] (0.78ns)   --->   "%Range1_all_ones_46 = icmp_eq  i6 %tmp_247, i6 63"   --->   Operation 1495 'icmp' 'Range1_all_ones_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1496 [1/1] (0.78ns)   --->   "%Range1_all_zeros_23 = icmp_eq  i6 %tmp_247, i6 0"   --->   Operation 1496 'icmp' 'Range1_all_zeros_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%deleted_zeros_23 = select i1 %carry_47, i1 %Range1_all_ones_46, i1 %Range1_all_zeros_23"   --->   Operation 1497 'select' 'deleted_zeros_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 26"   --->   Operation 1498 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%xor_ln936_23 = xor i1 %tmp_170, i1 1"   --->   Operation 1499 'xor' 'xor_ln936_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%and_ln936_23 = and i1 %Range2_all_ones_23, i1 %xor_ln936_23"   --->   Operation 1500 'and' 'and_ln936_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%deleted_ones_46 = select i1 %carry_47, i1 %and_ln936_23, i1 %Range1_all_ones_46"   --->   Operation 1501 'select' 'deleted_ones_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_23)   --->   "%and_ln937_23 = and i1 %carry_47, i1 %Range1_all_ones_46"   --->   Operation 1502 'and' 'and_ln937_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%xor_ln941_70 = xor i1 %deleted_zeros_23, i1 1"   --->   Operation 1503 'xor' 'xor_ln941_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%or_ln941_23 = or i1 %p_Result_128, i1 %xor_ln941_70"   --->   Operation 1504 'or' 'or_ln941_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%xor_ln941_71 = xor i1 %p_Result_126, i1 1"   --->   Operation 1505 'xor' 'xor_ln941_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1506 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_47 = and i1 %or_ln941_23, i1 %xor_ln941_71"   --->   Operation 1506 'and' 'overflow_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%xor_ln942_47 = xor i1 %deleted_ones_46, i1 1"   --->   Operation 1507 'xor' 'xor_ln942_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1508 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_23 = or i1 %xor_ln942_46, i1 %xor_ln942_47"   --->   Operation 1508 'or' 'or_ln942_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_23)   --->   "%xor_ln942_151 = xor i1 %and_ln937_23, i1 %or_ln942_23"   --->   Operation 1509 'xor' 'xor_ln942_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_23)   --->   "%underflow_23 = and i1 %xor_ln942_151, i1 %p_Result_126"   --->   Operation 1510 'and' 'underflow_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1511 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_23 = or i1 %overflow_47, i1 %underflow_23"   --->   Operation 1511 'or' 'or_ln392_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1512 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24"   --->   Operation 1512 'mul' 'r_V_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1513 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25"   --->   Operation 1513 'mul' 'r_V_154' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1514 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26"   --->   Operation 1514 'mul' 'r_V_155' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1515 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27"   --->   Operation 1515 'mul' 'r_V_156' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln1317_28 = sext i16 %di_V_28"   --->   Operation 1516 'sext' 'sext_ln1317_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1319_28 = sext i16 %wi_V_28"   --->   Operation 1517 'sext' 'sext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1518 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28"   --->   Operation 1518 'mul' 'r_V_157' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1317_29 = sext i16 %di_V_29"   --->   Operation 1519 'sext' 'sext_ln1317_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln1319_29 = sext i16 %wi_V_29"   --->   Operation 1520 'sext' 'sext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1521 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29"   --->   Operation 1521 'mul' 'r_V_158' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node tp_V_68)   --->   "%select_ln392_67 = select i1 %overflow_45, i16 32767, i16 32768"   --->   Operation 1522 'select' 'select_ln392_67' <Predicate = (or_ln392_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1523 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_68 = select i1 %or_ln392_22, i16 %select_ln392_67, i16 %tp_V_67"   --->   Operation 1523 'select' 'tp_V_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln859_44 = sext i16 %sum_V_44"   --->   Operation 1524 'sext' 'sext_ln859_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln859_45 = sext i16 %tp_V_68"   --->   Operation 1525 'sext' 'sext_ln859_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1526 [1/1] (0.85ns)   --->   "%ret_V_22 = add i17 %sext_ln859_45, i17 %sext_ln859_44"   --->   Operation 1526 'add' 'ret_V_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1527 [1/1] (0.00ns)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_22, i32 16"   --->   Operation 1527 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1528 [1/1] (0.85ns)   --->   "%sum_V_45 = add i16 %tp_V_68, i16 %sum_V_44"   --->   Operation 1528 'add' 'sum_V_45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1529 [1/1] (0.00ns)   --->   "%p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_45, i32 15"   --->   Operation 1529 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%xor_ln941_69 = xor i1 %p_Result_124, i1 1"   --->   Operation 1530 'xor' 'xor_ln941_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%overflow_46 = and i1 %p_Result_125, i1 %xor_ln941_69"   --->   Operation 1531 'and' 'overflow_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%xor_ln348_23 = xor i1 %p_Result_124, i1 %p_Result_125"   --->   Operation 1532 'xor' 'xor_ln348_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%select_ln392_69 = select i1 %overflow_46, i16 32767, i16 32768"   --->   Operation 1533 'select' 'select_ln392_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1534 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_46 = select i1 %xor_ln348_23, i16 %select_ln392_69, i16 %sum_V_45"   --->   Operation 1534 'select' 'sum_V_46' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node tp_V_71)   --->   "%select_ln392_70 = select i1 %overflow_47, i16 32767, i16 32768"   --->   Operation 1535 'select' 'select_ln392_70' <Predicate = (or_ln392_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1536 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_71 = select i1 %or_ln392_23, i16 %select_ln392_70, i16 %tp_V_70"   --->   Operation 1536 'select' 'tp_V_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln859_46 = sext i16 %sum_V_46"   --->   Operation 1537 'sext' 'sext_ln859_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln859_47 = sext i16 %tp_V_71"   --->   Operation 1538 'sext' 'sext_ln859_47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1539 [1/1] (0.85ns)   --->   "%ret_V_23 = add i17 %sext_ln859_47, i17 %sext_ln859_46"   --->   Operation 1539 'add' 'ret_V_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1540 [1/1] (0.00ns)   --->   "%p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_23, i32 16"   --->   Operation 1540 'bitselect' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1541 [1/1] (0.85ns)   --->   "%sum_V_47 = add i16 %tp_V_71, i16 %sum_V_46"   --->   Operation 1541 'add' 'sum_V_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1542 [1/1] (0.00ns)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_47, i32 15"   --->   Operation 1542 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%xor_ln941_72 = xor i1 %p_Result_129, i1 1"   --->   Operation 1543 'xor' 'xor_ln941_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%overflow_48 = and i1 %p_Result_130, i1 %xor_ln941_72"   --->   Operation 1544 'and' 'overflow_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%xor_ln348_24 = xor i1 %p_Result_129, i1 %p_Result_130"   --->   Operation 1545 'xor' 'xor_ln348_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%select_ln392_72 = select i1 %overflow_48, i16 32767, i16 32768"   --->   Operation 1546 'select' 'select_ln392_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1547 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_48 = select i1 %xor_ln348_24, i16 %select_ln392_72, i16 %sum_V_47"   --->   Operation 1547 'select' 'sum_V_48' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1548 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24"   --->   Operation 1548 'mul' 'r_V_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1549 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_153, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1549 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1550 [1/1] (0.00ns)   --->   "%p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 31"   --->   Operation 1550 'bitselect' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1551 [1/1] (0.00ns)   --->   "%tp_V_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_153, i32 10, i32 25"   --->   Operation 1551 'partselect' 'tp_V_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1552 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 25"   --->   Operation 1552 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 9"   --->   Operation 1553 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln423_24 = zext i1 %tmp_175"   --->   Operation 1554 'zext' 'zext_ln423_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1555 [1/1] (0.85ns)   --->   "%tp_V_73 = add i16 %zext_ln423_24, i16 %tp_V_72"   --->   Operation 1555 'add' 'tp_V_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1556 [1/1] (0.00ns)   --->   "%p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_73, i32 15"   --->   Operation 1556 'bitselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1557 [1/1] (0.28ns)   --->   "%xor_ln942_48 = xor i1 %p_Result_133, i1 1"   --->   Operation 1557 'xor' 'xor_ln942_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1558 [1/1] (0.28ns)   --->   "%carry_49 = and i1 %p_Result_132, i1 %xor_ln942_48"   --->   Operation 1558 'and' 'carry_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_153, i32 27, i32 31"   --->   Operation 1559 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1560 [1/1] (0.75ns)   --->   "%Range2_all_ones_24 = icmp_eq  i5 %tmp_249, i5 31"   --->   Operation 1560 'icmp' 'Range2_all_ones_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_153, i32 26, i32 31"   --->   Operation 1561 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1562 [1/1] (0.78ns)   --->   "%Range1_all_ones_48 = icmp_eq  i6 %tmp_250, i6 63"   --->   Operation 1562 'icmp' 'Range1_all_ones_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1563 [1/1] (0.78ns)   --->   "%Range1_all_zeros_24 = icmp_eq  i6 %tmp_250, i6 0"   --->   Operation 1563 'icmp' 'Range1_all_zeros_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%deleted_zeros_24 = select i1 %carry_49, i1 %Range1_all_ones_48, i1 %Range1_all_zeros_24"   --->   Operation 1564 'select' 'deleted_zeros_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 26"   --->   Operation 1565 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%xor_ln936_24 = xor i1 %tmp_177, i1 1"   --->   Operation 1566 'xor' 'xor_ln936_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%and_ln936_24 = and i1 %Range2_all_ones_24, i1 %xor_ln936_24"   --->   Operation 1567 'and' 'and_ln936_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%deleted_ones_48 = select i1 %carry_49, i1 %and_ln936_24, i1 %Range1_all_ones_48"   --->   Operation 1568 'select' 'deleted_ones_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_24)   --->   "%and_ln937_24 = and i1 %carry_49, i1 %Range1_all_ones_48"   --->   Operation 1569 'and' 'and_ln937_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%xor_ln941_73 = xor i1 %deleted_zeros_24, i1 1"   --->   Operation 1570 'xor' 'xor_ln941_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%or_ln941_24 = or i1 %p_Result_133, i1 %xor_ln941_73"   --->   Operation 1571 'or' 'or_ln941_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%xor_ln941_74 = xor i1 %p_Result_131, i1 1"   --->   Operation 1572 'xor' 'xor_ln941_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1573 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_49 = and i1 %or_ln941_24, i1 %xor_ln941_74"   --->   Operation 1573 'and' 'overflow_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%xor_ln942_49 = xor i1 %deleted_ones_48, i1 1"   --->   Operation 1574 'xor' 'xor_ln942_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1575 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_24 = or i1 %xor_ln942_48, i1 %xor_ln942_49"   --->   Operation 1575 'or' 'or_ln942_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_24)   --->   "%xor_ln942_152 = xor i1 %and_ln937_24, i1 %or_ln942_24"   --->   Operation 1576 'xor' 'xor_ln942_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_24)   --->   "%underflow_24 = and i1 %xor_ln942_152, i1 %p_Result_131"   --->   Operation 1577 'and' 'underflow_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1578 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_24 = or i1 %overflow_49, i1 %underflow_24"   --->   Operation 1578 'or' 'or_ln392_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1579 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25"   --->   Operation 1579 'mul' 'r_V_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1580 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_154, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1580 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1581 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 31"   --->   Operation 1581 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1582 [1/1] (0.00ns)   --->   "%tp_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_154, i32 10, i32 25"   --->   Operation 1582 'partselect' 'tp_V_75' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1583 [1/1] (0.00ns)   --->   "%p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 25"   --->   Operation 1583 'bitselect' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 9"   --->   Operation 1584 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln423_25 = zext i1 %tmp_182"   --->   Operation 1585 'zext' 'zext_ln423_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1586 [1/1] (0.85ns)   --->   "%tp_V_76 = add i16 %zext_ln423_25, i16 %tp_V_75"   --->   Operation 1586 'add' 'tp_V_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1587 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_76, i32 15"   --->   Operation 1587 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1588 [1/1] (0.28ns)   --->   "%xor_ln942_50 = xor i1 %p_Result_138, i1 1"   --->   Operation 1588 'xor' 'xor_ln942_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1589 [1/1] (0.28ns)   --->   "%carry_51 = and i1 %p_Result_137, i1 %xor_ln942_50"   --->   Operation 1589 'and' 'carry_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_154, i32 27, i32 31"   --->   Operation 1590 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1591 [1/1] (0.75ns)   --->   "%Range2_all_ones_25 = icmp_eq  i5 %tmp_251, i5 31"   --->   Operation 1591 'icmp' 'Range2_all_ones_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_154, i32 26, i32 31"   --->   Operation 1592 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1593 [1/1] (0.78ns)   --->   "%Range1_all_ones_50 = icmp_eq  i6 %tmp_252, i6 63"   --->   Operation 1593 'icmp' 'Range1_all_ones_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1594 [1/1] (0.78ns)   --->   "%Range1_all_zeros_25 = icmp_eq  i6 %tmp_252, i6 0"   --->   Operation 1594 'icmp' 'Range1_all_zeros_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%deleted_zeros_25 = select i1 %carry_51, i1 %Range1_all_ones_50, i1 %Range1_all_zeros_25"   --->   Operation 1595 'select' 'deleted_zeros_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 26"   --->   Operation 1596 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%xor_ln936_25 = xor i1 %tmp_184, i1 1"   --->   Operation 1597 'xor' 'xor_ln936_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%and_ln936_25 = and i1 %Range2_all_ones_25, i1 %xor_ln936_25"   --->   Operation 1598 'and' 'and_ln936_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%deleted_ones_50 = select i1 %carry_51, i1 %and_ln936_25, i1 %Range1_all_ones_50"   --->   Operation 1599 'select' 'deleted_ones_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_25)   --->   "%and_ln937_25 = and i1 %carry_51, i1 %Range1_all_ones_50"   --->   Operation 1600 'and' 'and_ln937_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%xor_ln941_76 = xor i1 %deleted_zeros_25, i1 1"   --->   Operation 1601 'xor' 'xor_ln941_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%or_ln941_25 = or i1 %p_Result_138, i1 %xor_ln941_76"   --->   Operation 1602 'or' 'or_ln941_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%xor_ln941_77 = xor i1 %p_Result_136, i1 1"   --->   Operation 1603 'xor' 'xor_ln941_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1604 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_51 = and i1 %or_ln941_25, i1 %xor_ln941_77"   --->   Operation 1604 'and' 'overflow_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%xor_ln942_51 = xor i1 %deleted_ones_50, i1 1"   --->   Operation 1605 'xor' 'xor_ln942_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1606 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_25 = or i1 %xor_ln942_50, i1 %xor_ln942_51"   --->   Operation 1606 'or' 'or_ln942_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_25)   --->   "%xor_ln942_153 = xor i1 %and_ln937_25, i1 %or_ln942_25"   --->   Operation 1607 'xor' 'xor_ln942_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_25)   --->   "%underflow_25 = and i1 %xor_ln942_153, i1 %p_Result_136"   --->   Operation 1608 'and' 'underflow_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1609 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_25 = or i1 %overflow_51, i1 %underflow_25"   --->   Operation 1609 'or' 'or_ln392_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1610 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26"   --->   Operation 1610 'mul' 'r_V_155' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1611 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27"   --->   Operation 1611 'mul' 'r_V_156' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1612 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28"   --->   Operation 1612 'mul' 'r_V_157' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1613 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29"   --->   Operation 1613 'mul' 'r_V_158' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln1317_30 = sext i16 %di_V_30"   --->   Operation 1614 'sext' 'sext_ln1317_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1319_30 = sext i16 %wi_V_30"   --->   Operation 1615 'sext' 'sext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1616 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30"   --->   Operation 1616 'mul' 'r_V_159' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1317_31 = sext i16 %di_V_31"   --->   Operation 1617 'sext' 'sext_ln1317_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln1319_31 = sext i16 %wi_V_31"   --->   Operation 1618 'sext' 'sext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1619 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31"   --->   Operation 1619 'mul' 'r_V_160' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.77>
ST_20 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node tp_V_74)   --->   "%select_ln392_73 = select i1 %overflow_49, i16 32767, i16 32768"   --->   Operation 1620 'select' 'select_ln392_73' <Predicate = (or_ln392_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1621 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_74 = select i1 %or_ln392_24, i16 %select_ln392_73, i16 %tp_V_73"   --->   Operation 1621 'select' 'tp_V_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln859_48 = sext i16 %sum_V_48"   --->   Operation 1622 'sext' 'sext_ln859_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln859_49 = sext i16 %tp_V_74"   --->   Operation 1623 'sext' 'sext_ln859_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1624 [1/1] (0.85ns)   --->   "%ret_V_24 = add i17 %sext_ln859_49, i17 %sext_ln859_48"   --->   Operation 1624 'add' 'ret_V_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1625 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_24, i32 16"   --->   Operation 1625 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1626 [1/1] (0.85ns)   --->   "%sum_V_49 = add i16 %tp_V_74, i16 %sum_V_48"   --->   Operation 1626 'add' 'sum_V_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1627 [1/1] (0.00ns)   --->   "%p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_49, i32 15"   --->   Operation 1627 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%xor_ln941_75 = xor i1 %p_Result_134, i1 1"   --->   Operation 1628 'xor' 'xor_ln941_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%overflow_50 = and i1 %p_Result_135, i1 %xor_ln941_75"   --->   Operation 1629 'and' 'overflow_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%xor_ln348_25 = xor i1 %p_Result_134, i1 %p_Result_135"   --->   Operation 1630 'xor' 'xor_ln348_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%select_ln392_75 = select i1 %overflow_50, i16 32767, i16 32768"   --->   Operation 1631 'select' 'select_ln392_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1632 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_50 = select i1 %xor_ln348_25, i16 %select_ln392_75, i16 %sum_V_49"   --->   Operation 1632 'select' 'sum_V_50' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node tp_V_77)   --->   "%select_ln392_76 = select i1 %overflow_51, i16 32767, i16 32768"   --->   Operation 1633 'select' 'select_ln392_76' <Predicate = (or_ln392_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1634 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_77 = select i1 %or_ln392_25, i16 %select_ln392_76, i16 %tp_V_76"   --->   Operation 1634 'select' 'tp_V_77' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln859_50 = sext i16 %sum_V_50"   --->   Operation 1635 'sext' 'sext_ln859_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln859_51 = sext i16 %tp_V_77"   --->   Operation 1636 'sext' 'sext_ln859_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1637 [1/1] (0.85ns)   --->   "%ret_V_25 = add i17 %sext_ln859_51, i17 %sext_ln859_50"   --->   Operation 1637 'add' 'ret_V_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1638 [1/1] (0.00ns)   --->   "%p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_25, i32 16"   --->   Operation 1638 'bitselect' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1639 [1/1] (0.85ns)   --->   "%sum_V_51 = add i16 %tp_V_77, i16 %sum_V_50"   --->   Operation 1639 'add' 'sum_V_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1640 [1/1] (0.00ns)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_51, i32 15"   --->   Operation 1640 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%xor_ln941_78 = xor i1 %p_Result_139, i1 1"   --->   Operation 1641 'xor' 'xor_ln941_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%overflow_52 = and i1 %p_Result_140, i1 %xor_ln941_78"   --->   Operation 1642 'and' 'overflow_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%xor_ln348_26 = xor i1 %p_Result_139, i1 %p_Result_140"   --->   Operation 1643 'xor' 'xor_ln348_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%select_ln392_78 = select i1 %overflow_52, i16 32767, i16 32768"   --->   Operation 1644 'select' 'select_ln392_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1645 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_52 = select i1 %xor_ln348_26, i16 %select_ln392_78, i16 %sum_V_51"   --->   Operation 1645 'select' 'sum_V_52' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1646 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26"   --->   Operation 1646 'mul' 'r_V_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1647 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_155, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1647 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1648 [1/1] (0.00ns)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 31"   --->   Operation 1648 'bitselect' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1649 [1/1] (0.00ns)   --->   "%tp_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_155, i32 10, i32 25"   --->   Operation 1649 'partselect' 'tp_V_78' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1650 [1/1] (0.00ns)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 25"   --->   Operation 1650 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 9"   --->   Operation 1651 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln423_26 = zext i1 %tmp_189"   --->   Operation 1652 'zext' 'zext_ln423_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1653 [1/1] (0.85ns)   --->   "%tp_V_79 = add i16 %zext_ln423_26, i16 %tp_V_78"   --->   Operation 1653 'add' 'tp_V_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1654 [1/1] (0.00ns)   --->   "%p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_79, i32 15"   --->   Operation 1654 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1655 [1/1] (0.28ns)   --->   "%xor_ln942_52 = xor i1 %p_Result_143, i1 1"   --->   Operation 1655 'xor' 'xor_ln942_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1656 [1/1] (0.28ns)   --->   "%carry_53 = and i1 %p_Result_142, i1 %xor_ln942_52"   --->   Operation 1656 'and' 'carry_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_155, i32 27, i32 31"   --->   Operation 1657 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1658 [1/1] (0.75ns)   --->   "%Range2_all_ones_26 = icmp_eq  i5 %tmp_253, i5 31"   --->   Operation 1658 'icmp' 'Range2_all_ones_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_155, i32 26, i32 31"   --->   Operation 1659 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1660 [1/1] (0.78ns)   --->   "%Range1_all_ones_52 = icmp_eq  i6 %tmp_254, i6 63"   --->   Operation 1660 'icmp' 'Range1_all_ones_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1661 [1/1] (0.78ns)   --->   "%Range1_all_zeros_26 = icmp_eq  i6 %tmp_254, i6 0"   --->   Operation 1661 'icmp' 'Range1_all_zeros_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%deleted_zeros_26 = select i1 %carry_53, i1 %Range1_all_ones_52, i1 %Range1_all_zeros_26"   --->   Operation 1662 'select' 'deleted_zeros_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 26"   --->   Operation 1663 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%xor_ln936_26 = xor i1 %tmp_191, i1 1"   --->   Operation 1664 'xor' 'xor_ln936_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%and_ln936_26 = and i1 %Range2_all_ones_26, i1 %xor_ln936_26"   --->   Operation 1665 'and' 'and_ln936_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%deleted_ones_52 = select i1 %carry_53, i1 %and_ln936_26, i1 %Range1_all_ones_52"   --->   Operation 1666 'select' 'deleted_ones_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_26)   --->   "%and_ln937_26 = and i1 %carry_53, i1 %Range1_all_ones_52"   --->   Operation 1667 'and' 'and_ln937_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%xor_ln941_79 = xor i1 %deleted_zeros_26, i1 1"   --->   Operation 1668 'xor' 'xor_ln941_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%or_ln941_26 = or i1 %p_Result_143, i1 %xor_ln941_79"   --->   Operation 1669 'or' 'or_ln941_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%xor_ln941_80 = xor i1 %p_Result_141, i1 1"   --->   Operation 1670 'xor' 'xor_ln941_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1671 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_53 = and i1 %or_ln941_26, i1 %xor_ln941_80"   --->   Operation 1671 'and' 'overflow_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%xor_ln942_53 = xor i1 %deleted_ones_52, i1 1"   --->   Operation 1672 'xor' 'xor_ln942_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1673 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_26 = or i1 %xor_ln942_52, i1 %xor_ln942_53"   --->   Operation 1673 'or' 'or_ln942_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_26)   --->   "%xor_ln942_154 = xor i1 %and_ln937_26, i1 %or_ln942_26"   --->   Operation 1674 'xor' 'xor_ln942_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_26)   --->   "%underflow_26 = and i1 %xor_ln942_154, i1 %p_Result_141"   --->   Operation 1675 'and' 'underflow_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1676 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_26 = or i1 %overflow_53, i1 %underflow_26"   --->   Operation 1676 'or' 'or_ln392_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1677 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27"   --->   Operation 1677 'mul' 'r_V_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1678 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_156, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1678 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1679 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 31"   --->   Operation 1679 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1680 [1/1] (0.00ns)   --->   "%tp_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_156, i32 10, i32 25"   --->   Operation 1680 'partselect' 'tp_V_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1681 [1/1] (0.00ns)   --->   "%p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 25"   --->   Operation 1681 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 9"   --->   Operation 1682 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln423_27 = zext i1 %tmp_255"   --->   Operation 1683 'zext' 'zext_ln423_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1684 [1/1] (0.85ns)   --->   "%tp_V_82 = add i16 %zext_ln423_27, i16 %tp_V_81"   --->   Operation 1684 'add' 'tp_V_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1685 [1/1] (0.00ns)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_82, i32 15"   --->   Operation 1685 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1686 [1/1] (0.28ns)   --->   "%xor_ln942_54 = xor i1 %p_Result_148, i1 1"   --->   Operation 1686 'xor' 'xor_ln942_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1687 [1/1] (0.28ns)   --->   "%carry_55 = and i1 %p_Result_147, i1 %xor_ln942_54"   --->   Operation 1687 'and' 'carry_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_156, i32 27, i32 31"   --->   Operation 1688 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1689 [1/1] (0.75ns)   --->   "%Range2_all_ones_27 = icmp_eq  i5 %tmp_256, i5 31"   --->   Operation 1689 'icmp' 'Range2_all_ones_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_156, i32 26, i32 31"   --->   Operation 1690 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1691 [1/1] (0.78ns)   --->   "%Range1_all_ones_54 = icmp_eq  i6 %tmp_257, i6 63"   --->   Operation 1691 'icmp' 'Range1_all_ones_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1692 [1/1] (0.78ns)   --->   "%Range1_all_zeros_27 = icmp_eq  i6 %tmp_257, i6 0"   --->   Operation 1692 'icmp' 'Range1_all_zeros_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%deleted_zeros_27 = select i1 %carry_55, i1 %Range1_all_ones_54, i1 %Range1_all_zeros_27"   --->   Operation 1693 'select' 'deleted_zeros_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 26"   --->   Operation 1694 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%xor_ln936_27 = xor i1 %tmp_258, i1 1"   --->   Operation 1695 'xor' 'xor_ln936_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%and_ln936_27 = and i1 %Range2_all_ones_27, i1 %xor_ln936_27"   --->   Operation 1696 'and' 'and_ln936_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%deleted_ones_54 = select i1 %carry_55, i1 %and_ln936_27, i1 %Range1_all_ones_54"   --->   Operation 1697 'select' 'deleted_ones_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_27)   --->   "%and_ln937_27 = and i1 %carry_55, i1 %Range1_all_ones_54"   --->   Operation 1698 'and' 'and_ln937_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%xor_ln941_82 = xor i1 %deleted_zeros_27, i1 1"   --->   Operation 1699 'xor' 'xor_ln941_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%or_ln941_27 = or i1 %p_Result_148, i1 %xor_ln941_82"   --->   Operation 1700 'or' 'or_ln941_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%xor_ln941_83 = xor i1 %p_Result_146, i1 1"   --->   Operation 1701 'xor' 'xor_ln941_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1702 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_55 = and i1 %or_ln941_27, i1 %xor_ln941_83"   --->   Operation 1702 'and' 'overflow_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%xor_ln942_55 = xor i1 %deleted_ones_54, i1 1"   --->   Operation 1703 'xor' 'xor_ln942_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1704 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_27 = or i1 %xor_ln942_54, i1 %xor_ln942_55"   --->   Operation 1704 'or' 'or_ln942_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_27)   --->   "%xor_ln942_155 = xor i1 %and_ln937_27, i1 %or_ln942_27"   --->   Operation 1705 'xor' 'xor_ln942_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_27)   --->   "%underflow_27 = and i1 %xor_ln942_155, i1 %p_Result_146"   --->   Operation 1706 'and' 'underflow_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1707 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_27 = or i1 %overflow_55, i1 %underflow_27"   --->   Operation 1707 'or' 'or_ln392_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1708 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28"   --->   Operation 1708 'mul' 'r_V_157' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1709 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29"   --->   Operation 1709 'mul' 'r_V_158' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1710 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30"   --->   Operation 1710 'mul' 'r_V_159' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1711 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31"   --->   Operation 1711 'mul' 'r_V_160' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln1317_32 = sext i16 %di_V_32"   --->   Operation 1712 'sext' 'sext_ln1317_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln1319_32 = sext i16 %wi_V_32"   --->   Operation 1713 'sext' 'sext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1714 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32"   --->   Operation 1714 'mul' 'r_V_161' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln1317_33 = sext i16 %di_V_33"   --->   Operation 1715 'sext' 'sext_ln1317_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln1319_33 = sext i16 %wi_V_33"   --->   Operation 1716 'sext' 'sext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1717 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33"   --->   Operation 1717 'mul' 'r_V_162' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node tp_V_80)   --->   "%select_ln392_79 = select i1 %overflow_53, i16 32767, i16 32768"   --->   Operation 1718 'select' 'select_ln392_79' <Predicate = (or_ln392_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1719 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_80 = select i1 %or_ln392_26, i16 %select_ln392_79, i16 %tp_V_79"   --->   Operation 1719 'select' 'tp_V_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln859_52 = sext i16 %sum_V_52"   --->   Operation 1720 'sext' 'sext_ln859_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln859_53 = sext i16 %tp_V_80"   --->   Operation 1721 'sext' 'sext_ln859_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1722 [1/1] (0.85ns)   --->   "%ret_V_26 = add i17 %sext_ln859_53, i17 %sext_ln859_52"   --->   Operation 1722 'add' 'ret_V_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1723 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_26, i32 16"   --->   Operation 1723 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1724 [1/1] (0.85ns)   --->   "%sum_V_53 = add i16 %tp_V_80, i16 %sum_V_52"   --->   Operation 1724 'add' 'sum_V_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1725 [1/1] (0.00ns)   --->   "%p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_53, i32 15"   --->   Operation 1725 'bitselect' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%xor_ln941_81 = xor i1 %p_Result_144, i1 1"   --->   Operation 1726 'xor' 'xor_ln941_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%overflow_54 = and i1 %p_Result_145, i1 %xor_ln941_81"   --->   Operation 1727 'and' 'overflow_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%xor_ln348_27 = xor i1 %p_Result_144, i1 %p_Result_145"   --->   Operation 1728 'xor' 'xor_ln348_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%select_ln392_81 = select i1 %overflow_54, i16 32767, i16 32768"   --->   Operation 1729 'select' 'select_ln392_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1730 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_54 = select i1 %xor_ln348_27, i16 %select_ln392_81, i16 %sum_V_53"   --->   Operation 1730 'select' 'sum_V_54' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node tp_V_83)   --->   "%select_ln392_82 = select i1 %overflow_55, i16 32767, i16 32768"   --->   Operation 1731 'select' 'select_ln392_82' <Predicate = (or_ln392_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1732 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_83 = select i1 %or_ln392_27, i16 %select_ln392_82, i16 %tp_V_82"   --->   Operation 1732 'select' 'tp_V_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln859_54 = sext i16 %sum_V_54"   --->   Operation 1733 'sext' 'sext_ln859_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln859_55 = sext i16 %tp_V_83"   --->   Operation 1734 'sext' 'sext_ln859_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1735 [1/1] (0.85ns)   --->   "%ret_V_27 = add i17 %sext_ln859_55, i17 %sext_ln859_54"   --->   Operation 1735 'add' 'ret_V_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1736 [1/1] (0.00ns)   --->   "%p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_27, i32 16"   --->   Operation 1736 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1737 [1/1] (0.85ns)   --->   "%sum_V_55 = add i16 %tp_V_83, i16 %sum_V_54"   --->   Operation 1737 'add' 'sum_V_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1738 [1/1] (0.00ns)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_55, i32 15"   --->   Operation 1738 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%xor_ln941_84 = xor i1 %p_Result_149, i1 1"   --->   Operation 1739 'xor' 'xor_ln941_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%overflow_56 = and i1 %p_Result_150, i1 %xor_ln941_84"   --->   Operation 1740 'and' 'overflow_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%xor_ln348_28 = xor i1 %p_Result_149, i1 %p_Result_150"   --->   Operation 1741 'xor' 'xor_ln348_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%select_ln392_84 = select i1 %overflow_56, i16 32767, i16 32768"   --->   Operation 1742 'select' 'select_ln392_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1743 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_56 = select i1 %xor_ln348_28, i16 %select_ln392_84, i16 %sum_V_55"   --->   Operation 1743 'select' 'sum_V_56' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1744 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28"   --->   Operation 1744 'mul' 'r_V_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1745 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_157, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1745 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1746 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 31"   --->   Operation 1746 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1747 [1/1] (0.00ns)   --->   "%tp_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_157, i32 10, i32 25"   --->   Operation 1747 'partselect' 'tp_V_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1748 [1/1] (0.00ns)   --->   "%p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 25"   --->   Operation 1748 'bitselect' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 9"   --->   Operation 1749 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln423_28 = zext i1 %tmp_263"   --->   Operation 1750 'zext' 'zext_ln423_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1751 [1/1] (0.85ns)   --->   "%tp_V_85 = add i16 %zext_ln423_28, i16 %tp_V_84"   --->   Operation 1751 'add' 'tp_V_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1752 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_85, i32 15"   --->   Operation 1752 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1753 [1/1] (0.28ns)   --->   "%xor_ln942_56 = xor i1 %p_Result_153, i1 1"   --->   Operation 1753 'xor' 'xor_ln942_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1754 [1/1] (0.28ns)   --->   "%carry_57 = and i1 %p_Result_152, i1 %xor_ln942_56"   --->   Operation 1754 'and' 'carry_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_157, i32 27, i32 31"   --->   Operation 1755 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1756 [1/1] (0.75ns)   --->   "%Range2_all_ones_28 = icmp_eq  i5 %tmp_260, i5 31"   --->   Operation 1756 'icmp' 'Range2_all_ones_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1757 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_157, i32 26, i32 31"   --->   Operation 1757 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1758 [1/1] (0.78ns)   --->   "%Range1_all_ones_56 = icmp_eq  i6 %tmp_261, i6 63"   --->   Operation 1758 'icmp' 'Range1_all_ones_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1759 [1/1] (0.78ns)   --->   "%Range1_all_zeros_28 = icmp_eq  i6 %tmp_261, i6 0"   --->   Operation 1759 'icmp' 'Range1_all_zeros_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%deleted_zeros_28 = select i1 %carry_57, i1 %Range1_all_ones_56, i1 %Range1_all_zeros_28"   --->   Operation 1760 'select' 'deleted_zeros_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 26"   --->   Operation 1761 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%xor_ln936_28 = xor i1 %tmp_265, i1 1"   --->   Operation 1762 'xor' 'xor_ln936_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%and_ln936_28 = and i1 %Range2_all_ones_28, i1 %xor_ln936_28"   --->   Operation 1763 'and' 'and_ln936_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%deleted_ones_56 = select i1 %carry_57, i1 %and_ln936_28, i1 %Range1_all_ones_56"   --->   Operation 1764 'select' 'deleted_ones_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_28)   --->   "%and_ln937_28 = and i1 %carry_57, i1 %Range1_all_ones_56"   --->   Operation 1765 'and' 'and_ln937_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%xor_ln941_85 = xor i1 %deleted_zeros_28, i1 1"   --->   Operation 1766 'xor' 'xor_ln941_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%or_ln941_28 = or i1 %p_Result_153, i1 %xor_ln941_85"   --->   Operation 1767 'or' 'or_ln941_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%xor_ln941_86 = xor i1 %p_Result_151, i1 1"   --->   Operation 1768 'xor' 'xor_ln941_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1769 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_57 = and i1 %or_ln941_28, i1 %xor_ln941_86"   --->   Operation 1769 'and' 'overflow_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%xor_ln942_57 = xor i1 %deleted_ones_56, i1 1"   --->   Operation 1770 'xor' 'xor_ln942_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1771 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_28 = or i1 %xor_ln942_56, i1 %xor_ln942_57"   --->   Operation 1771 'or' 'or_ln942_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_28)   --->   "%xor_ln942_156 = xor i1 %and_ln937_28, i1 %or_ln942_28"   --->   Operation 1772 'xor' 'xor_ln942_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_28)   --->   "%underflow_28 = and i1 %xor_ln942_156, i1 %p_Result_151"   --->   Operation 1773 'and' 'underflow_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1774 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_28 = or i1 %overflow_57, i1 %underflow_28"   --->   Operation 1774 'or' 'or_ln392_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1775 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29"   --->   Operation 1775 'mul' 'r_V_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1776 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_158, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1776 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1777 [1/1] (0.00ns)   --->   "%p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 31"   --->   Operation 1777 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1778 [1/1] (0.00ns)   --->   "%tp_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_158, i32 10, i32 25"   --->   Operation 1778 'partselect' 'tp_V_87' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1779 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 25"   --->   Operation 1779 'bitselect' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 9"   --->   Operation 1780 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln423_29 = zext i1 %tmp_270"   --->   Operation 1781 'zext' 'zext_ln423_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1782 [1/1] (0.85ns)   --->   "%tp_V_88 = add i16 %zext_ln423_29, i16 %tp_V_87"   --->   Operation 1782 'add' 'tp_V_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1783 [1/1] (0.00ns)   --->   "%p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_88, i32 15"   --->   Operation 1783 'bitselect' 'p_Result_158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1784 [1/1] (0.28ns)   --->   "%xor_ln942_58 = xor i1 %p_Result_158, i1 1"   --->   Operation 1784 'xor' 'xor_ln942_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1785 [1/1] (0.28ns)   --->   "%carry_59 = and i1 %p_Result_157, i1 %xor_ln942_58"   --->   Operation 1785 'and' 'carry_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_158, i32 27, i32 31"   --->   Operation 1786 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1787 [1/1] (0.75ns)   --->   "%Range2_all_ones_29 = icmp_eq  i5 %tmp_262, i5 31"   --->   Operation 1787 'icmp' 'Range2_all_ones_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_158, i32 26, i32 31"   --->   Operation 1788 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1789 [1/1] (0.78ns)   --->   "%Range1_all_ones_58 = icmp_eq  i6 %tmp_264, i6 63"   --->   Operation 1789 'icmp' 'Range1_all_ones_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1790 [1/1] (0.78ns)   --->   "%Range1_all_zeros_29 = icmp_eq  i6 %tmp_264, i6 0"   --->   Operation 1790 'icmp' 'Range1_all_zeros_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%deleted_zeros_29 = select i1 %carry_59, i1 %Range1_all_ones_58, i1 %Range1_all_zeros_29"   --->   Operation 1791 'select' 'deleted_zeros_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 26"   --->   Operation 1792 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%xor_ln936_29 = xor i1 %tmp_272, i1 1"   --->   Operation 1793 'xor' 'xor_ln936_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%and_ln936_29 = and i1 %Range2_all_ones_29, i1 %xor_ln936_29"   --->   Operation 1794 'and' 'and_ln936_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%deleted_ones_58 = select i1 %carry_59, i1 %and_ln936_29, i1 %Range1_all_ones_58"   --->   Operation 1795 'select' 'deleted_ones_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_29)   --->   "%and_ln937_29 = and i1 %carry_59, i1 %Range1_all_ones_58"   --->   Operation 1796 'and' 'and_ln937_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%xor_ln941_88 = xor i1 %deleted_zeros_29, i1 1"   --->   Operation 1797 'xor' 'xor_ln941_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%or_ln941_29 = or i1 %p_Result_158, i1 %xor_ln941_88"   --->   Operation 1798 'or' 'or_ln941_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%xor_ln941_89 = xor i1 %p_Result_156, i1 1"   --->   Operation 1799 'xor' 'xor_ln941_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1800 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_59 = and i1 %or_ln941_29, i1 %xor_ln941_89"   --->   Operation 1800 'and' 'overflow_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%xor_ln942_59 = xor i1 %deleted_ones_58, i1 1"   --->   Operation 1801 'xor' 'xor_ln942_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1802 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_29 = or i1 %xor_ln942_58, i1 %xor_ln942_59"   --->   Operation 1802 'or' 'or_ln942_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_29)   --->   "%xor_ln942_157 = xor i1 %and_ln937_29, i1 %or_ln942_29"   --->   Operation 1803 'xor' 'xor_ln942_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_29)   --->   "%underflow_29 = and i1 %xor_ln942_157, i1 %p_Result_156"   --->   Operation 1804 'and' 'underflow_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1805 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_29 = or i1 %overflow_59, i1 %underflow_29"   --->   Operation 1805 'or' 'or_ln392_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1806 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30"   --->   Operation 1806 'mul' 'r_V_159' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1807 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31"   --->   Operation 1807 'mul' 'r_V_160' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1808 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32"   --->   Operation 1808 'mul' 'r_V_161' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1809 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33"   --->   Operation 1809 'mul' 'r_V_162' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln1317_34 = sext i16 %di_V_34"   --->   Operation 1810 'sext' 'sext_ln1317_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln1319_34 = sext i16 %wi_V_34"   --->   Operation 1811 'sext' 'sext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1812 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34"   --->   Operation 1812 'mul' 'r_V_163' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1317_35 = sext i16 %di_V_35"   --->   Operation 1813 'sext' 'sext_ln1317_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln1319_35 = sext i16 %wi_V_35"   --->   Operation 1814 'sext' 'sext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1815 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35"   --->   Operation 1815 'mul' 'r_V_164' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.77>
ST_22 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node tp_V_86)   --->   "%select_ln392_85 = select i1 %overflow_57, i16 32767, i16 32768"   --->   Operation 1816 'select' 'select_ln392_85' <Predicate = (or_ln392_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1817 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_86 = select i1 %or_ln392_28, i16 %select_ln392_85, i16 %tp_V_85"   --->   Operation 1817 'select' 'tp_V_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln859_56 = sext i16 %sum_V_56"   --->   Operation 1818 'sext' 'sext_ln859_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln859_57 = sext i16 %tp_V_86"   --->   Operation 1819 'sext' 'sext_ln859_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1820 [1/1] (0.85ns)   --->   "%ret_V_28 = add i17 %sext_ln859_57, i17 %sext_ln859_56"   --->   Operation 1820 'add' 'ret_V_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1821 [1/1] (0.00ns)   --->   "%p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_28, i32 16"   --->   Operation 1821 'bitselect' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1822 [1/1] (0.85ns)   --->   "%sum_V_57 = add i16 %tp_V_86, i16 %sum_V_56"   --->   Operation 1822 'add' 'sum_V_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1823 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_57, i32 15"   --->   Operation 1823 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%xor_ln941_87 = xor i1 %p_Result_154, i1 1"   --->   Operation 1824 'xor' 'xor_ln941_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%overflow_58 = and i1 %p_Result_155, i1 %xor_ln941_87"   --->   Operation 1825 'and' 'overflow_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%xor_ln348_29 = xor i1 %p_Result_154, i1 %p_Result_155"   --->   Operation 1826 'xor' 'xor_ln348_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%select_ln392_87 = select i1 %overflow_58, i16 32767, i16 32768"   --->   Operation 1827 'select' 'select_ln392_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1828 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_58 = select i1 %xor_ln348_29, i16 %select_ln392_87, i16 %sum_V_57"   --->   Operation 1828 'select' 'sum_V_58' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node tp_V_89)   --->   "%select_ln392_88 = select i1 %overflow_59, i16 32767, i16 32768"   --->   Operation 1829 'select' 'select_ln392_88' <Predicate = (or_ln392_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1830 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_89 = select i1 %or_ln392_29, i16 %select_ln392_88, i16 %tp_V_88"   --->   Operation 1830 'select' 'tp_V_89' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln859_58 = sext i16 %sum_V_58"   --->   Operation 1831 'sext' 'sext_ln859_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln859_59 = sext i16 %tp_V_89"   --->   Operation 1832 'sext' 'sext_ln859_59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1833 [1/1] (0.85ns)   --->   "%ret_V_29 = add i17 %sext_ln859_59, i17 %sext_ln859_58"   --->   Operation 1833 'add' 'ret_V_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1834 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_29, i32 16"   --->   Operation 1834 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1835 [1/1] (0.85ns)   --->   "%sum_V_59 = add i16 %tp_V_89, i16 %sum_V_58"   --->   Operation 1835 'add' 'sum_V_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1836 [1/1] (0.00ns)   --->   "%p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_59, i32 15"   --->   Operation 1836 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%xor_ln941_90 = xor i1 %p_Result_159, i1 1"   --->   Operation 1837 'xor' 'xor_ln941_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%overflow_60 = and i1 %p_Result_160, i1 %xor_ln941_90"   --->   Operation 1838 'and' 'overflow_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%xor_ln348_30 = xor i1 %p_Result_159, i1 %p_Result_160"   --->   Operation 1839 'xor' 'xor_ln348_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%select_ln392_90 = select i1 %overflow_60, i16 32767, i16 32768"   --->   Operation 1840 'select' 'select_ln392_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1841 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_60 = select i1 %xor_ln348_30, i16 %select_ln392_90, i16 %sum_V_59"   --->   Operation 1841 'select' 'sum_V_60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1842 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30"   --->   Operation 1842 'mul' 'r_V_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1843 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_159, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1843 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1844 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 31"   --->   Operation 1844 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1845 [1/1] (0.00ns)   --->   "%tp_V_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_159, i32 10, i32 25"   --->   Operation 1845 'partselect' 'tp_V_90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1846 [1/1] (0.00ns)   --->   "%p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 25"   --->   Operation 1846 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 9"   --->   Operation 1847 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln423_30 = zext i1 %tmp_285"   --->   Operation 1848 'zext' 'zext_ln423_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1849 [1/1] (0.85ns)   --->   "%tp_V_91 = add i16 %zext_ln423_30, i16 %tp_V_90"   --->   Operation 1849 'add' 'tp_V_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1850 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_91, i32 15"   --->   Operation 1850 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1851 [1/1] (0.28ns)   --->   "%xor_ln942_60 = xor i1 %p_Result_163, i1 1"   --->   Operation 1851 'xor' 'xor_ln942_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1852 [1/1] (0.28ns)   --->   "%carry_61 = and i1 %p_Result_162, i1 %xor_ln942_60"   --->   Operation 1852 'and' 'carry_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_159, i32 27, i32 31"   --->   Operation 1853 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1854 [1/1] (0.75ns)   --->   "%Range2_all_ones_30 = icmp_eq  i5 %tmp_266, i5 31"   --->   Operation 1854 'icmp' 'Range2_all_ones_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_159, i32 26, i32 31"   --->   Operation 1855 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1856 [1/1] (0.78ns)   --->   "%Range1_all_ones_60 = icmp_eq  i6 %tmp_267, i6 63"   --->   Operation 1856 'icmp' 'Range1_all_ones_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1857 [1/1] (0.78ns)   --->   "%Range1_all_zeros_30 = icmp_eq  i6 %tmp_267, i6 0"   --->   Operation 1857 'icmp' 'Range1_all_zeros_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%deleted_zeros_30 = select i1 %carry_61, i1 %Range1_all_ones_60, i1 %Range1_all_zeros_30"   --->   Operation 1858 'select' 'deleted_zeros_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 26"   --->   Operation 1859 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%xor_ln936_30 = xor i1 %tmp_287, i1 1"   --->   Operation 1860 'xor' 'xor_ln936_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%and_ln936_30 = and i1 %Range2_all_ones_30, i1 %xor_ln936_30"   --->   Operation 1861 'and' 'and_ln936_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%deleted_ones_60 = select i1 %carry_61, i1 %and_ln936_30, i1 %Range1_all_ones_60"   --->   Operation 1862 'select' 'deleted_ones_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_30)   --->   "%and_ln937_30 = and i1 %carry_61, i1 %Range1_all_ones_60"   --->   Operation 1863 'and' 'and_ln937_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%xor_ln941_91 = xor i1 %deleted_zeros_30, i1 1"   --->   Operation 1864 'xor' 'xor_ln941_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%or_ln941_30 = or i1 %p_Result_163, i1 %xor_ln941_91"   --->   Operation 1865 'or' 'or_ln941_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%xor_ln941_92 = xor i1 %p_Result_161, i1 1"   --->   Operation 1866 'xor' 'xor_ln941_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1867 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_61 = and i1 %or_ln941_30, i1 %xor_ln941_92"   --->   Operation 1867 'and' 'overflow_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%xor_ln942_61 = xor i1 %deleted_ones_60, i1 1"   --->   Operation 1868 'xor' 'xor_ln942_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1869 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_30 = or i1 %xor_ln942_60, i1 %xor_ln942_61"   --->   Operation 1869 'or' 'or_ln942_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_30)   --->   "%xor_ln942_158 = xor i1 %and_ln937_30, i1 %or_ln942_30"   --->   Operation 1870 'xor' 'xor_ln942_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_30)   --->   "%underflow_30 = and i1 %xor_ln942_158, i1 %p_Result_161"   --->   Operation 1871 'and' 'underflow_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1872 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_30 = or i1 %overflow_61, i1 %underflow_30"   --->   Operation 1872 'or' 'or_ln392_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1873 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31"   --->   Operation 1873 'mul' 'r_V_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1874 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_160, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1874 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1875 [1/1] (0.00ns)   --->   "%p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 31"   --->   Operation 1875 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1876 [1/1] (0.00ns)   --->   "%tp_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_160, i32 10, i32 25"   --->   Operation 1876 'partselect' 'tp_V_93' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1877 [1/1] (0.00ns)   --->   "%p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 25"   --->   Operation 1877 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 9"   --->   Operation 1878 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln423_31 = zext i1 %tmp_292"   --->   Operation 1879 'zext' 'zext_ln423_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1880 [1/1] (0.85ns)   --->   "%tp_V_94 = add i16 %zext_ln423_31, i16 %tp_V_93"   --->   Operation 1880 'add' 'tp_V_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1881 [1/1] (0.00ns)   --->   "%p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_94, i32 15"   --->   Operation 1881 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1882 [1/1] (0.28ns)   --->   "%xor_ln942_62 = xor i1 %p_Result_168, i1 1"   --->   Operation 1882 'xor' 'xor_ln942_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1883 [1/1] (0.28ns)   --->   "%carry_63 = and i1 %p_Result_167, i1 %xor_ln942_62"   --->   Operation 1883 'and' 'carry_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_160, i32 27, i32 31"   --->   Operation 1884 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1885 [1/1] (0.75ns)   --->   "%Range2_all_ones_31 = icmp_eq  i5 %tmp_268, i5 31"   --->   Operation 1885 'icmp' 'Range2_all_ones_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_160, i32 26, i32 31"   --->   Operation 1886 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1887 [1/1] (0.78ns)   --->   "%Range1_all_ones_62 = icmp_eq  i6 %tmp_269, i6 63"   --->   Operation 1887 'icmp' 'Range1_all_ones_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1888 [1/1] (0.78ns)   --->   "%Range1_all_zeros_31 = icmp_eq  i6 %tmp_269, i6 0"   --->   Operation 1888 'icmp' 'Range1_all_zeros_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%deleted_zeros_31 = select i1 %carry_63, i1 %Range1_all_ones_62, i1 %Range1_all_zeros_31"   --->   Operation 1889 'select' 'deleted_zeros_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 26"   --->   Operation 1890 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%xor_ln936_31 = xor i1 %tmp_294, i1 1"   --->   Operation 1891 'xor' 'xor_ln936_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%and_ln936_31 = and i1 %Range2_all_ones_31, i1 %xor_ln936_31"   --->   Operation 1892 'and' 'and_ln936_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%deleted_ones_62 = select i1 %carry_63, i1 %and_ln936_31, i1 %Range1_all_ones_62"   --->   Operation 1893 'select' 'deleted_ones_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_31)   --->   "%and_ln937_31 = and i1 %carry_63, i1 %Range1_all_ones_62"   --->   Operation 1894 'and' 'and_ln937_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%xor_ln941_94 = xor i1 %deleted_zeros_31, i1 1"   --->   Operation 1895 'xor' 'xor_ln941_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%or_ln941_31 = or i1 %p_Result_168, i1 %xor_ln941_94"   --->   Operation 1896 'or' 'or_ln941_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%xor_ln941_95 = xor i1 %p_Result_166, i1 1"   --->   Operation 1897 'xor' 'xor_ln941_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1898 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_63 = and i1 %or_ln941_31, i1 %xor_ln941_95"   --->   Operation 1898 'and' 'overflow_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%xor_ln942_63 = xor i1 %deleted_ones_62, i1 1"   --->   Operation 1899 'xor' 'xor_ln942_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1900 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_31 = or i1 %xor_ln942_62, i1 %xor_ln942_63"   --->   Operation 1900 'or' 'or_ln942_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_31)   --->   "%xor_ln942_159 = xor i1 %and_ln937_31, i1 %or_ln942_31"   --->   Operation 1901 'xor' 'xor_ln942_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_31)   --->   "%underflow_31 = and i1 %xor_ln942_159, i1 %p_Result_166"   --->   Operation 1902 'and' 'underflow_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1903 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_31 = or i1 %overflow_63, i1 %underflow_31"   --->   Operation 1903 'or' 'or_ln392_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1904 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32"   --->   Operation 1904 'mul' 'r_V_161' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1905 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33"   --->   Operation 1905 'mul' 'r_V_162' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1906 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34"   --->   Operation 1906 'mul' 'r_V_163' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1907 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35"   --->   Operation 1907 'mul' 'r_V_164' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln1317_36 = sext i16 %di_V_36"   --->   Operation 1908 'sext' 'sext_ln1317_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln1319_36 = sext i16 %wi_V_36"   --->   Operation 1909 'sext' 'sext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1910 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36"   --->   Operation 1910 'mul' 'r_V_165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln1317_37 = sext i16 %di_V_37"   --->   Operation 1911 'sext' 'sext_ln1317_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln1319_37 = sext i16 %wi_V_37"   --->   Operation 1912 'sext' 'sext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1913 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37"   --->   Operation 1913 'mul' 'r_V_166' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 2.77>
ST_23 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node tp_V_92)   --->   "%select_ln392_91 = select i1 %overflow_61, i16 32767, i16 32768"   --->   Operation 1914 'select' 'select_ln392_91' <Predicate = (or_ln392_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1915 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_92 = select i1 %or_ln392_30, i16 %select_ln392_91, i16 %tp_V_91"   --->   Operation 1915 'select' 'tp_V_92' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln859_60 = sext i16 %sum_V_60"   --->   Operation 1916 'sext' 'sext_ln859_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln859_61 = sext i16 %tp_V_92"   --->   Operation 1917 'sext' 'sext_ln859_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1918 [1/1] (0.85ns)   --->   "%ret_V_30 = add i17 %sext_ln859_61, i17 %sext_ln859_60"   --->   Operation 1918 'add' 'ret_V_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1919 [1/1] (0.00ns)   --->   "%p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_30, i32 16"   --->   Operation 1919 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1920 [1/1] (0.85ns)   --->   "%sum_V_61 = add i16 %tp_V_92, i16 %sum_V_60"   --->   Operation 1920 'add' 'sum_V_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1921 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_61, i32 15"   --->   Operation 1921 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%xor_ln941_93 = xor i1 %p_Result_164, i1 1"   --->   Operation 1922 'xor' 'xor_ln941_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%overflow_62 = and i1 %p_Result_165, i1 %xor_ln941_93"   --->   Operation 1923 'and' 'overflow_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%xor_ln348_31 = xor i1 %p_Result_164, i1 %p_Result_165"   --->   Operation 1924 'xor' 'xor_ln348_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%select_ln392_93 = select i1 %overflow_62, i16 32767, i16 32768"   --->   Operation 1925 'select' 'select_ln392_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1926 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_62 = select i1 %xor_ln348_31, i16 %select_ln392_93, i16 %sum_V_61"   --->   Operation 1926 'select' 'sum_V_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node tp_V_95)   --->   "%select_ln392_94 = select i1 %overflow_63, i16 32767, i16 32768"   --->   Operation 1927 'select' 'select_ln392_94' <Predicate = (or_ln392_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1928 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_95 = select i1 %or_ln392_31, i16 %select_ln392_94, i16 %tp_V_94"   --->   Operation 1928 'select' 'tp_V_95' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln859_62 = sext i16 %sum_V_62"   --->   Operation 1929 'sext' 'sext_ln859_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln859_63 = sext i16 %tp_V_95"   --->   Operation 1930 'sext' 'sext_ln859_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1931 [1/1] (0.85ns)   --->   "%ret_V_31 = add i17 %sext_ln859_63, i17 %sext_ln859_62"   --->   Operation 1931 'add' 'ret_V_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1932 [1/1] (0.00ns)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_31, i32 16"   --->   Operation 1932 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1933 [1/1] (0.85ns)   --->   "%sum_V_63 = add i16 %tp_V_95, i16 %sum_V_62"   --->   Operation 1933 'add' 'sum_V_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1934 [1/1] (0.00ns)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_63, i32 15"   --->   Operation 1934 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%xor_ln941_96 = xor i1 %p_Result_169, i1 1"   --->   Operation 1935 'xor' 'xor_ln941_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%overflow_64 = and i1 %p_Result_170, i1 %xor_ln941_96"   --->   Operation 1936 'and' 'overflow_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%xor_ln348_32 = xor i1 %p_Result_169, i1 %p_Result_170"   --->   Operation 1937 'xor' 'xor_ln348_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%select_ln392_96 = select i1 %overflow_64, i16 32767, i16 32768"   --->   Operation 1938 'select' 'select_ln392_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1939 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_64 = select i1 %xor_ln348_32, i16 %select_ln392_96, i16 %sum_V_63"   --->   Operation 1939 'select' 'sum_V_64' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1940 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32"   --->   Operation 1940 'mul' 'r_V_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1941 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_161, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1941 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1942 [1/1] (0.00ns)   --->   "%p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 31"   --->   Operation 1942 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1943 [1/1] (0.00ns)   --->   "%tp_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_161, i32 10, i32 25"   --->   Operation 1943 'partselect' 'tp_V_96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1944 [1/1] (0.00ns)   --->   "%p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 25"   --->   Operation 1944 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 9"   --->   Operation 1945 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln423_32 = zext i1 %tmp_299"   --->   Operation 1946 'zext' 'zext_ln423_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1947 [1/1] (0.85ns)   --->   "%tp_V_97 = add i16 %zext_ln423_32, i16 %tp_V_96"   --->   Operation 1947 'add' 'tp_V_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1948 [1/1] (0.00ns)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_97, i32 15"   --->   Operation 1948 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1949 [1/1] (0.28ns)   --->   "%xor_ln942_64 = xor i1 %p_Result_173, i1 1"   --->   Operation 1949 'xor' 'xor_ln942_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1950 [1/1] (0.28ns)   --->   "%carry_65 = and i1 %p_Result_172, i1 %xor_ln942_64"   --->   Operation 1950 'and' 'carry_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_161, i32 27, i32 31"   --->   Operation 1951 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1952 [1/1] (0.75ns)   --->   "%Range2_all_ones_32 = icmp_eq  i5 %tmp_273, i5 31"   --->   Operation 1952 'icmp' 'Range2_all_ones_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_161, i32 26, i32 31"   --->   Operation 1953 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1954 [1/1] (0.78ns)   --->   "%Range1_all_ones_64 = icmp_eq  i6 %tmp_274, i6 63"   --->   Operation 1954 'icmp' 'Range1_all_ones_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1955 [1/1] (0.78ns)   --->   "%Range1_all_zeros_32 = icmp_eq  i6 %tmp_274, i6 0"   --->   Operation 1955 'icmp' 'Range1_all_zeros_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%deleted_zeros_32 = select i1 %carry_65, i1 %Range1_all_ones_64, i1 %Range1_all_zeros_32"   --->   Operation 1956 'select' 'deleted_zeros_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 26"   --->   Operation 1957 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%xor_ln936_32 = xor i1 %tmp_301, i1 1"   --->   Operation 1958 'xor' 'xor_ln936_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%and_ln936_32 = and i1 %Range2_all_ones_32, i1 %xor_ln936_32"   --->   Operation 1959 'and' 'and_ln936_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%deleted_ones_64 = select i1 %carry_65, i1 %and_ln936_32, i1 %Range1_all_ones_64"   --->   Operation 1960 'select' 'deleted_ones_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_32)   --->   "%and_ln937_32 = and i1 %carry_65, i1 %Range1_all_ones_64"   --->   Operation 1961 'and' 'and_ln937_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%xor_ln941_97 = xor i1 %deleted_zeros_32, i1 1"   --->   Operation 1962 'xor' 'xor_ln941_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%or_ln941_32 = or i1 %p_Result_173, i1 %xor_ln941_97"   --->   Operation 1963 'or' 'or_ln941_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%xor_ln941_98 = xor i1 %p_Result_171, i1 1"   --->   Operation 1964 'xor' 'xor_ln941_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1965 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_65 = and i1 %or_ln941_32, i1 %xor_ln941_98"   --->   Operation 1965 'and' 'overflow_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%xor_ln942_65 = xor i1 %deleted_ones_64, i1 1"   --->   Operation 1966 'xor' 'xor_ln942_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1967 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_32 = or i1 %xor_ln942_64, i1 %xor_ln942_65"   --->   Operation 1967 'or' 'or_ln942_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_32)   --->   "%xor_ln942_160 = xor i1 %and_ln937_32, i1 %or_ln942_32"   --->   Operation 1968 'xor' 'xor_ln942_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_32)   --->   "%underflow_32 = and i1 %xor_ln942_160, i1 %p_Result_171"   --->   Operation 1969 'and' 'underflow_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1970 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_32 = or i1 %overflow_65, i1 %underflow_32"   --->   Operation 1970 'or' 'or_ln392_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1971 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33"   --->   Operation 1971 'mul' 'r_V_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1972 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_162, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 1972 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1973 [1/1] (0.00ns)   --->   "%p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 31"   --->   Operation 1973 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1974 [1/1] (0.00ns)   --->   "%tp_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_162, i32 10, i32 25"   --->   Operation 1974 'partselect' 'tp_V_99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1975 [1/1] (0.00ns)   --->   "%p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 25"   --->   Operation 1975 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 9"   --->   Operation 1976 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln423_33 = zext i1 %tmp_306"   --->   Operation 1977 'zext' 'zext_ln423_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1978 [1/1] (0.85ns)   --->   "%tp_V_100 = add i16 %zext_ln423_33, i16 %tp_V_99"   --->   Operation 1978 'add' 'tp_V_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1979 [1/1] (0.00ns)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_100, i32 15"   --->   Operation 1979 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1980 [1/1] (0.28ns)   --->   "%xor_ln942_66 = xor i1 %p_Result_178, i1 1"   --->   Operation 1980 'xor' 'xor_ln942_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1981 [1/1] (0.28ns)   --->   "%carry_67 = and i1 %p_Result_177, i1 %xor_ln942_66"   --->   Operation 1981 'and' 'carry_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_162, i32 27, i32 31"   --->   Operation 1982 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1983 [1/1] (0.75ns)   --->   "%Range2_all_ones_33 = icmp_eq  i5 %tmp_275, i5 31"   --->   Operation 1983 'icmp' 'Range2_all_ones_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_162, i32 26, i32 31"   --->   Operation 1984 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1985 [1/1] (0.78ns)   --->   "%Range1_all_ones_66 = icmp_eq  i6 %tmp_283, i6 63"   --->   Operation 1985 'icmp' 'Range1_all_ones_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1986 [1/1] (0.78ns)   --->   "%Range1_all_zeros_33 = icmp_eq  i6 %tmp_283, i6 0"   --->   Operation 1986 'icmp' 'Range1_all_zeros_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%deleted_zeros_33 = select i1 %carry_67, i1 %Range1_all_ones_66, i1 %Range1_all_zeros_33"   --->   Operation 1987 'select' 'deleted_zeros_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 26"   --->   Operation 1988 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%xor_ln936_33 = xor i1 %tmp_308, i1 1"   --->   Operation 1989 'xor' 'xor_ln936_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%and_ln936_33 = and i1 %Range2_all_ones_33, i1 %xor_ln936_33"   --->   Operation 1990 'and' 'and_ln936_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%deleted_ones_66 = select i1 %carry_67, i1 %and_ln936_33, i1 %Range1_all_ones_66"   --->   Operation 1991 'select' 'deleted_ones_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_33)   --->   "%and_ln937_33 = and i1 %carry_67, i1 %Range1_all_ones_66"   --->   Operation 1992 'and' 'and_ln937_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%xor_ln941_100 = xor i1 %deleted_zeros_33, i1 1"   --->   Operation 1993 'xor' 'xor_ln941_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%or_ln941_33 = or i1 %p_Result_178, i1 %xor_ln941_100"   --->   Operation 1994 'or' 'or_ln941_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%xor_ln941_101 = xor i1 %p_Result_176, i1 1"   --->   Operation 1995 'xor' 'xor_ln941_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1996 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_67 = and i1 %or_ln941_33, i1 %xor_ln941_101"   --->   Operation 1996 'and' 'overflow_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%xor_ln942_67 = xor i1 %deleted_ones_66, i1 1"   --->   Operation 1997 'xor' 'xor_ln942_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1998 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_33 = or i1 %xor_ln942_66, i1 %xor_ln942_67"   --->   Operation 1998 'or' 'or_ln942_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_33)   --->   "%xor_ln942_161 = xor i1 %and_ln937_33, i1 %or_ln942_33"   --->   Operation 1999 'xor' 'xor_ln942_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_33)   --->   "%underflow_33 = and i1 %xor_ln942_161, i1 %p_Result_176"   --->   Operation 2000 'and' 'underflow_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2001 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_33 = or i1 %overflow_67, i1 %underflow_33"   --->   Operation 2001 'or' 'or_ln392_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2002 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34"   --->   Operation 2002 'mul' 'r_V_163' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2003 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35"   --->   Operation 2003 'mul' 'r_V_164' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2004 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36"   --->   Operation 2004 'mul' 'r_V_165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2005 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37"   --->   Operation 2005 'mul' 'r_V_166' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln1317_38 = sext i16 %di_V_38"   --->   Operation 2006 'sext' 'sext_ln1317_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln1319_38 = sext i16 %wi_V_38"   --->   Operation 2007 'sext' 'sext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2008 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38"   --->   Operation 2008 'mul' 'r_V_167' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln1317_39 = sext i16 %di_V_39"   --->   Operation 2009 'sext' 'sext_ln1317_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln1319_39 = sext i16 %wi_V_39"   --->   Operation 2010 'sext' 'sext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2011 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39"   --->   Operation 2011 'mul' 'r_V_168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 2.77>
ST_24 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node tp_V_98)   --->   "%select_ln392_97 = select i1 %overflow_65, i16 32767, i16 32768"   --->   Operation 2012 'select' 'select_ln392_97' <Predicate = (or_ln392_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2013 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_98 = select i1 %or_ln392_32, i16 %select_ln392_97, i16 %tp_V_97"   --->   Operation 2013 'select' 'tp_V_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln859_64 = sext i16 %sum_V_64"   --->   Operation 2014 'sext' 'sext_ln859_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln859_65 = sext i16 %tp_V_98"   --->   Operation 2015 'sext' 'sext_ln859_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2016 [1/1] (0.85ns)   --->   "%ret_V_32 = add i17 %sext_ln859_65, i17 %sext_ln859_64"   --->   Operation 2016 'add' 'ret_V_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2017 [1/1] (0.00ns)   --->   "%p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_32, i32 16"   --->   Operation 2017 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2018 [1/1] (0.85ns)   --->   "%sum_V_65 = add i16 %tp_V_98, i16 %sum_V_64"   --->   Operation 2018 'add' 'sum_V_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2019 [1/1] (0.00ns)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_65, i32 15"   --->   Operation 2019 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%xor_ln941_99 = xor i1 %p_Result_174, i1 1"   --->   Operation 2020 'xor' 'xor_ln941_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%overflow_66 = and i1 %p_Result_175, i1 %xor_ln941_99"   --->   Operation 2021 'and' 'overflow_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%xor_ln348_33 = xor i1 %p_Result_174, i1 %p_Result_175"   --->   Operation 2022 'xor' 'xor_ln348_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%select_ln392_99 = select i1 %overflow_66, i16 32767, i16 32768"   --->   Operation 2023 'select' 'select_ln392_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2024 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_66 = select i1 %xor_ln348_33, i16 %select_ln392_99, i16 %sum_V_65"   --->   Operation 2024 'select' 'sum_V_66' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node tp_V_101)   --->   "%select_ln392_100 = select i1 %overflow_67, i16 32767, i16 32768"   --->   Operation 2025 'select' 'select_ln392_100' <Predicate = (or_ln392_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2026 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_101 = select i1 %or_ln392_33, i16 %select_ln392_100, i16 %tp_V_100"   --->   Operation 2026 'select' 'tp_V_101' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln859_66 = sext i16 %sum_V_66"   --->   Operation 2027 'sext' 'sext_ln859_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln859_67 = sext i16 %tp_V_101"   --->   Operation 2028 'sext' 'sext_ln859_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2029 [1/1] (0.85ns)   --->   "%ret_V_33 = add i17 %sext_ln859_67, i17 %sext_ln859_66"   --->   Operation 2029 'add' 'ret_V_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2030 [1/1] (0.00ns)   --->   "%p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_33, i32 16"   --->   Operation 2030 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2031 [1/1] (0.85ns)   --->   "%sum_V_67 = add i16 %tp_V_101, i16 %sum_V_66"   --->   Operation 2031 'add' 'sum_V_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2032 [1/1] (0.00ns)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_67, i32 15"   --->   Operation 2032 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%xor_ln941_102 = xor i1 %p_Result_179, i1 1"   --->   Operation 2033 'xor' 'xor_ln941_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%overflow_68 = and i1 %p_Result_180, i1 %xor_ln941_102"   --->   Operation 2034 'and' 'overflow_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%xor_ln348_34 = xor i1 %p_Result_179, i1 %p_Result_180"   --->   Operation 2035 'xor' 'xor_ln348_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%select_ln392_102 = select i1 %overflow_68, i16 32767, i16 32768"   --->   Operation 2036 'select' 'select_ln392_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2037 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_68 = select i1 %xor_ln348_34, i16 %select_ln392_102, i16 %sum_V_67"   --->   Operation 2037 'select' 'sum_V_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2038 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34"   --->   Operation 2038 'mul' 'r_V_163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2039 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_163, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2039 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2040 [1/1] (0.00ns)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 31"   --->   Operation 2040 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2041 [1/1] (0.00ns)   --->   "%tp_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_163, i32 10, i32 25"   --->   Operation 2041 'partselect' 'tp_V_102' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2042 [1/1] (0.00ns)   --->   "%p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 25"   --->   Operation 2042 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 9"   --->   Operation 2043 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln423_34 = zext i1 %tmp_313"   --->   Operation 2044 'zext' 'zext_ln423_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2045 [1/1] (0.85ns)   --->   "%tp_V_103 = add i16 %zext_ln423_34, i16 %tp_V_102"   --->   Operation 2045 'add' 'tp_V_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2046 [1/1] (0.00ns)   --->   "%p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_103, i32 15"   --->   Operation 2046 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2047 [1/1] (0.28ns)   --->   "%xor_ln942_68 = xor i1 %p_Result_183, i1 1"   --->   Operation 2047 'xor' 'xor_ln942_68' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2048 [1/1] (0.28ns)   --->   "%carry_69 = and i1 %p_Result_182, i1 %xor_ln942_68"   --->   Operation 2048 'and' 'carry_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_163, i32 27, i32 31"   --->   Operation 2049 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2050 [1/1] (0.75ns)   --->   "%Range2_all_ones_34 = icmp_eq  i5 %tmp_284, i5 31"   --->   Operation 2050 'icmp' 'Range2_all_ones_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_163, i32 26, i32 31"   --->   Operation 2051 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2052 [1/1] (0.78ns)   --->   "%Range1_all_ones_68 = icmp_eq  i6 %tmp_286, i6 63"   --->   Operation 2052 'icmp' 'Range1_all_ones_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2053 [1/1] (0.78ns)   --->   "%Range1_all_zeros_34 = icmp_eq  i6 %tmp_286, i6 0"   --->   Operation 2053 'icmp' 'Range1_all_zeros_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%deleted_zeros_34 = select i1 %carry_69, i1 %Range1_all_ones_68, i1 %Range1_all_zeros_34"   --->   Operation 2054 'select' 'deleted_zeros_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 26"   --->   Operation 2055 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%xor_ln936_34 = xor i1 %tmp_315, i1 1"   --->   Operation 2056 'xor' 'xor_ln936_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%and_ln936_34 = and i1 %Range2_all_ones_34, i1 %xor_ln936_34"   --->   Operation 2057 'and' 'and_ln936_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%deleted_ones_68 = select i1 %carry_69, i1 %and_ln936_34, i1 %Range1_all_ones_68"   --->   Operation 2058 'select' 'deleted_ones_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_34)   --->   "%and_ln937_34 = and i1 %carry_69, i1 %Range1_all_ones_68"   --->   Operation 2059 'and' 'and_ln937_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%xor_ln941_103 = xor i1 %deleted_zeros_34, i1 1"   --->   Operation 2060 'xor' 'xor_ln941_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%or_ln941_34 = or i1 %p_Result_183, i1 %xor_ln941_103"   --->   Operation 2061 'or' 'or_ln941_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%xor_ln941_104 = xor i1 %p_Result_181, i1 1"   --->   Operation 2062 'xor' 'xor_ln941_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2063 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_69 = and i1 %or_ln941_34, i1 %xor_ln941_104"   --->   Operation 2063 'and' 'overflow_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%xor_ln942_69 = xor i1 %deleted_ones_68, i1 1"   --->   Operation 2064 'xor' 'xor_ln942_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2065 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_34 = or i1 %xor_ln942_68, i1 %xor_ln942_69"   --->   Operation 2065 'or' 'or_ln942_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_34)   --->   "%xor_ln942_162 = xor i1 %and_ln937_34, i1 %or_ln942_34"   --->   Operation 2066 'xor' 'xor_ln942_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_34)   --->   "%underflow_34 = and i1 %xor_ln942_162, i1 %p_Result_181"   --->   Operation 2067 'and' 'underflow_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2068 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_34 = or i1 %overflow_69, i1 %underflow_34"   --->   Operation 2068 'or' 'or_ln392_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2069 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35"   --->   Operation 2069 'mul' 'r_V_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2070 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_164, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2070 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2071 [1/1] (0.00ns)   --->   "%p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 31"   --->   Operation 2071 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2072 [1/1] (0.00ns)   --->   "%tp_V_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_164, i32 10, i32 25"   --->   Operation 2072 'partselect' 'tp_V_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2073 [1/1] (0.00ns)   --->   "%p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 25"   --->   Operation 2073 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 9"   --->   Operation 2074 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln423_35 = zext i1 %tmp_320"   --->   Operation 2075 'zext' 'zext_ln423_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2076 [1/1] (0.85ns)   --->   "%tp_V_106 = add i16 %zext_ln423_35, i16 %tp_V_105"   --->   Operation 2076 'add' 'tp_V_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2077 [1/1] (0.00ns)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_106, i32 15"   --->   Operation 2077 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2078 [1/1] (0.28ns)   --->   "%xor_ln942_70 = xor i1 %p_Result_188, i1 1"   --->   Operation 2078 'xor' 'xor_ln942_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2079 [1/1] (0.28ns)   --->   "%carry_71 = and i1 %p_Result_187, i1 %xor_ln942_70"   --->   Operation 2079 'and' 'carry_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_164, i32 27, i32 31"   --->   Operation 2080 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2081 [1/1] (0.75ns)   --->   "%Range2_all_ones_35 = icmp_eq  i5 %tmp_288, i5 31"   --->   Operation 2081 'icmp' 'Range2_all_ones_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_164, i32 26, i32 31"   --->   Operation 2082 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2083 [1/1] (0.78ns)   --->   "%Range1_all_ones_70 = icmp_eq  i6 %tmp_289, i6 63"   --->   Operation 2083 'icmp' 'Range1_all_ones_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2084 [1/1] (0.78ns)   --->   "%Range1_all_zeros_35 = icmp_eq  i6 %tmp_289, i6 0"   --->   Operation 2084 'icmp' 'Range1_all_zeros_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%deleted_zeros_35 = select i1 %carry_71, i1 %Range1_all_ones_70, i1 %Range1_all_zeros_35"   --->   Operation 2085 'select' 'deleted_zeros_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 26"   --->   Operation 2086 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%xor_ln936_35 = xor i1 %tmp_322, i1 1"   --->   Operation 2087 'xor' 'xor_ln936_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%and_ln936_35 = and i1 %Range2_all_ones_35, i1 %xor_ln936_35"   --->   Operation 2088 'and' 'and_ln936_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%deleted_ones_70 = select i1 %carry_71, i1 %and_ln936_35, i1 %Range1_all_ones_70"   --->   Operation 2089 'select' 'deleted_ones_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_35)   --->   "%and_ln937_35 = and i1 %carry_71, i1 %Range1_all_ones_70"   --->   Operation 2090 'and' 'and_ln937_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%xor_ln941_106 = xor i1 %deleted_zeros_35, i1 1"   --->   Operation 2091 'xor' 'xor_ln941_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%or_ln941_35 = or i1 %p_Result_188, i1 %xor_ln941_106"   --->   Operation 2092 'or' 'or_ln941_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%xor_ln941_107 = xor i1 %p_Result_186, i1 1"   --->   Operation 2093 'xor' 'xor_ln941_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2094 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_71 = and i1 %or_ln941_35, i1 %xor_ln941_107"   --->   Operation 2094 'and' 'overflow_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%xor_ln942_71 = xor i1 %deleted_ones_70, i1 1"   --->   Operation 2095 'xor' 'xor_ln942_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2096 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_35 = or i1 %xor_ln942_70, i1 %xor_ln942_71"   --->   Operation 2096 'or' 'or_ln942_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_35)   --->   "%xor_ln942_163 = xor i1 %and_ln937_35, i1 %or_ln942_35"   --->   Operation 2097 'xor' 'xor_ln942_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_35)   --->   "%underflow_35 = and i1 %xor_ln942_163, i1 %p_Result_186"   --->   Operation 2098 'and' 'underflow_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2099 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_35 = or i1 %overflow_71, i1 %underflow_35"   --->   Operation 2099 'or' 'or_ln392_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2100 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36"   --->   Operation 2100 'mul' 'r_V_165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2101 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37"   --->   Operation 2101 'mul' 'r_V_166' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2102 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38"   --->   Operation 2102 'mul' 'r_V_167' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2103 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39"   --->   Operation 2103 'mul' 'r_V_168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1317_40 = sext i16 %di_V_40"   --->   Operation 2104 'sext' 'sext_ln1317_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1319_40 = sext i16 %wi_V_40"   --->   Operation 2105 'sext' 'sext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2106 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40"   --->   Operation 2106 'mul' 'r_V_169' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1317_41 = sext i16 %di_V_41"   --->   Operation 2107 'sext' 'sext_ln1317_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln1319_41 = sext i16 %wi_V_41"   --->   Operation 2108 'sext' 'sext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2109 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41"   --->   Operation 2109 'mul' 'r_V_170' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.77>
ST_25 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node tp_V_104)   --->   "%select_ln392_103 = select i1 %overflow_69, i16 32767, i16 32768"   --->   Operation 2110 'select' 'select_ln392_103' <Predicate = (or_ln392_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2111 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_104 = select i1 %or_ln392_34, i16 %select_ln392_103, i16 %tp_V_103"   --->   Operation 2111 'select' 'tp_V_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln859_68 = sext i16 %sum_V_68"   --->   Operation 2112 'sext' 'sext_ln859_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln859_69 = sext i16 %tp_V_104"   --->   Operation 2113 'sext' 'sext_ln859_69' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2114 [1/1] (0.85ns)   --->   "%ret_V_34 = add i17 %sext_ln859_69, i17 %sext_ln859_68"   --->   Operation 2114 'add' 'ret_V_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2115 [1/1] (0.00ns)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_34, i32 16"   --->   Operation 2115 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2116 [1/1] (0.85ns)   --->   "%sum_V_69 = add i16 %tp_V_104, i16 %sum_V_68"   --->   Operation 2116 'add' 'sum_V_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2117 [1/1] (0.00ns)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_69, i32 15"   --->   Operation 2117 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%xor_ln941_105 = xor i1 %p_Result_184, i1 1"   --->   Operation 2118 'xor' 'xor_ln941_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%overflow_70 = and i1 %p_Result_185, i1 %xor_ln941_105"   --->   Operation 2119 'and' 'overflow_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%xor_ln348_35 = xor i1 %p_Result_184, i1 %p_Result_185"   --->   Operation 2120 'xor' 'xor_ln348_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%select_ln392_105 = select i1 %overflow_70, i16 32767, i16 32768"   --->   Operation 2121 'select' 'select_ln392_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2122 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_70 = select i1 %xor_ln348_35, i16 %select_ln392_105, i16 %sum_V_69"   --->   Operation 2122 'select' 'sum_V_70' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node tp_V_107)   --->   "%select_ln392_106 = select i1 %overflow_71, i16 32767, i16 32768"   --->   Operation 2123 'select' 'select_ln392_106' <Predicate = (or_ln392_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2124 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_107 = select i1 %or_ln392_35, i16 %select_ln392_106, i16 %tp_V_106"   --->   Operation 2124 'select' 'tp_V_107' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln859_70 = sext i16 %sum_V_70"   --->   Operation 2125 'sext' 'sext_ln859_70' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln859_71 = sext i16 %tp_V_107"   --->   Operation 2126 'sext' 'sext_ln859_71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2127 [1/1] (0.85ns)   --->   "%ret_V_35 = add i17 %sext_ln859_71, i17 %sext_ln859_70"   --->   Operation 2127 'add' 'ret_V_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2128 [1/1] (0.00ns)   --->   "%p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_35, i32 16"   --->   Operation 2128 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2129 [1/1] (0.85ns)   --->   "%sum_V_71 = add i16 %tp_V_107, i16 %sum_V_70"   --->   Operation 2129 'add' 'sum_V_71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2130 [1/1] (0.00ns)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_71, i32 15"   --->   Operation 2130 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%xor_ln941_108 = xor i1 %p_Result_189, i1 1"   --->   Operation 2131 'xor' 'xor_ln941_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%overflow_72 = and i1 %p_Result_190, i1 %xor_ln941_108"   --->   Operation 2132 'and' 'overflow_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%xor_ln348_36 = xor i1 %p_Result_189, i1 %p_Result_190"   --->   Operation 2133 'xor' 'xor_ln348_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%select_ln392_108 = select i1 %overflow_72, i16 32767, i16 32768"   --->   Operation 2134 'select' 'select_ln392_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2135 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_72 = select i1 %xor_ln348_36, i16 %select_ln392_108, i16 %sum_V_71"   --->   Operation 2135 'select' 'sum_V_72' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2136 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36"   --->   Operation 2136 'mul' 'r_V_165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2137 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_165, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2137 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2138 [1/1] (0.00ns)   --->   "%p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 31"   --->   Operation 2138 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2139 [1/1] (0.00ns)   --->   "%tp_V_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_165, i32 10, i32 25"   --->   Operation 2139 'partselect' 'tp_V_108' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2140 [1/1] (0.00ns)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 25"   --->   Operation 2140 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2141 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 9"   --->   Operation 2141 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln423_36 = zext i1 %tmp_327"   --->   Operation 2142 'zext' 'zext_ln423_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2143 [1/1] (0.85ns)   --->   "%tp_V_109 = add i16 %zext_ln423_36, i16 %tp_V_108"   --->   Operation 2143 'add' 'tp_V_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2144 [1/1] (0.00ns)   --->   "%p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_109, i32 15"   --->   Operation 2144 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2145 [1/1] (0.28ns)   --->   "%xor_ln942_72 = xor i1 %p_Result_193, i1 1"   --->   Operation 2145 'xor' 'xor_ln942_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2146 [1/1] (0.28ns)   --->   "%carry_73 = and i1 %p_Result_192, i1 %xor_ln942_72"   --->   Operation 2146 'and' 'carry_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_165, i32 27, i32 31"   --->   Operation 2147 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2148 [1/1] (0.75ns)   --->   "%Range2_all_ones_36 = icmp_eq  i5 %tmp_290, i5 31"   --->   Operation 2148 'icmp' 'Range2_all_ones_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_165, i32 26, i32 31"   --->   Operation 2149 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2150 [1/1] (0.78ns)   --->   "%Range1_all_ones_72 = icmp_eq  i6 %tmp_291, i6 63"   --->   Operation 2150 'icmp' 'Range1_all_ones_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2151 [1/1] (0.78ns)   --->   "%Range1_all_zeros_36 = icmp_eq  i6 %tmp_291, i6 0"   --->   Operation 2151 'icmp' 'Range1_all_zeros_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%deleted_zeros_36 = select i1 %carry_73, i1 %Range1_all_ones_72, i1 %Range1_all_zeros_36"   --->   Operation 2152 'select' 'deleted_zeros_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 26"   --->   Operation 2153 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%xor_ln936_36 = xor i1 %tmp_329, i1 1"   --->   Operation 2154 'xor' 'xor_ln936_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%and_ln936_36 = and i1 %Range2_all_ones_36, i1 %xor_ln936_36"   --->   Operation 2155 'and' 'and_ln936_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%deleted_ones_72 = select i1 %carry_73, i1 %and_ln936_36, i1 %Range1_all_ones_72"   --->   Operation 2156 'select' 'deleted_ones_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_36)   --->   "%and_ln937_36 = and i1 %carry_73, i1 %Range1_all_ones_72"   --->   Operation 2157 'and' 'and_ln937_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%xor_ln941_109 = xor i1 %deleted_zeros_36, i1 1"   --->   Operation 2158 'xor' 'xor_ln941_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%or_ln941_36 = or i1 %p_Result_193, i1 %xor_ln941_109"   --->   Operation 2159 'or' 'or_ln941_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%xor_ln941_110 = xor i1 %p_Result_191, i1 1"   --->   Operation 2160 'xor' 'xor_ln941_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2161 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_73 = and i1 %or_ln941_36, i1 %xor_ln941_110"   --->   Operation 2161 'and' 'overflow_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%xor_ln942_73 = xor i1 %deleted_ones_72, i1 1"   --->   Operation 2162 'xor' 'xor_ln942_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2163 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_36 = or i1 %xor_ln942_72, i1 %xor_ln942_73"   --->   Operation 2163 'or' 'or_ln942_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_36)   --->   "%xor_ln942_164 = xor i1 %and_ln937_36, i1 %or_ln942_36"   --->   Operation 2164 'xor' 'xor_ln942_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_36)   --->   "%underflow_36 = and i1 %xor_ln942_164, i1 %p_Result_191"   --->   Operation 2165 'and' 'underflow_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2166 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_36 = or i1 %overflow_73, i1 %underflow_36"   --->   Operation 2166 'or' 'or_ln392_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2167 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37"   --->   Operation 2167 'mul' 'r_V_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2168 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_166, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2168 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2169 [1/1] (0.00ns)   --->   "%p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 31"   --->   Operation 2169 'bitselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2170 [1/1] (0.00ns)   --->   "%tp_V_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_166, i32 10, i32 25"   --->   Operation 2170 'partselect' 'tp_V_111' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2171 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 25"   --->   Operation 2171 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 9"   --->   Operation 2172 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2173 [1/1] (0.00ns)   --->   "%zext_ln423_37 = zext i1 %tmp_334"   --->   Operation 2173 'zext' 'zext_ln423_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2174 [1/1] (0.85ns)   --->   "%tp_V_112 = add i16 %zext_ln423_37, i16 %tp_V_111"   --->   Operation 2174 'add' 'tp_V_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2175 [1/1] (0.00ns)   --->   "%p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_112, i32 15"   --->   Operation 2175 'bitselect' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2176 [1/1] (0.28ns)   --->   "%xor_ln942_74 = xor i1 %p_Result_198, i1 1"   --->   Operation 2176 'xor' 'xor_ln942_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2177 [1/1] (0.28ns)   --->   "%carry_75 = and i1 %p_Result_197, i1 %xor_ln942_74"   --->   Operation 2177 'and' 'carry_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_166, i32 27, i32 31"   --->   Operation 2178 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2179 [1/1] (0.75ns)   --->   "%Range2_all_ones_37 = icmp_eq  i5 %tmp_293, i5 31"   --->   Operation 2179 'icmp' 'Range2_all_ones_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_166, i32 26, i32 31"   --->   Operation 2180 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2181 [1/1] (0.78ns)   --->   "%Range1_all_ones_74 = icmp_eq  i6 %tmp_295, i6 63"   --->   Operation 2181 'icmp' 'Range1_all_ones_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2182 [1/1] (0.78ns)   --->   "%Range1_all_zeros_37 = icmp_eq  i6 %tmp_295, i6 0"   --->   Operation 2182 'icmp' 'Range1_all_zeros_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%deleted_zeros_37 = select i1 %carry_75, i1 %Range1_all_ones_74, i1 %Range1_all_zeros_37"   --->   Operation 2183 'select' 'deleted_zeros_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 26"   --->   Operation 2184 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%xor_ln936_37 = xor i1 %tmp_336, i1 1"   --->   Operation 2185 'xor' 'xor_ln936_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%and_ln936_37 = and i1 %Range2_all_ones_37, i1 %xor_ln936_37"   --->   Operation 2186 'and' 'and_ln936_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%deleted_ones_74 = select i1 %carry_75, i1 %and_ln936_37, i1 %Range1_all_ones_74"   --->   Operation 2187 'select' 'deleted_ones_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_37)   --->   "%and_ln937_37 = and i1 %carry_75, i1 %Range1_all_ones_74"   --->   Operation 2188 'and' 'and_ln937_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%xor_ln941_112 = xor i1 %deleted_zeros_37, i1 1"   --->   Operation 2189 'xor' 'xor_ln941_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%or_ln941_37 = or i1 %p_Result_198, i1 %xor_ln941_112"   --->   Operation 2190 'or' 'or_ln941_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%xor_ln941_113 = xor i1 %p_Result_196, i1 1"   --->   Operation 2191 'xor' 'xor_ln941_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2192 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_75 = and i1 %or_ln941_37, i1 %xor_ln941_113"   --->   Operation 2192 'and' 'overflow_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%xor_ln942_75 = xor i1 %deleted_ones_74, i1 1"   --->   Operation 2193 'xor' 'xor_ln942_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2194 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_37 = or i1 %xor_ln942_74, i1 %xor_ln942_75"   --->   Operation 2194 'or' 'or_ln942_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_37)   --->   "%xor_ln942_165 = xor i1 %and_ln937_37, i1 %or_ln942_37"   --->   Operation 2195 'xor' 'xor_ln942_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_37)   --->   "%underflow_37 = and i1 %xor_ln942_165, i1 %p_Result_196"   --->   Operation 2196 'and' 'underflow_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2197 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_37 = or i1 %overflow_75, i1 %underflow_37"   --->   Operation 2197 'or' 'or_ln392_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2198 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38"   --->   Operation 2198 'mul' 'r_V_167' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2199 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39"   --->   Operation 2199 'mul' 'r_V_168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2200 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40"   --->   Operation 2200 'mul' 'r_V_169' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2201 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41"   --->   Operation 2201 'mul' 'r_V_170' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln1317_42 = sext i16 %di_V_42"   --->   Operation 2202 'sext' 'sext_ln1317_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln1319_42 = sext i16 %wi_V_42"   --->   Operation 2203 'sext' 'sext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2204 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42"   --->   Operation 2204 'mul' 'r_V_171' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln1317_43 = sext i16 %di_V_43"   --->   Operation 2205 'sext' 'sext_ln1317_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1319_43 = sext i16 %wi_V_43"   --->   Operation 2206 'sext' 'sext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2207 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43"   --->   Operation 2207 'mul' 'r_V_172' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 2.77>
ST_26 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node tp_V_110)   --->   "%select_ln392_109 = select i1 %overflow_73, i16 32767, i16 32768"   --->   Operation 2208 'select' 'select_ln392_109' <Predicate = (or_ln392_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2209 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_110 = select i1 %or_ln392_36, i16 %select_ln392_109, i16 %tp_V_109"   --->   Operation 2209 'select' 'tp_V_110' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln859_72 = sext i16 %sum_V_72"   --->   Operation 2210 'sext' 'sext_ln859_72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln859_73 = sext i16 %tp_V_110"   --->   Operation 2211 'sext' 'sext_ln859_73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2212 [1/1] (0.85ns)   --->   "%ret_V_36 = add i17 %sext_ln859_73, i17 %sext_ln859_72"   --->   Operation 2212 'add' 'ret_V_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2213 [1/1] (0.00ns)   --->   "%p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_36, i32 16"   --->   Operation 2213 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2214 [1/1] (0.85ns)   --->   "%sum_V_73 = add i16 %tp_V_110, i16 %sum_V_72"   --->   Operation 2214 'add' 'sum_V_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2215 [1/1] (0.00ns)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_73, i32 15"   --->   Operation 2215 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%xor_ln941_111 = xor i1 %p_Result_194, i1 1"   --->   Operation 2216 'xor' 'xor_ln941_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%overflow_74 = and i1 %p_Result_195, i1 %xor_ln941_111"   --->   Operation 2217 'and' 'overflow_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%xor_ln348_37 = xor i1 %p_Result_194, i1 %p_Result_195"   --->   Operation 2218 'xor' 'xor_ln348_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%select_ln392_111 = select i1 %overflow_74, i16 32767, i16 32768"   --->   Operation 2219 'select' 'select_ln392_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2220 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_74 = select i1 %xor_ln348_37, i16 %select_ln392_111, i16 %sum_V_73"   --->   Operation 2220 'select' 'sum_V_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node tp_V_113)   --->   "%select_ln392_112 = select i1 %overflow_75, i16 32767, i16 32768"   --->   Operation 2221 'select' 'select_ln392_112' <Predicate = (or_ln392_37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2222 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_113 = select i1 %or_ln392_37, i16 %select_ln392_112, i16 %tp_V_112"   --->   Operation 2222 'select' 'tp_V_113' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln859_74 = sext i16 %sum_V_74"   --->   Operation 2223 'sext' 'sext_ln859_74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln859_75 = sext i16 %tp_V_113"   --->   Operation 2224 'sext' 'sext_ln859_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2225 [1/1] (0.85ns)   --->   "%ret_V_37 = add i17 %sext_ln859_75, i17 %sext_ln859_74"   --->   Operation 2225 'add' 'ret_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2226 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_37, i32 16"   --->   Operation 2226 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2227 [1/1] (0.85ns)   --->   "%sum_V_75 = add i16 %tp_V_113, i16 %sum_V_74"   --->   Operation 2227 'add' 'sum_V_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2228 [1/1] (0.00ns)   --->   "%p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_75, i32 15"   --->   Operation 2228 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%xor_ln941_114 = xor i1 %p_Result_199, i1 1"   --->   Operation 2229 'xor' 'xor_ln941_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%overflow_76 = and i1 %p_Result_200, i1 %xor_ln941_114"   --->   Operation 2230 'and' 'overflow_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%xor_ln348_38 = xor i1 %p_Result_199, i1 %p_Result_200"   --->   Operation 2231 'xor' 'xor_ln348_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%select_ln392_114 = select i1 %overflow_76, i16 32767, i16 32768"   --->   Operation 2232 'select' 'select_ln392_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2233 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_76 = select i1 %xor_ln348_38, i16 %select_ln392_114, i16 %sum_V_75"   --->   Operation 2233 'select' 'sum_V_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2234 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38"   --->   Operation 2234 'mul' 'r_V_167' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2235 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_167, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2235 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2236 [1/1] (0.00ns)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 31"   --->   Operation 2236 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2237 [1/1] (0.00ns)   --->   "%tp_V_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_167, i32 10, i32 25"   --->   Operation 2237 'partselect' 'tp_V_114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2238 [1/1] (0.00ns)   --->   "%p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 25"   --->   Operation 2238 'bitselect' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 9"   --->   Operation 2239 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln423_38 = zext i1 %tmp_341"   --->   Operation 2240 'zext' 'zext_ln423_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2241 [1/1] (0.85ns)   --->   "%tp_V_115 = add i16 %zext_ln423_38, i16 %tp_V_114"   --->   Operation 2241 'add' 'tp_V_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2242 [1/1] (0.00ns)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_115, i32 15"   --->   Operation 2242 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2243 [1/1] (0.28ns)   --->   "%xor_ln942_76 = xor i1 %p_Result_203, i1 1"   --->   Operation 2243 'xor' 'xor_ln942_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2244 [1/1] (0.28ns)   --->   "%carry_77 = and i1 %p_Result_202, i1 %xor_ln942_76"   --->   Operation 2244 'and' 'carry_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_167, i32 27, i32 31"   --->   Operation 2245 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2246 [1/1] (0.75ns)   --->   "%Range2_all_ones_38 = icmp_eq  i5 %tmp_296, i5 31"   --->   Operation 2246 'icmp' 'Range2_all_ones_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_167, i32 26, i32 31"   --->   Operation 2247 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2248 [1/1] (0.78ns)   --->   "%Range1_all_ones_76 = icmp_eq  i6 %tmp_297, i6 63"   --->   Operation 2248 'icmp' 'Range1_all_ones_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2249 [1/1] (0.78ns)   --->   "%Range1_all_zeros_38 = icmp_eq  i6 %tmp_297, i6 0"   --->   Operation 2249 'icmp' 'Range1_all_zeros_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%deleted_zeros_38 = select i1 %carry_77, i1 %Range1_all_ones_76, i1 %Range1_all_zeros_38"   --->   Operation 2250 'select' 'deleted_zeros_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 26"   --->   Operation 2251 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%xor_ln936_38 = xor i1 %tmp_343, i1 1"   --->   Operation 2252 'xor' 'xor_ln936_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%and_ln936_38 = and i1 %Range2_all_ones_38, i1 %xor_ln936_38"   --->   Operation 2253 'and' 'and_ln936_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%deleted_ones_76 = select i1 %carry_77, i1 %and_ln936_38, i1 %Range1_all_ones_76"   --->   Operation 2254 'select' 'deleted_ones_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_38)   --->   "%and_ln937_38 = and i1 %carry_77, i1 %Range1_all_ones_76"   --->   Operation 2255 'and' 'and_ln937_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%xor_ln941_115 = xor i1 %deleted_zeros_38, i1 1"   --->   Operation 2256 'xor' 'xor_ln941_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%or_ln941_38 = or i1 %p_Result_203, i1 %xor_ln941_115"   --->   Operation 2257 'or' 'or_ln941_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%xor_ln941_116 = xor i1 %p_Result_201, i1 1"   --->   Operation 2258 'xor' 'xor_ln941_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2259 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_77 = and i1 %or_ln941_38, i1 %xor_ln941_116"   --->   Operation 2259 'and' 'overflow_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%xor_ln942_77 = xor i1 %deleted_ones_76, i1 1"   --->   Operation 2260 'xor' 'xor_ln942_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2261 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_38 = or i1 %xor_ln942_76, i1 %xor_ln942_77"   --->   Operation 2261 'or' 'or_ln942_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_38)   --->   "%xor_ln942_166 = xor i1 %and_ln937_38, i1 %or_ln942_38"   --->   Operation 2262 'xor' 'xor_ln942_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_38)   --->   "%underflow_38 = and i1 %xor_ln942_166, i1 %p_Result_201"   --->   Operation 2263 'and' 'underflow_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2264 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_38 = or i1 %overflow_77, i1 %underflow_38"   --->   Operation 2264 'or' 'or_ln392_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2265 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39"   --->   Operation 2265 'mul' 'r_V_168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2266 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_168, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2266 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2267 [1/1] (0.00ns)   --->   "%p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 31"   --->   Operation 2267 'bitselect' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2268 [1/1] (0.00ns)   --->   "%tp_V_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_168, i32 10, i32 25"   --->   Operation 2268 'partselect' 'tp_V_117' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2269 [1/1] (0.00ns)   --->   "%p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 25"   --->   Operation 2269 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 9"   --->   Operation 2270 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2271 [1/1] (0.00ns)   --->   "%zext_ln423_39 = zext i1 %tmp_348"   --->   Operation 2271 'zext' 'zext_ln423_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2272 [1/1] (0.85ns)   --->   "%tp_V_118 = add i16 %zext_ln423_39, i16 %tp_V_117"   --->   Operation 2272 'add' 'tp_V_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2273 [1/1] (0.00ns)   --->   "%p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_118, i32 15"   --->   Operation 2273 'bitselect' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2274 [1/1] (0.28ns)   --->   "%xor_ln942_78 = xor i1 %p_Result_208, i1 1"   --->   Operation 2274 'xor' 'xor_ln942_78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2275 [1/1] (0.28ns)   --->   "%carry_79 = and i1 %p_Result_207, i1 %xor_ln942_78"   --->   Operation 2275 'and' 'carry_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_168, i32 27, i32 31"   --->   Operation 2276 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2277 [1/1] (0.75ns)   --->   "%Range2_all_ones_39 = icmp_eq  i5 %tmp_298, i5 31"   --->   Operation 2277 'icmp' 'Range2_all_ones_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_168, i32 26, i32 31"   --->   Operation 2278 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2279 [1/1] (0.78ns)   --->   "%Range1_all_ones_78 = icmp_eq  i6 %tmp_300, i6 63"   --->   Operation 2279 'icmp' 'Range1_all_ones_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2280 [1/1] (0.78ns)   --->   "%Range1_all_zeros_39 = icmp_eq  i6 %tmp_300, i6 0"   --->   Operation 2280 'icmp' 'Range1_all_zeros_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%deleted_zeros_39 = select i1 %carry_79, i1 %Range1_all_ones_78, i1 %Range1_all_zeros_39"   --->   Operation 2281 'select' 'deleted_zeros_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 26"   --->   Operation 2282 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%xor_ln936_39 = xor i1 %tmp_350, i1 1"   --->   Operation 2283 'xor' 'xor_ln936_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%and_ln936_39 = and i1 %Range2_all_ones_39, i1 %xor_ln936_39"   --->   Operation 2284 'and' 'and_ln936_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%deleted_ones_78 = select i1 %carry_79, i1 %and_ln936_39, i1 %Range1_all_ones_78"   --->   Operation 2285 'select' 'deleted_ones_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_39)   --->   "%and_ln937_39 = and i1 %carry_79, i1 %Range1_all_ones_78"   --->   Operation 2286 'and' 'and_ln937_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%xor_ln941_118 = xor i1 %deleted_zeros_39, i1 1"   --->   Operation 2287 'xor' 'xor_ln941_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%or_ln941_39 = or i1 %p_Result_208, i1 %xor_ln941_118"   --->   Operation 2288 'or' 'or_ln941_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%xor_ln941_119 = xor i1 %p_Result_206, i1 1"   --->   Operation 2289 'xor' 'xor_ln941_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2290 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_79 = and i1 %or_ln941_39, i1 %xor_ln941_119"   --->   Operation 2290 'and' 'overflow_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%xor_ln942_79 = xor i1 %deleted_ones_78, i1 1"   --->   Operation 2291 'xor' 'xor_ln942_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2292 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_39 = or i1 %xor_ln942_78, i1 %xor_ln942_79"   --->   Operation 2292 'or' 'or_ln942_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_39)   --->   "%xor_ln942_167 = xor i1 %and_ln937_39, i1 %or_ln942_39"   --->   Operation 2293 'xor' 'xor_ln942_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_39)   --->   "%underflow_39 = and i1 %xor_ln942_167, i1 %p_Result_206"   --->   Operation 2294 'and' 'underflow_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2295 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_39 = or i1 %overflow_79, i1 %underflow_39"   --->   Operation 2295 'or' 'or_ln392_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2296 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40"   --->   Operation 2296 'mul' 'r_V_169' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2297 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41"   --->   Operation 2297 'mul' 'r_V_170' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2298 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42"   --->   Operation 2298 'mul' 'r_V_171' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2299 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43"   --->   Operation 2299 'mul' 'r_V_172' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln1317_44 = sext i16 %di_V_44"   --->   Operation 2300 'sext' 'sext_ln1317_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln1319_44 = sext i16 %wi_V_44"   --->   Operation 2301 'sext' 'sext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2302 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44"   --->   Operation 2302 'mul' 'r_V_173' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln1317_45 = sext i16 %di_V_45"   --->   Operation 2303 'sext' 'sext_ln1317_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1319_45 = sext i16 %wi_V_45"   --->   Operation 2304 'sext' 'sext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2305 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45"   --->   Operation 2305 'mul' 'r_V_174' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.77>
ST_27 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node tp_V_116)   --->   "%select_ln392_115 = select i1 %overflow_77, i16 32767, i16 32768"   --->   Operation 2306 'select' 'select_ln392_115' <Predicate = (or_ln392_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2307 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_116 = select i1 %or_ln392_38, i16 %select_ln392_115, i16 %tp_V_115"   --->   Operation 2307 'select' 'tp_V_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln859_76 = sext i16 %sum_V_76"   --->   Operation 2308 'sext' 'sext_ln859_76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln859_77 = sext i16 %tp_V_116"   --->   Operation 2309 'sext' 'sext_ln859_77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2310 [1/1] (0.85ns)   --->   "%ret_V_38 = add i17 %sext_ln859_77, i17 %sext_ln859_76"   --->   Operation 2310 'add' 'ret_V_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2311 [1/1] (0.00ns)   --->   "%p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_38, i32 16"   --->   Operation 2311 'bitselect' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2312 [1/1] (0.85ns)   --->   "%sum_V_77 = add i16 %tp_V_116, i16 %sum_V_76"   --->   Operation 2312 'add' 'sum_V_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2313 [1/1] (0.00ns)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_77, i32 15"   --->   Operation 2313 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%xor_ln941_117 = xor i1 %p_Result_204, i1 1"   --->   Operation 2314 'xor' 'xor_ln941_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%overflow_78 = and i1 %p_Result_205, i1 %xor_ln941_117"   --->   Operation 2315 'and' 'overflow_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%xor_ln348_39 = xor i1 %p_Result_204, i1 %p_Result_205"   --->   Operation 2316 'xor' 'xor_ln348_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%select_ln392_117 = select i1 %overflow_78, i16 32767, i16 32768"   --->   Operation 2317 'select' 'select_ln392_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2318 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_78 = select i1 %xor_ln348_39, i16 %select_ln392_117, i16 %sum_V_77"   --->   Operation 2318 'select' 'sum_V_78' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node tp_V_119)   --->   "%select_ln392_118 = select i1 %overflow_79, i16 32767, i16 32768"   --->   Operation 2319 'select' 'select_ln392_118' <Predicate = (or_ln392_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2320 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_119 = select i1 %or_ln392_39, i16 %select_ln392_118, i16 %tp_V_118"   --->   Operation 2320 'select' 'tp_V_119' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln859_78 = sext i16 %sum_V_78"   --->   Operation 2321 'sext' 'sext_ln859_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln859_79 = sext i16 %tp_V_119"   --->   Operation 2322 'sext' 'sext_ln859_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2323 [1/1] (0.85ns)   --->   "%ret_V_39 = add i17 %sext_ln859_79, i17 %sext_ln859_78"   --->   Operation 2323 'add' 'ret_V_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2324 [1/1] (0.00ns)   --->   "%p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_39, i32 16"   --->   Operation 2324 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2325 [1/1] (0.85ns)   --->   "%sum_V_79 = add i16 %tp_V_119, i16 %sum_V_78"   --->   Operation 2325 'add' 'sum_V_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2326 [1/1] (0.00ns)   --->   "%p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_79, i32 15"   --->   Operation 2326 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%xor_ln941_120 = xor i1 %p_Result_209, i1 1"   --->   Operation 2327 'xor' 'xor_ln941_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%overflow_80 = and i1 %p_Result_210, i1 %xor_ln941_120"   --->   Operation 2328 'and' 'overflow_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%xor_ln348_40 = xor i1 %p_Result_209, i1 %p_Result_210"   --->   Operation 2329 'xor' 'xor_ln348_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%select_ln392_120 = select i1 %overflow_80, i16 32767, i16 32768"   --->   Operation 2330 'select' 'select_ln392_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2331 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_80 = select i1 %xor_ln348_40, i16 %select_ln392_120, i16 %sum_V_79"   --->   Operation 2331 'select' 'sum_V_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2332 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40"   --->   Operation 2332 'mul' 'r_V_169' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2333 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_169, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2333 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2334 [1/1] (0.00ns)   --->   "%p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 31"   --->   Operation 2334 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2335 [1/1] (0.00ns)   --->   "%tp_V_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_169, i32 10, i32 25"   --->   Operation 2335 'partselect' 'tp_V_120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2336 [1/1] (0.00ns)   --->   "%p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 25"   --->   Operation 2336 'bitselect' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 9"   --->   Operation 2337 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln423_40 = zext i1 %tmp_355"   --->   Operation 2338 'zext' 'zext_ln423_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2339 [1/1] (0.85ns)   --->   "%tp_V_121 = add i16 %zext_ln423_40, i16 %tp_V_120"   --->   Operation 2339 'add' 'tp_V_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2340 [1/1] (0.00ns)   --->   "%p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_121, i32 15"   --->   Operation 2340 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2341 [1/1] (0.28ns)   --->   "%xor_ln942_80 = xor i1 %p_Result_213, i1 1"   --->   Operation 2341 'xor' 'xor_ln942_80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2342 [1/1] (0.28ns)   --->   "%carry_81 = and i1 %p_Result_212, i1 %xor_ln942_80"   --->   Operation 2342 'and' 'carry_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_169, i32 27, i32 31"   --->   Operation 2343 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2344 [1/1] (0.75ns)   --->   "%Range2_all_ones_40 = icmp_eq  i5 %tmp_302, i5 31"   --->   Operation 2344 'icmp' 'Range2_all_ones_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_169, i32 26, i32 31"   --->   Operation 2345 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2346 [1/1] (0.78ns)   --->   "%Range1_all_ones_80 = icmp_eq  i6 %tmp_303, i6 63"   --->   Operation 2346 'icmp' 'Range1_all_ones_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2347 [1/1] (0.78ns)   --->   "%Range1_all_zeros_40 = icmp_eq  i6 %tmp_303, i6 0"   --->   Operation 2347 'icmp' 'Range1_all_zeros_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%deleted_zeros_40 = select i1 %carry_81, i1 %Range1_all_ones_80, i1 %Range1_all_zeros_40"   --->   Operation 2348 'select' 'deleted_zeros_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 26"   --->   Operation 2349 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%xor_ln936_40 = xor i1 %tmp_357, i1 1"   --->   Operation 2350 'xor' 'xor_ln936_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%and_ln936_40 = and i1 %Range2_all_ones_40, i1 %xor_ln936_40"   --->   Operation 2351 'and' 'and_ln936_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%deleted_ones_80 = select i1 %carry_81, i1 %and_ln936_40, i1 %Range1_all_ones_80"   --->   Operation 2352 'select' 'deleted_ones_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_40)   --->   "%and_ln937_40 = and i1 %carry_81, i1 %Range1_all_ones_80"   --->   Operation 2353 'and' 'and_ln937_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%xor_ln941_121 = xor i1 %deleted_zeros_40, i1 1"   --->   Operation 2354 'xor' 'xor_ln941_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%or_ln941_40 = or i1 %p_Result_213, i1 %xor_ln941_121"   --->   Operation 2355 'or' 'or_ln941_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%xor_ln941_122 = xor i1 %p_Result_211, i1 1"   --->   Operation 2356 'xor' 'xor_ln941_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2357 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_81 = and i1 %or_ln941_40, i1 %xor_ln941_122"   --->   Operation 2357 'and' 'overflow_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%xor_ln942_81 = xor i1 %deleted_ones_80, i1 1"   --->   Operation 2358 'xor' 'xor_ln942_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2359 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_40 = or i1 %xor_ln942_80, i1 %xor_ln942_81"   --->   Operation 2359 'or' 'or_ln942_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_40)   --->   "%xor_ln942_168 = xor i1 %and_ln937_40, i1 %or_ln942_40"   --->   Operation 2360 'xor' 'xor_ln942_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_40)   --->   "%underflow_40 = and i1 %xor_ln942_168, i1 %p_Result_211"   --->   Operation 2361 'and' 'underflow_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2362 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_40 = or i1 %overflow_81, i1 %underflow_40"   --->   Operation 2362 'or' 'or_ln392_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2363 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41"   --->   Operation 2363 'mul' 'r_V_170' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2364 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_170, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2364 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2365 [1/1] (0.00ns)   --->   "%p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 31"   --->   Operation 2365 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2366 [1/1] (0.00ns)   --->   "%tp_V_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_170, i32 10, i32 25"   --->   Operation 2366 'partselect' 'tp_V_123' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2367 [1/1] (0.00ns)   --->   "%p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 25"   --->   Operation 2367 'bitselect' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 9"   --->   Operation 2368 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln423_41 = zext i1 %tmp_362"   --->   Operation 2369 'zext' 'zext_ln423_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2370 [1/1] (0.85ns)   --->   "%tp_V_124 = add i16 %zext_ln423_41, i16 %tp_V_123"   --->   Operation 2370 'add' 'tp_V_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2371 [1/1] (0.00ns)   --->   "%p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_124, i32 15"   --->   Operation 2371 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2372 [1/1] (0.28ns)   --->   "%xor_ln942_82 = xor i1 %p_Result_218, i1 1"   --->   Operation 2372 'xor' 'xor_ln942_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2373 [1/1] (0.28ns)   --->   "%carry_83 = and i1 %p_Result_217, i1 %xor_ln942_82"   --->   Operation 2373 'and' 'carry_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_170, i32 27, i32 31"   --->   Operation 2374 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2375 [1/1] (0.75ns)   --->   "%Range2_all_ones_41 = icmp_eq  i5 %tmp_304, i5 31"   --->   Operation 2375 'icmp' 'Range2_all_ones_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2376 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_170, i32 26, i32 31"   --->   Operation 2376 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2377 [1/1] (0.78ns)   --->   "%Range1_all_ones_82 = icmp_eq  i6 %tmp_305, i6 63"   --->   Operation 2377 'icmp' 'Range1_all_ones_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2378 [1/1] (0.78ns)   --->   "%Range1_all_zeros_41 = icmp_eq  i6 %tmp_305, i6 0"   --->   Operation 2378 'icmp' 'Range1_all_zeros_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%deleted_zeros_41 = select i1 %carry_83, i1 %Range1_all_ones_82, i1 %Range1_all_zeros_41"   --->   Operation 2379 'select' 'deleted_zeros_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 26"   --->   Operation 2380 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%xor_ln936_41 = xor i1 %tmp_364, i1 1"   --->   Operation 2381 'xor' 'xor_ln936_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%and_ln936_41 = and i1 %Range2_all_ones_41, i1 %xor_ln936_41"   --->   Operation 2382 'and' 'and_ln936_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%deleted_ones_82 = select i1 %carry_83, i1 %and_ln936_41, i1 %Range1_all_ones_82"   --->   Operation 2383 'select' 'deleted_ones_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_41)   --->   "%and_ln937_41 = and i1 %carry_83, i1 %Range1_all_ones_82"   --->   Operation 2384 'and' 'and_ln937_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%xor_ln941_124 = xor i1 %deleted_zeros_41, i1 1"   --->   Operation 2385 'xor' 'xor_ln941_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%or_ln941_41 = or i1 %p_Result_218, i1 %xor_ln941_124"   --->   Operation 2386 'or' 'or_ln941_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%xor_ln941_125 = xor i1 %p_Result_216, i1 1"   --->   Operation 2387 'xor' 'xor_ln941_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2388 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_83 = and i1 %or_ln941_41, i1 %xor_ln941_125"   --->   Operation 2388 'and' 'overflow_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%xor_ln942_83 = xor i1 %deleted_ones_82, i1 1"   --->   Operation 2389 'xor' 'xor_ln942_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2390 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_41 = or i1 %xor_ln942_82, i1 %xor_ln942_83"   --->   Operation 2390 'or' 'or_ln942_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_41)   --->   "%xor_ln942_169 = xor i1 %and_ln937_41, i1 %or_ln942_41"   --->   Operation 2391 'xor' 'xor_ln942_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_41)   --->   "%underflow_41 = and i1 %xor_ln942_169, i1 %p_Result_216"   --->   Operation 2392 'and' 'underflow_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2393 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_41 = or i1 %overflow_83, i1 %underflow_41"   --->   Operation 2393 'or' 'or_ln392_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2394 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42"   --->   Operation 2394 'mul' 'r_V_171' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2395 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43"   --->   Operation 2395 'mul' 'r_V_172' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2396 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44"   --->   Operation 2396 'mul' 'r_V_173' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2397 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45"   --->   Operation 2397 'mul' 'r_V_174' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1317_46 = sext i16 %di_V_46"   --->   Operation 2398 'sext' 'sext_ln1317_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1319_46 = sext i16 %wi_V_46"   --->   Operation 2399 'sext' 'sext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2400 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46"   --->   Operation 2400 'mul' 'r_V_175' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1317_47 = sext i16 %di_V_47"   --->   Operation 2401 'sext' 'sext_ln1317_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln1319_47 = sext i16 %wi_V_47"   --->   Operation 2402 'sext' 'sext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2403 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47"   --->   Operation 2403 'mul' 'r_V_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.77>
ST_28 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node tp_V_122)   --->   "%select_ln392_121 = select i1 %overflow_81, i16 32767, i16 32768"   --->   Operation 2404 'select' 'select_ln392_121' <Predicate = (or_ln392_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2405 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_122 = select i1 %or_ln392_40, i16 %select_ln392_121, i16 %tp_V_121"   --->   Operation 2405 'select' 'tp_V_122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln859_80 = sext i16 %sum_V_80"   --->   Operation 2406 'sext' 'sext_ln859_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln859_81 = sext i16 %tp_V_122"   --->   Operation 2407 'sext' 'sext_ln859_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2408 [1/1] (0.85ns)   --->   "%ret_V_40 = add i17 %sext_ln859_81, i17 %sext_ln859_80"   --->   Operation 2408 'add' 'ret_V_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2409 [1/1] (0.00ns)   --->   "%p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_40, i32 16"   --->   Operation 2409 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2410 [1/1] (0.85ns)   --->   "%sum_V_81 = add i16 %tp_V_122, i16 %sum_V_80"   --->   Operation 2410 'add' 'sum_V_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2411 [1/1] (0.00ns)   --->   "%p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_81, i32 15"   --->   Operation 2411 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%xor_ln941_123 = xor i1 %p_Result_214, i1 1"   --->   Operation 2412 'xor' 'xor_ln941_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%overflow_82 = and i1 %p_Result_215, i1 %xor_ln941_123"   --->   Operation 2413 'and' 'overflow_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%xor_ln348_41 = xor i1 %p_Result_214, i1 %p_Result_215"   --->   Operation 2414 'xor' 'xor_ln348_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%select_ln392_123 = select i1 %overflow_82, i16 32767, i16 32768"   --->   Operation 2415 'select' 'select_ln392_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2416 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_82 = select i1 %xor_ln348_41, i16 %select_ln392_123, i16 %sum_V_81"   --->   Operation 2416 'select' 'sum_V_82' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node tp_V_125)   --->   "%select_ln392_124 = select i1 %overflow_83, i16 32767, i16 32768"   --->   Operation 2417 'select' 'select_ln392_124' <Predicate = (or_ln392_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2418 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_125 = select i1 %or_ln392_41, i16 %select_ln392_124, i16 %tp_V_124"   --->   Operation 2418 'select' 'tp_V_125' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln859_82 = sext i16 %sum_V_82"   --->   Operation 2419 'sext' 'sext_ln859_82' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln859_83 = sext i16 %tp_V_125"   --->   Operation 2420 'sext' 'sext_ln859_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2421 [1/1] (0.85ns)   --->   "%ret_V_41 = add i17 %sext_ln859_83, i17 %sext_ln859_82"   --->   Operation 2421 'add' 'ret_V_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2422 [1/1] (0.00ns)   --->   "%p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_41, i32 16"   --->   Operation 2422 'bitselect' 'p_Result_219' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2423 [1/1] (0.85ns)   --->   "%sum_V_83 = add i16 %tp_V_125, i16 %sum_V_82"   --->   Operation 2423 'add' 'sum_V_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2424 [1/1] (0.00ns)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_83, i32 15"   --->   Operation 2424 'bitselect' 'p_Result_220' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%xor_ln941_126 = xor i1 %p_Result_219, i1 1"   --->   Operation 2425 'xor' 'xor_ln941_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%overflow_84 = and i1 %p_Result_220, i1 %xor_ln941_126"   --->   Operation 2426 'and' 'overflow_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%xor_ln348_42 = xor i1 %p_Result_219, i1 %p_Result_220"   --->   Operation 2427 'xor' 'xor_ln348_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%select_ln392_126 = select i1 %overflow_84, i16 32767, i16 32768"   --->   Operation 2428 'select' 'select_ln392_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2429 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_84 = select i1 %xor_ln348_42, i16 %select_ln392_126, i16 %sum_V_83"   --->   Operation 2429 'select' 'sum_V_84' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2430 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42"   --->   Operation 2430 'mul' 'r_V_171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2431 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_171, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2431 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2432 [1/1] (0.00ns)   --->   "%p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 31"   --->   Operation 2432 'bitselect' 'p_Result_221' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2433 [1/1] (0.00ns)   --->   "%tp_V_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_171, i32 10, i32 25"   --->   Operation 2433 'partselect' 'tp_V_126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2434 [1/1] (0.00ns)   --->   "%p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 25"   --->   Operation 2434 'bitselect' 'p_Result_222' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 9"   --->   Operation 2435 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln423_42 = zext i1 %tmp_369"   --->   Operation 2436 'zext' 'zext_ln423_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2437 [1/1] (0.85ns)   --->   "%tp_V_127 = add i16 %zext_ln423_42, i16 %tp_V_126"   --->   Operation 2437 'add' 'tp_V_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2438 [1/1] (0.00ns)   --->   "%p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_127, i32 15"   --->   Operation 2438 'bitselect' 'p_Result_223' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2439 [1/1] (0.28ns)   --->   "%xor_ln942_84 = xor i1 %p_Result_223, i1 1"   --->   Operation 2439 'xor' 'xor_ln942_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2440 [1/1] (0.28ns)   --->   "%carry_85 = and i1 %p_Result_222, i1 %xor_ln942_84"   --->   Operation 2440 'and' 'carry_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2441 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_171, i32 27, i32 31"   --->   Operation 2441 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2442 [1/1] (0.75ns)   --->   "%Range2_all_ones_42 = icmp_eq  i5 %tmp_307, i5 31"   --->   Operation 2442 'icmp' 'Range2_all_ones_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2443 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_171, i32 26, i32 31"   --->   Operation 2443 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2444 [1/1] (0.78ns)   --->   "%Range1_all_ones_84 = icmp_eq  i6 %tmp_309, i6 63"   --->   Operation 2444 'icmp' 'Range1_all_ones_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2445 [1/1] (0.78ns)   --->   "%Range1_all_zeros_42 = icmp_eq  i6 %tmp_309, i6 0"   --->   Operation 2445 'icmp' 'Range1_all_zeros_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%deleted_zeros_42 = select i1 %carry_85, i1 %Range1_all_ones_84, i1 %Range1_all_zeros_42"   --->   Operation 2446 'select' 'deleted_zeros_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 26"   --->   Operation 2447 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%xor_ln936_42 = xor i1 %tmp_371, i1 1"   --->   Operation 2448 'xor' 'xor_ln936_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%and_ln936_42 = and i1 %Range2_all_ones_42, i1 %xor_ln936_42"   --->   Operation 2449 'and' 'and_ln936_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%deleted_ones_84 = select i1 %carry_85, i1 %and_ln936_42, i1 %Range1_all_ones_84"   --->   Operation 2450 'select' 'deleted_ones_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_42)   --->   "%and_ln937_42 = and i1 %carry_85, i1 %Range1_all_ones_84"   --->   Operation 2451 'and' 'and_ln937_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%xor_ln941_127 = xor i1 %deleted_zeros_42, i1 1"   --->   Operation 2452 'xor' 'xor_ln941_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%or_ln941_42 = or i1 %p_Result_223, i1 %xor_ln941_127"   --->   Operation 2453 'or' 'or_ln941_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%xor_ln941_128 = xor i1 %p_Result_221, i1 1"   --->   Operation 2454 'xor' 'xor_ln941_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2455 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_85 = and i1 %or_ln941_42, i1 %xor_ln941_128"   --->   Operation 2455 'and' 'overflow_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%xor_ln942_85 = xor i1 %deleted_ones_84, i1 1"   --->   Operation 2456 'xor' 'xor_ln942_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2457 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_42 = or i1 %xor_ln942_84, i1 %xor_ln942_85"   --->   Operation 2457 'or' 'or_ln942_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_42)   --->   "%xor_ln942_170 = xor i1 %and_ln937_42, i1 %or_ln942_42"   --->   Operation 2458 'xor' 'xor_ln942_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_42)   --->   "%underflow_42 = and i1 %xor_ln942_170, i1 %p_Result_221"   --->   Operation 2459 'and' 'underflow_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2460 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_42 = or i1 %overflow_85, i1 %underflow_42"   --->   Operation 2460 'or' 'or_ln392_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2461 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43"   --->   Operation 2461 'mul' 'r_V_172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2462 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_172, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2462 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2463 [1/1] (0.00ns)   --->   "%p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 31"   --->   Operation 2463 'bitselect' 'p_Result_226' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2464 [1/1] (0.00ns)   --->   "%tp_V_129 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_172, i32 10, i32 25"   --->   Operation 2464 'partselect' 'tp_V_129' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2465 [1/1] (0.00ns)   --->   "%p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 25"   --->   Operation 2465 'bitselect' 'p_Result_227' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 9"   --->   Operation 2466 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln423_43 = zext i1 %tmp_376"   --->   Operation 2467 'zext' 'zext_ln423_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2468 [1/1] (0.85ns)   --->   "%tp_V_130 = add i16 %zext_ln423_43, i16 %tp_V_129"   --->   Operation 2468 'add' 'tp_V_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2469 [1/1] (0.00ns)   --->   "%p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_130, i32 15"   --->   Operation 2469 'bitselect' 'p_Result_228' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2470 [1/1] (0.28ns)   --->   "%xor_ln942_86 = xor i1 %p_Result_228, i1 1"   --->   Operation 2470 'xor' 'xor_ln942_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2471 [1/1] (0.28ns)   --->   "%carry_87 = and i1 %p_Result_227, i1 %xor_ln942_86"   --->   Operation 2471 'and' 'carry_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_172, i32 27, i32 31"   --->   Operation 2472 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2473 [1/1] (0.75ns)   --->   "%Range2_all_ones_43 = icmp_eq  i5 %tmp_310, i5 31"   --->   Operation 2473 'icmp' 'Range2_all_ones_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_172, i32 26, i32 31"   --->   Operation 2474 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2475 [1/1] (0.78ns)   --->   "%Range1_all_ones_86 = icmp_eq  i6 %tmp_311, i6 63"   --->   Operation 2475 'icmp' 'Range1_all_ones_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2476 [1/1] (0.78ns)   --->   "%Range1_all_zeros_43 = icmp_eq  i6 %tmp_311, i6 0"   --->   Operation 2476 'icmp' 'Range1_all_zeros_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%deleted_zeros_43 = select i1 %carry_87, i1 %Range1_all_ones_86, i1 %Range1_all_zeros_43"   --->   Operation 2477 'select' 'deleted_zeros_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 26"   --->   Operation 2478 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%xor_ln936_43 = xor i1 %tmp_378, i1 1"   --->   Operation 2479 'xor' 'xor_ln936_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%and_ln936_43 = and i1 %Range2_all_ones_43, i1 %xor_ln936_43"   --->   Operation 2480 'and' 'and_ln936_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%deleted_ones_86 = select i1 %carry_87, i1 %and_ln936_43, i1 %Range1_all_ones_86"   --->   Operation 2481 'select' 'deleted_ones_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_43)   --->   "%and_ln937_43 = and i1 %carry_87, i1 %Range1_all_ones_86"   --->   Operation 2482 'and' 'and_ln937_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%xor_ln941_130 = xor i1 %deleted_zeros_43, i1 1"   --->   Operation 2483 'xor' 'xor_ln941_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%or_ln941_43 = or i1 %p_Result_228, i1 %xor_ln941_130"   --->   Operation 2484 'or' 'or_ln941_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%xor_ln941_131 = xor i1 %p_Result_226, i1 1"   --->   Operation 2485 'xor' 'xor_ln941_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2486 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_87 = and i1 %or_ln941_43, i1 %xor_ln941_131"   --->   Operation 2486 'and' 'overflow_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%xor_ln942_87 = xor i1 %deleted_ones_86, i1 1"   --->   Operation 2487 'xor' 'xor_ln942_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2488 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_43 = or i1 %xor_ln942_86, i1 %xor_ln942_87"   --->   Operation 2488 'or' 'or_ln942_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_43)   --->   "%xor_ln942_171 = xor i1 %and_ln937_43, i1 %or_ln942_43"   --->   Operation 2489 'xor' 'xor_ln942_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_43)   --->   "%underflow_43 = and i1 %xor_ln942_171, i1 %p_Result_226"   --->   Operation 2490 'and' 'underflow_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2491 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_43 = or i1 %overflow_87, i1 %underflow_43"   --->   Operation 2491 'or' 'or_ln392_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2492 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44"   --->   Operation 2492 'mul' 'r_V_173' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2493 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45"   --->   Operation 2493 'mul' 'r_V_174' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2494 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46"   --->   Operation 2494 'mul' 'r_V_175' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2495 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47"   --->   Operation 2495 'mul' 'r_V_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln1317_48 = sext i16 %di_V_48"   --->   Operation 2496 'sext' 'sext_ln1317_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2497 [1/1] (0.00ns)   --->   "%sext_ln1319_48 = sext i16 %wi_V_48"   --->   Operation 2497 'sext' 'sext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2498 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48"   --->   Operation 2498 'mul' 'r_V_177' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln1317_49 = sext i16 %di_V_49"   --->   Operation 2499 'sext' 'sext_ln1317_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln1319_49 = sext i16 %wi_V_49"   --->   Operation 2500 'sext' 'sext_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2501 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49"   --->   Operation 2501 'mul' 'r_V_178' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.77>
ST_29 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node tp_V_128)   --->   "%select_ln392_127 = select i1 %overflow_85, i16 32767, i16 32768"   --->   Operation 2502 'select' 'select_ln392_127' <Predicate = (or_ln392_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2503 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_128 = select i1 %or_ln392_42, i16 %select_ln392_127, i16 %tp_V_127"   --->   Operation 2503 'select' 'tp_V_128' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln859_84 = sext i16 %sum_V_84"   --->   Operation 2504 'sext' 'sext_ln859_84' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln859_85 = sext i16 %tp_V_128"   --->   Operation 2505 'sext' 'sext_ln859_85' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2506 [1/1] (0.85ns)   --->   "%ret_V_42 = add i17 %sext_ln859_85, i17 %sext_ln859_84"   --->   Operation 2506 'add' 'ret_V_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2507 [1/1] (0.00ns)   --->   "%p_Result_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_42, i32 16"   --->   Operation 2507 'bitselect' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2508 [1/1] (0.85ns)   --->   "%sum_V_85 = add i16 %tp_V_128, i16 %sum_V_84"   --->   Operation 2508 'add' 'sum_V_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2509 [1/1] (0.00ns)   --->   "%p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_85, i32 15"   --->   Operation 2509 'bitselect' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%xor_ln941_129 = xor i1 %p_Result_224, i1 1"   --->   Operation 2510 'xor' 'xor_ln941_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%overflow_86 = and i1 %p_Result_225, i1 %xor_ln941_129"   --->   Operation 2511 'and' 'overflow_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%xor_ln348_43 = xor i1 %p_Result_224, i1 %p_Result_225"   --->   Operation 2512 'xor' 'xor_ln348_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%select_ln392_129 = select i1 %overflow_86, i16 32767, i16 32768"   --->   Operation 2513 'select' 'select_ln392_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2514 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_86 = select i1 %xor_ln348_43, i16 %select_ln392_129, i16 %sum_V_85"   --->   Operation 2514 'select' 'sum_V_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node tp_V_131)   --->   "%select_ln392_130 = select i1 %overflow_87, i16 32767, i16 32768"   --->   Operation 2515 'select' 'select_ln392_130' <Predicate = (or_ln392_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2516 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_131 = select i1 %or_ln392_43, i16 %select_ln392_130, i16 %tp_V_130"   --->   Operation 2516 'select' 'tp_V_131' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln859_86 = sext i16 %sum_V_86"   --->   Operation 2517 'sext' 'sext_ln859_86' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln859_87 = sext i16 %tp_V_131"   --->   Operation 2518 'sext' 'sext_ln859_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2519 [1/1] (0.85ns)   --->   "%ret_V_43 = add i17 %sext_ln859_87, i17 %sext_ln859_86"   --->   Operation 2519 'add' 'ret_V_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2520 [1/1] (0.00ns)   --->   "%p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_43, i32 16"   --->   Operation 2520 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2521 [1/1] (0.85ns)   --->   "%sum_V_87 = add i16 %tp_V_131, i16 %sum_V_86"   --->   Operation 2521 'add' 'sum_V_87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2522 [1/1] (0.00ns)   --->   "%p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_87, i32 15"   --->   Operation 2522 'bitselect' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%xor_ln941_132 = xor i1 %p_Result_229, i1 1"   --->   Operation 2523 'xor' 'xor_ln941_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%overflow_88 = and i1 %p_Result_230, i1 %xor_ln941_132"   --->   Operation 2524 'and' 'overflow_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%xor_ln348_44 = xor i1 %p_Result_229, i1 %p_Result_230"   --->   Operation 2525 'xor' 'xor_ln348_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%select_ln392_132 = select i1 %overflow_88, i16 32767, i16 32768"   --->   Operation 2526 'select' 'select_ln392_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2527 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_88 = select i1 %xor_ln348_44, i16 %select_ln392_132, i16 %sum_V_87"   --->   Operation 2527 'select' 'sum_V_88' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2528 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44"   --->   Operation 2528 'mul' 'r_V_173' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2529 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_173, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2529 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2530 [1/1] (0.00ns)   --->   "%p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 31"   --->   Operation 2530 'bitselect' 'p_Result_231' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2531 [1/1] (0.00ns)   --->   "%tp_V_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_173, i32 10, i32 25"   --->   Operation 2531 'partselect' 'tp_V_132' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2532 [1/1] (0.00ns)   --->   "%p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 25"   --->   Operation 2532 'bitselect' 'p_Result_232' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 9"   --->   Operation 2533 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln423_44 = zext i1 %tmp_383"   --->   Operation 2534 'zext' 'zext_ln423_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2535 [1/1] (0.85ns)   --->   "%tp_V_133 = add i16 %zext_ln423_44, i16 %tp_V_132"   --->   Operation 2535 'add' 'tp_V_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2536 [1/1] (0.00ns)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_133, i32 15"   --->   Operation 2536 'bitselect' 'p_Result_233' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2537 [1/1] (0.28ns)   --->   "%xor_ln942_88 = xor i1 %p_Result_233, i1 1"   --->   Operation 2537 'xor' 'xor_ln942_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2538 [1/1] (0.28ns)   --->   "%carry_89 = and i1 %p_Result_232, i1 %xor_ln942_88"   --->   Operation 2538 'and' 'carry_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2539 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_173, i32 27, i32 31"   --->   Operation 2539 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2540 [1/1] (0.75ns)   --->   "%Range2_all_ones_44 = icmp_eq  i5 %tmp_312, i5 31"   --->   Operation 2540 'icmp' 'Range2_all_ones_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_173, i32 26, i32 31"   --->   Operation 2541 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2542 [1/1] (0.78ns)   --->   "%Range1_all_ones_88 = icmp_eq  i6 %tmp_314, i6 63"   --->   Operation 2542 'icmp' 'Range1_all_ones_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2543 [1/1] (0.78ns)   --->   "%Range1_all_zeros_44 = icmp_eq  i6 %tmp_314, i6 0"   --->   Operation 2543 'icmp' 'Range1_all_zeros_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%deleted_zeros_44 = select i1 %carry_89, i1 %Range1_all_ones_88, i1 %Range1_all_zeros_44"   --->   Operation 2544 'select' 'deleted_zeros_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 26"   --->   Operation 2545 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%xor_ln936_44 = xor i1 %tmp_385, i1 1"   --->   Operation 2546 'xor' 'xor_ln936_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%and_ln936_44 = and i1 %Range2_all_ones_44, i1 %xor_ln936_44"   --->   Operation 2547 'and' 'and_ln936_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%deleted_ones_88 = select i1 %carry_89, i1 %and_ln936_44, i1 %Range1_all_ones_88"   --->   Operation 2548 'select' 'deleted_ones_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_44)   --->   "%and_ln937_44 = and i1 %carry_89, i1 %Range1_all_ones_88"   --->   Operation 2549 'and' 'and_ln937_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%xor_ln941_133 = xor i1 %deleted_zeros_44, i1 1"   --->   Operation 2550 'xor' 'xor_ln941_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%or_ln941_44 = or i1 %p_Result_233, i1 %xor_ln941_133"   --->   Operation 2551 'or' 'or_ln941_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%xor_ln941_134 = xor i1 %p_Result_231, i1 1"   --->   Operation 2552 'xor' 'xor_ln941_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2553 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_89 = and i1 %or_ln941_44, i1 %xor_ln941_134"   --->   Operation 2553 'and' 'overflow_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%xor_ln942_89 = xor i1 %deleted_ones_88, i1 1"   --->   Operation 2554 'xor' 'xor_ln942_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2555 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_44 = or i1 %xor_ln942_88, i1 %xor_ln942_89"   --->   Operation 2555 'or' 'or_ln942_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_44)   --->   "%xor_ln942_172 = xor i1 %and_ln937_44, i1 %or_ln942_44"   --->   Operation 2556 'xor' 'xor_ln942_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_44)   --->   "%underflow_44 = and i1 %xor_ln942_172, i1 %p_Result_231"   --->   Operation 2557 'and' 'underflow_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2558 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_44 = or i1 %overflow_89, i1 %underflow_44"   --->   Operation 2558 'or' 'or_ln392_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2559 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45"   --->   Operation 2559 'mul' 'r_V_174' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2560 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_174, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2560 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2561 [1/1] (0.00ns)   --->   "%p_Result_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 31"   --->   Operation 2561 'bitselect' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2562 [1/1] (0.00ns)   --->   "%tp_V_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_174, i32 10, i32 25"   --->   Operation 2562 'partselect' 'tp_V_135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2563 [1/1] (0.00ns)   --->   "%p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 25"   --->   Operation 2563 'bitselect' 'p_Result_237' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 9"   --->   Operation 2564 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln423_45 = zext i1 %tmp_390"   --->   Operation 2565 'zext' 'zext_ln423_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2566 [1/1] (0.85ns)   --->   "%tp_V_136 = add i16 %zext_ln423_45, i16 %tp_V_135"   --->   Operation 2566 'add' 'tp_V_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2567 [1/1] (0.00ns)   --->   "%p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_136, i32 15"   --->   Operation 2567 'bitselect' 'p_Result_238' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2568 [1/1] (0.28ns)   --->   "%xor_ln942_90 = xor i1 %p_Result_238, i1 1"   --->   Operation 2568 'xor' 'xor_ln942_90' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2569 [1/1] (0.28ns)   --->   "%carry_91 = and i1 %p_Result_237, i1 %xor_ln942_90"   --->   Operation 2569 'and' 'carry_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_174, i32 27, i32 31"   --->   Operation 2570 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2571 [1/1] (0.75ns)   --->   "%Range2_all_ones_45 = icmp_eq  i5 %tmp_316, i5 31"   --->   Operation 2571 'icmp' 'Range2_all_ones_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_174, i32 26, i32 31"   --->   Operation 2572 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2573 [1/1] (0.78ns)   --->   "%Range1_all_ones_90 = icmp_eq  i6 %tmp_317, i6 63"   --->   Operation 2573 'icmp' 'Range1_all_ones_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2574 [1/1] (0.78ns)   --->   "%Range1_all_zeros_45 = icmp_eq  i6 %tmp_317, i6 0"   --->   Operation 2574 'icmp' 'Range1_all_zeros_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%deleted_zeros_45 = select i1 %carry_91, i1 %Range1_all_ones_90, i1 %Range1_all_zeros_45"   --->   Operation 2575 'select' 'deleted_zeros_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 26"   --->   Operation 2576 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%xor_ln936_45 = xor i1 %tmp_392, i1 1"   --->   Operation 2577 'xor' 'xor_ln936_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%and_ln936_45 = and i1 %Range2_all_ones_45, i1 %xor_ln936_45"   --->   Operation 2578 'and' 'and_ln936_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%deleted_ones_90 = select i1 %carry_91, i1 %and_ln936_45, i1 %Range1_all_ones_90"   --->   Operation 2579 'select' 'deleted_ones_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_45)   --->   "%and_ln937_45 = and i1 %carry_91, i1 %Range1_all_ones_90"   --->   Operation 2580 'and' 'and_ln937_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%xor_ln941_136 = xor i1 %deleted_zeros_45, i1 1"   --->   Operation 2581 'xor' 'xor_ln941_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%or_ln941_45 = or i1 %p_Result_238, i1 %xor_ln941_136"   --->   Operation 2582 'or' 'or_ln941_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%xor_ln941_137 = xor i1 %p_Result_236, i1 1"   --->   Operation 2583 'xor' 'xor_ln941_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2584 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_91 = and i1 %or_ln941_45, i1 %xor_ln941_137"   --->   Operation 2584 'and' 'overflow_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%xor_ln942_91 = xor i1 %deleted_ones_90, i1 1"   --->   Operation 2585 'xor' 'xor_ln942_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2586 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_45 = or i1 %xor_ln942_90, i1 %xor_ln942_91"   --->   Operation 2586 'or' 'or_ln942_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_45)   --->   "%xor_ln942_173 = xor i1 %and_ln937_45, i1 %or_ln942_45"   --->   Operation 2587 'xor' 'xor_ln942_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_45)   --->   "%underflow_45 = and i1 %xor_ln942_173, i1 %p_Result_236"   --->   Operation 2588 'and' 'underflow_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2589 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_45 = or i1 %overflow_91, i1 %underflow_45"   --->   Operation 2589 'or' 'or_ln392_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2590 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46"   --->   Operation 2590 'mul' 'r_V_175' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2591 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47"   --->   Operation 2591 'mul' 'r_V_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2592 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48"   --->   Operation 2592 'mul' 'r_V_177' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2593 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49"   --->   Operation 2593 'mul' 'r_V_178' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln1317_50 = sext i16 %di_V_50"   --->   Operation 2594 'sext' 'sext_ln1317_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1319_50 = sext i16 %wi_V_50"   --->   Operation 2595 'sext' 'sext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2596 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50"   --->   Operation 2596 'mul' 'r_V_179' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln1317_51 = sext i16 %di_V_51"   --->   Operation 2597 'sext' 'sext_ln1317_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln1319_51 = sext i16 %wi_V_51"   --->   Operation 2598 'sext' 'sext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2599 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51"   --->   Operation 2599 'mul' 'r_V_180' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 2.77>
ST_30 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node tp_V_134)   --->   "%select_ln392_133 = select i1 %overflow_89, i16 32767, i16 32768"   --->   Operation 2600 'select' 'select_ln392_133' <Predicate = (or_ln392_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2601 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_134 = select i1 %or_ln392_44, i16 %select_ln392_133, i16 %tp_V_133"   --->   Operation 2601 'select' 'tp_V_134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln859_88 = sext i16 %sum_V_88"   --->   Operation 2602 'sext' 'sext_ln859_88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln859_89 = sext i16 %tp_V_134"   --->   Operation 2603 'sext' 'sext_ln859_89' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2604 [1/1] (0.85ns)   --->   "%ret_V_44 = add i17 %sext_ln859_89, i17 %sext_ln859_88"   --->   Operation 2604 'add' 'ret_V_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2605 [1/1] (0.00ns)   --->   "%p_Result_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_44, i32 16"   --->   Operation 2605 'bitselect' 'p_Result_234' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2606 [1/1] (0.85ns)   --->   "%sum_V_89 = add i16 %tp_V_134, i16 %sum_V_88"   --->   Operation 2606 'add' 'sum_V_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2607 [1/1] (0.00ns)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_89, i32 15"   --->   Operation 2607 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%xor_ln941_135 = xor i1 %p_Result_234, i1 1"   --->   Operation 2608 'xor' 'xor_ln941_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%overflow_90 = and i1 %p_Result_235, i1 %xor_ln941_135"   --->   Operation 2609 'and' 'overflow_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%xor_ln348_45 = xor i1 %p_Result_234, i1 %p_Result_235"   --->   Operation 2610 'xor' 'xor_ln348_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%select_ln392_135 = select i1 %overflow_90, i16 32767, i16 32768"   --->   Operation 2611 'select' 'select_ln392_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2612 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_90 = select i1 %xor_ln348_45, i16 %select_ln392_135, i16 %sum_V_89"   --->   Operation 2612 'select' 'sum_V_90' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node tp_V_137)   --->   "%select_ln392_136 = select i1 %overflow_91, i16 32767, i16 32768"   --->   Operation 2613 'select' 'select_ln392_136' <Predicate = (or_ln392_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2614 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_137 = select i1 %or_ln392_45, i16 %select_ln392_136, i16 %tp_V_136"   --->   Operation 2614 'select' 'tp_V_137' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln859_90 = sext i16 %sum_V_90"   --->   Operation 2615 'sext' 'sext_ln859_90' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln859_91 = sext i16 %tp_V_137"   --->   Operation 2616 'sext' 'sext_ln859_91' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2617 [1/1] (0.85ns)   --->   "%ret_V_45 = add i17 %sext_ln859_91, i17 %sext_ln859_90"   --->   Operation 2617 'add' 'ret_V_45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2618 [1/1] (0.00ns)   --->   "%p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_45, i32 16"   --->   Operation 2618 'bitselect' 'p_Result_239' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2619 [1/1] (0.85ns)   --->   "%sum_V_91 = add i16 %tp_V_137, i16 %sum_V_90"   --->   Operation 2619 'add' 'sum_V_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2620 [1/1] (0.00ns)   --->   "%p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_91, i32 15"   --->   Operation 2620 'bitselect' 'p_Result_240' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%xor_ln941_138 = xor i1 %p_Result_239, i1 1"   --->   Operation 2621 'xor' 'xor_ln941_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%overflow_92 = and i1 %p_Result_240, i1 %xor_ln941_138"   --->   Operation 2622 'and' 'overflow_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%xor_ln348_46 = xor i1 %p_Result_239, i1 %p_Result_240"   --->   Operation 2623 'xor' 'xor_ln348_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%select_ln392_138 = select i1 %overflow_92, i16 32767, i16 32768"   --->   Operation 2624 'select' 'select_ln392_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2625 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_92 = select i1 %xor_ln348_46, i16 %select_ln392_138, i16 %sum_V_91"   --->   Operation 2625 'select' 'sum_V_92' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2626 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46"   --->   Operation 2626 'mul' 'r_V_175' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2627 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_175, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2627 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2628 [1/1] (0.00ns)   --->   "%p_Result_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 31"   --->   Operation 2628 'bitselect' 'p_Result_241' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2629 [1/1] (0.00ns)   --->   "%tp_V_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_175, i32 10, i32 25"   --->   Operation 2629 'partselect' 'tp_V_138' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2630 [1/1] (0.00ns)   --->   "%p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 25"   --->   Operation 2630 'bitselect' 'p_Result_242' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 9"   --->   Operation 2631 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln423_46 = zext i1 %tmp_397"   --->   Operation 2632 'zext' 'zext_ln423_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2633 [1/1] (0.85ns)   --->   "%tp_V_139 = add i16 %zext_ln423_46, i16 %tp_V_138"   --->   Operation 2633 'add' 'tp_V_139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2634 [1/1] (0.00ns)   --->   "%p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_139, i32 15"   --->   Operation 2634 'bitselect' 'p_Result_243' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2635 [1/1] (0.28ns)   --->   "%xor_ln942_92 = xor i1 %p_Result_243, i1 1"   --->   Operation 2635 'xor' 'xor_ln942_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2636 [1/1] (0.28ns)   --->   "%carry_93 = and i1 %p_Result_242, i1 %xor_ln942_92"   --->   Operation 2636 'and' 'carry_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2637 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_175, i32 27, i32 31"   --->   Operation 2637 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2638 [1/1] (0.75ns)   --->   "%Range2_all_ones_46 = icmp_eq  i5 %tmp_318, i5 31"   --->   Operation 2638 'icmp' 'Range2_all_ones_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2639 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_175, i32 26, i32 31"   --->   Operation 2639 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2640 [1/1] (0.78ns)   --->   "%Range1_all_ones_92 = icmp_eq  i6 %tmp_319, i6 63"   --->   Operation 2640 'icmp' 'Range1_all_ones_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2641 [1/1] (0.78ns)   --->   "%Range1_all_zeros_46 = icmp_eq  i6 %tmp_319, i6 0"   --->   Operation 2641 'icmp' 'Range1_all_zeros_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%deleted_zeros_46 = select i1 %carry_93, i1 %Range1_all_ones_92, i1 %Range1_all_zeros_46"   --->   Operation 2642 'select' 'deleted_zeros_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 26"   --->   Operation 2643 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%xor_ln936_46 = xor i1 %tmp_399, i1 1"   --->   Operation 2644 'xor' 'xor_ln936_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%and_ln936_46 = and i1 %Range2_all_ones_46, i1 %xor_ln936_46"   --->   Operation 2645 'and' 'and_ln936_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%deleted_ones_92 = select i1 %carry_93, i1 %and_ln936_46, i1 %Range1_all_ones_92"   --->   Operation 2646 'select' 'deleted_ones_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_46)   --->   "%and_ln937_46 = and i1 %carry_93, i1 %Range1_all_ones_92"   --->   Operation 2647 'and' 'and_ln937_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln941_139 = xor i1 %deleted_zeros_46, i1 1"   --->   Operation 2648 'xor' 'xor_ln941_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%or_ln941_46 = or i1 %p_Result_243, i1 %xor_ln941_139"   --->   Operation 2649 'or' 'or_ln941_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln941_140 = xor i1 %p_Result_241, i1 1"   --->   Operation 2650 'xor' 'xor_ln941_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2651 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_93 = and i1 %or_ln941_46, i1 %xor_ln941_140"   --->   Operation 2651 'and' 'overflow_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%xor_ln942_93 = xor i1 %deleted_ones_92, i1 1"   --->   Operation 2652 'xor' 'xor_ln942_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2653 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_46 = or i1 %xor_ln942_92, i1 %xor_ln942_93"   --->   Operation 2653 'or' 'or_ln942_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_46)   --->   "%xor_ln942_174 = xor i1 %and_ln937_46, i1 %or_ln942_46"   --->   Operation 2654 'xor' 'xor_ln942_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_46)   --->   "%underflow_46 = and i1 %xor_ln942_174, i1 %p_Result_241"   --->   Operation 2655 'and' 'underflow_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2656 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_46 = or i1 %overflow_93, i1 %underflow_46"   --->   Operation 2656 'or' 'or_ln392_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2657 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47"   --->   Operation 2657 'mul' 'r_V_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2658 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_176, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2658 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2659 [1/1] (0.00ns)   --->   "%p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 31"   --->   Operation 2659 'bitselect' 'p_Result_246' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2660 [1/1] (0.00ns)   --->   "%tp_V_141 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_176, i32 10, i32 25"   --->   Operation 2660 'partselect' 'tp_V_141' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2661 [1/1] (0.00ns)   --->   "%p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 25"   --->   Operation 2661 'bitselect' 'p_Result_247' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2662 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 9"   --->   Operation 2662 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln423_47 = zext i1 %tmp_404"   --->   Operation 2663 'zext' 'zext_ln423_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2664 [1/1] (0.85ns)   --->   "%tp_V_142 = add i16 %zext_ln423_47, i16 %tp_V_141"   --->   Operation 2664 'add' 'tp_V_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2665 [1/1] (0.00ns)   --->   "%p_Result_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_142, i32 15"   --->   Operation 2665 'bitselect' 'p_Result_248' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2666 [1/1] (0.28ns)   --->   "%xor_ln942_94 = xor i1 %p_Result_248, i1 1"   --->   Operation 2666 'xor' 'xor_ln942_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2667 [1/1] (0.28ns)   --->   "%carry_95 = and i1 %p_Result_247, i1 %xor_ln942_94"   --->   Operation 2667 'and' 'carry_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_176, i32 27, i32 31"   --->   Operation 2668 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2669 [1/1] (0.75ns)   --->   "%Range2_all_ones_47 = icmp_eq  i5 %tmp_321, i5 31"   --->   Operation 2669 'icmp' 'Range2_all_ones_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_176, i32 26, i32 31"   --->   Operation 2670 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2671 [1/1] (0.78ns)   --->   "%Range1_all_ones_94 = icmp_eq  i6 %tmp_323, i6 63"   --->   Operation 2671 'icmp' 'Range1_all_ones_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2672 [1/1] (0.78ns)   --->   "%Range1_all_zeros_47 = icmp_eq  i6 %tmp_323, i6 0"   --->   Operation 2672 'icmp' 'Range1_all_zeros_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%deleted_zeros_47 = select i1 %carry_95, i1 %Range1_all_ones_94, i1 %Range1_all_zeros_47"   --->   Operation 2673 'select' 'deleted_zeros_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 26"   --->   Operation 2674 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%xor_ln936_47 = xor i1 %tmp_406, i1 1"   --->   Operation 2675 'xor' 'xor_ln936_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%and_ln936_47 = and i1 %Range2_all_ones_47, i1 %xor_ln936_47"   --->   Operation 2676 'and' 'and_ln936_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%deleted_ones_94 = select i1 %carry_95, i1 %and_ln936_47, i1 %Range1_all_ones_94"   --->   Operation 2677 'select' 'deleted_ones_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_47)   --->   "%and_ln937_47 = and i1 %carry_95, i1 %Range1_all_ones_94"   --->   Operation 2678 'and' 'and_ln937_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%xor_ln941_142 = xor i1 %deleted_zeros_47, i1 1"   --->   Operation 2679 'xor' 'xor_ln941_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%or_ln941_47 = or i1 %p_Result_248, i1 %xor_ln941_142"   --->   Operation 2680 'or' 'or_ln941_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%xor_ln941_143 = xor i1 %p_Result_246, i1 1"   --->   Operation 2681 'xor' 'xor_ln941_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2682 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_95 = and i1 %or_ln941_47, i1 %xor_ln941_143"   --->   Operation 2682 'and' 'overflow_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%xor_ln942_95 = xor i1 %deleted_ones_94, i1 1"   --->   Operation 2683 'xor' 'xor_ln942_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2684 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_47 = or i1 %xor_ln942_94, i1 %xor_ln942_95"   --->   Operation 2684 'or' 'or_ln942_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_47)   --->   "%xor_ln942_175 = xor i1 %and_ln937_47, i1 %or_ln942_47"   --->   Operation 2685 'xor' 'xor_ln942_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_47)   --->   "%underflow_47 = and i1 %xor_ln942_175, i1 %p_Result_246"   --->   Operation 2686 'and' 'underflow_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2687 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_47 = or i1 %overflow_95, i1 %underflow_47"   --->   Operation 2687 'or' 'or_ln392_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2688 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48"   --->   Operation 2688 'mul' 'r_V_177' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2689 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49"   --->   Operation 2689 'mul' 'r_V_178' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2690 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50"   --->   Operation 2690 'mul' 'r_V_179' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2691 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51"   --->   Operation 2691 'mul' 'r_V_180' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln1317_52 = sext i16 %di_V_52"   --->   Operation 2692 'sext' 'sext_ln1317_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln1319_52 = sext i16 %wi_V_52"   --->   Operation 2693 'sext' 'sext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2694 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52"   --->   Operation 2694 'mul' 'r_V_181' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln1317_53 = sext i16 %di_V_53"   --->   Operation 2695 'sext' 'sext_ln1317_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln1319_53 = sext i16 %wi_V_53"   --->   Operation 2696 'sext' 'sext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2697 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53"   --->   Operation 2697 'mul' 'r_V_182' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 2.77>
ST_31 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node tp_V_140)   --->   "%select_ln392_139 = select i1 %overflow_93, i16 32767, i16 32768"   --->   Operation 2698 'select' 'select_ln392_139' <Predicate = (or_ln392_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2699 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_140 = select i1 %or_ln392_46, i16 %select_ln392_139, i16 %tp_V_139"   --->   Operation 2699 'select' 'tp_V_140' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln859_92 = sext i16 %sum_V_92"   --->   Operation 2700 'sext' 'sext_ln859_92' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln859_93 = sext i16 %tp_V_140"   --->   Operation 2701 'sext' 'sext_ln859_93' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2702 [1/1] (0.85ns)   --->   "%ret_V_46 = add i17 %sext_ln859_93, i17 %sext_ln859_92"   --->   Operation 2702 'add' 'ret_V_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2703 [1/1] (0.00ns)   --->   "%p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_46, i32 16"   --->   Operation 2703 'bitselect' 'p_Result_244' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2704 [1/1] (0.85ns)   --->   "%sum_V_93 = add i16 %tp_V_140, i16 %sum_V_92"   --->   Operation 2704 'add' 'sum_V_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2705 [1/1] (0.00ns)   --->   "%p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_93, i32 15"   --->   Operation 2705 'bitselect' 'p_Result_245' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%xor_ln941_141 = xor i1 %p_Result_244, i1 1"   --->   Operation 2706 'xor' 'xor_ln941_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%overflow_94 = and i1 %p_Result_245, i1 %xor_ln941_141"   --->   Operation 2707 'and' 'overflow_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%xor_ln348_47 = xor i1 %p_Result_244, i1 %p_Result_245"   --->   Operation 2708 'xor' 'xor_ln348_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%select_ln392_141 = select i1 %overflow_94, i16 32767, i16 32768"   --->   Operation 2709 'select' 'select_ln392_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2710 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_94 = select i1 %xor_ln348_47, i16 %select_ln392_141, i16 %sum_V_93"   --->   Operation 2710 'select' 'sum_V_94' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node tp_V_143)   --->   "%select_ln392_142 = select i1 %overflow_95, i16 32767, i16 32768"   --->   Operation 2711 'select' 'select_ln392_142' <Predicate = (or_ln392_47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2712 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_143 = select i1 %or_ln392_47, i16 %select_ln392_142, i16 %tp_V_142"   --->   Operation 2712 'select' 'tp_V_143' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln859_94 = sext i16 %sum_V_94"   --->   Operation 2713 'sext' 'sext_ln859_94' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln859_95 = sext i16 %tp_V_143"   --->   Operation 2714 'sext' 'sext_ln859_95' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2715 [1/1] (0.85ns)   --->   "%ret_V_47 = add i17 %sext_ln859_95, i17 %sext_ln859_94"   --->   Operation 2715 'add' 'ret_V_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2716 [1/1] (0.00ns)   --->   "%p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_47, i32 16"   --->   Operation 2716 'bitselect' 'p_Result_249' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2717 [1/1] (0.85ns)   --->   "%sum_V_95 = add i16 %tp_V_143, i16 %sum_V_94"   --->   Operation 2717 'add' 'sum_V_95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2718 [1/1] (0.00ns)   --->   "%p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_95, i32 15"   --->   Operation 2718 'bitselect' 'p_Result_250' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%xor_ln941_144 = xor i1 %p_Result_249, i1 1"   --->   Operation 2719 'xor' 'xor_ln941_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%overflow_96 = and i1 %p_Result_250, i1 %xor_ln941_144"   --->   Operation 2720 'and' 'overflow_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%xor_ln348_48 = xor i1 %p_Result_249, i1 %p_Result_250"   --->   Operation 2721 'xor' 'xor_ln348_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%select_ln392_144 = select i1 %overflow_96, i16 32767, i16 32768"   --->   Operation 2722 'select' 'select_ln392_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2723 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_96 = select i1 %xor_ln348_48, i16 %select_ln392_144, i16 %sum_V_95"   --->   Operation 2723 'select' 'sum_V_96' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2724 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48"   --->   Operation 2724 'mul' 'r_V_177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2725 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_177, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2725 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2726 [1/1] (0.00ns)   --->   "%p_Result_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 31"   --->   Operation 2726 'bitselect' 'p_Result_251' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2727 [1/1] (0.00ns)   --->   "%tp_V_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_177, i32 10, i32 25"   --->   Operation 2727 'partselect' 'tp_V_144' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2728 [1/1] (0.00ns)   --->   "%p_Result_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 25"   --->   Operation 2728 'bitselect' 'p_Result_252' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 9"   --->   Operation 2729 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln423_48 = zext i1 %tmp_411"   --->   Operation 2730 'zext' 'zext_ln423_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2731 [1/1] (0.85ns)   --->   "%tp_V_145 = add i16 %zext_ln423_48, i16 %tp_V_144"   --->   Operation 2731 'add' 'tp_V_145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2732 [1/1] (0.00ns)   --->   "%p_Result_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_145, i32 15"   --->   Operation 2732 'bitselect' 'p_Result_253' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2733 [1/1] (0.28ns)   --->   "%xor_ln942_96 = xor i1 %p_Result_253, i1 1"   --->   Operation 2733 'xor' 'xor_ln942_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2734 [1/1] (0.28ns)   --->   "%carry_97 = and i1 %p_Result_252, i1 %xor_ln942_96"   --->   Operation 2734 'and' 'carry_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2735 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_177, i32 27, i32 31"   --->   Operation 2735 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2736 [1/1] (0.75ns)   --->   "%Range2_all_ones_48 = icmp_eq  i5 %tmp_324, i5 31"   --->   Operation 2736 'icmp' 'Range2_all_ones_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2737 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_177, i32 26, i32 31"   --->   Operation 2737 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2738 [1/1] (0.78ns)   --->   "%Range1_all_ones_96 = icmp_eq  i6 %tmp_325, i6 63"   --->   Operation 2738 'icmp' 'Range1_all_ones_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2739 [1/1] (0.78ns)   --->   "%Range1_all_zeros_48 = icmp_eq  i6 %tmp_325, i6 0"   --->   Operation 2739 'icmp' 'Range1_all_zeros_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%deleted_zeros_48 = select i1 %carry_97, i1 %Range1_all_ones_96, i1 %Range1_all_zeros_48"   --->   Operation 2740 'select' 'deleted_zeros_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 26"   --->   Operation 2741 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%xor_ln936_48 = xor i1 %tmp_413, i1 1"   --->   Operation 2742 'xor' 'xor_ln936_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%and_ln936_48 = and i1 %Range2_all_ones_48, i1 %xor_ln936_48"   --->   Operation 2743 'and' 'and_ln936_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%deleted_ones_96 = select i1 %carry_97, i1 %and_ln936_48, i1 %Range1_all_ones_96"   --->   Operation 2744 'select' 'deleted_ones_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_48)   --->   "%and_ln937_48 = and i1 %carry_97, i1 %Range1_all_ones_96"   --->   Operation 2745 'and' 'and_ln937_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln941_145 = xor i1 %deleted_zeros_48, i1 1"   --->   Operation 2746 'xor' 'xor_ln941_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%or_ln941_48 = or i1 %p_Result_253, i1 %xor_ln941_145"   --->   Operation 2747 'or' 'or_ln941_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln941_146 = xor i1 %p_Result_251, i1 1"   --->   Operation 2748 'xor' 'xor_ln941_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2749 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_97 = and i1 %or_ln941_48, i1 %xor_ln941_146"   --->   Operation 2749 'and' 'overflow_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%xor_ln942_97 = xor i1 %deleted_ones_96, i1 1"   --->   Operation 2750 'xor' 'xor_ln942_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2751 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_48 = or i1 %xor_ln942_96, i1 %xor_ln942_97"   --->   Operation 2751 'or' 'or_ln942_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_48)   --->   "%xor_ln942_176 = xor i1 %and_ln937_48, i1 %or_ln942_48"   --->   Operation 2752 'xor' 'xor_ln942_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_48)   --->   "%underflow_48 = and i1 %xor_ln942_176, i1 %p_Result_251"   --->   Operation 2753 'and' 'underflow_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2754 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_48 = or i1 %overflow_97, i1 %underflow_48"   --->   Operation 2754 'or' 'or_ln392_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2755 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49"   --->   Operation 2755 'mul' 'r_V_178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2756 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_178, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2756 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2757 [1/1] (0.00ns)   --->   "%p_Result_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 31"   --->   Operation 2757 'bitselect' 'p_Result_256' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2758 [1/1] (0.00ns)   --->   "%tp_V_147 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_178, i32 10, i32 25"   --->   Operation 2758 'partselect' 'tp_V_147' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2759 [1/1] (0.00ns)   --->   "%p_Result_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 25"   --->   Operation 2759 'bitselect' 'p_Result_257' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2760 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 9"   --->   Operation 2760 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln423_49 = zext i1 %tmp_418"   --->   Operation 2761 'zext' 'zext_ln423_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2762 [1/1] (0.85ns)   --->   "%tp_V_148 = add i16 %zext_ln423_49, i16 %tp_V_147"   --->   Operation 2762 'add' 'tp_V_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2763 [1/1] (0.00ns)   --->   "%p_Result_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_148, i32 15"   --->   Operation 2763 'bitselect' 'p_Result_258' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2764 [1/1] (0.28ns)   --->   "%xor_ln942_98 = xor i1 %p_Result_258, i1 1"   --->   Operation 2764 'xor' 'xor_ln942_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2765 [1/1] (0.28ns)   --->   "%carry_99 = and i1 %p_Result_257, i1 %xor_ln942_98"   --->   Operation 2765 'and' 'carry_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2766 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_178, i32 27, i32 31"   --->   Operation 2766 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2767 [1/1] (0.75ns)   --->   "%Range2_all_ones_49 = icmp_eq  i5 %tmp_326, i5 31"   --->   Operation 2767 'icmp' 'Range2_all_ones_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_178, i32 26, i32 31"   --->   Operation 2768 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2769 [1/1] (0.78ns)   --->   "%Range1_all_ones_98 = icmp_eq  i6 %tmp_328, i6 63"   --->   Operation 2769 'icmp' 'Range1_all_ones_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2770 [1/1] (0.78ns)   --->   "%Range1_all_zeros_49 = icmp_eq  i6 %tmp_328, i6 0"   --->   Operation 2770 'icmp' 'Range1_all_zeros_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%deleted_zeros_49 = select i1 %carry_99, i1 %Range1_all_ones_98, i1 %Range1_all_zeros_49"   --->   Operation 2771 'select' 'deleted_zeros_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 26"   --->   Operation 2772 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%xor_ln936_49 = xor i1 %tmp_420, i1 1"   --->   Operation 2773 'xor' 'xor_ln936_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%and_ln936_49 = and i1 %Range2_all_ones_49, i1 %xor_ln936_49"   --->   Operation 2774 'and' 'and_ln936_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%deleted_ones_98 = select i1 %carry_99, i1 %and_ln936_49, i1 %Range1_all_ones_98"   --->   Operation 2775 'select' 'deleted_ones_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_49)   --->   "%and_ln937_49 = and i1 %carry_99, i1 %Range1_all_ones_98"   --->   Operation 2776 'and' 'and_ln937_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%xor_ln941_148 = xor i1 %deleted_zeros_49, i1 1"   --->   Operation 2777 'xor' 'xor_ln941_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%or_ln941_49 = or i1 %p_Result_258, i1 %xor_ln941_148"   --->   Operation 2778 'or' 'or_ln941_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%xor_ln941_149 = xor i1 %p_Result_256, i1 1"   --->   Operation 2779 'xor' 'xor_ln941_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2780 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_99 = and i1 %or_ln941_49, i1 %xor_ln941_149"   --->   Operation 2780 'and' 'overflow_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%xor_ln942_99 = xor i1 %deleted_ones_98, i1 1"   --->   Operation 2781 'xor' 'xor_ln942_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2782 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_49 = or i1 %xor_ln942_98, i1 %xor_ln942_99"   --->   Operation 2782 'or' 'or_ln942_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_49)   --->   "%xor_ln942_177 = xor i1 %and_ln937_49, i1 %or_ln942_49"   --->   Operation 2783 'xor' 'xor_ln942_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_49)   --->   "%underflow_49 = and i1 %xor_ln942_177, i1 %p_Result_256"   --->   Operation 2784 'and' 'underflow_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2785 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_49 = or i1 %overflow_99, i1 %underflow_49"   --->   Operation 2785 'or' 'or_ln392_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2786 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50"   --->   Operation 2786 'mul' 'r_V_179' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2787 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51"   --->   Operation 2787 'mul' 'r_V_180' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2788 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52"   --->   Operation 2788 'mul' 'r_V_181' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2789 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53"   --->   Operation 2789 'mul' 'r_V_182' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln1317_54 = sext i16 %di_V_54"   --->   Operation 2790 'sext' 'sext_ln1317_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln1319_54 = sext i16 %wi_V_54"   --->   Operation 2791 'sext' 'sext_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2792 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54"   --->   Operation 2792 'mul' 'r_V_183' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1317_55 = sext i16 %di_V_55"   --->   Operation 2793 'sext' 'sext_ln1317_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln1319_55 = sext i16 %wi_V_55"   --->   Operation 2794 'sext' 'sext_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2795 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55"   --->   Operation 2795 'mul' 'r_V_184' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 2.77>
ST_32 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node tp_V_146)   --->   "%select_ln392_145 = select i1 %overflow_97, i16 32767, i16 32768"   --->   Operation 2796 'select' 'select_ln392_145' <Predicate = (or_ln392_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2797 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_146 = select i1 %or_ln392_48, i16 %select_ln392_145, i16 %tp_V_145"   --->   Operation 2797 'select' 'tp_V_146' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln859_96 = sext i16 %sum_V_96"   --->   Operation 2798 'sext' 'sext_ln859_96' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln859_97 = sext i16 %tp_V_146"   --->   Operation 2799 'sext' 'sext_ln859_97' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2800 [1/1] (0.85ns)   --->   "%ret_V_48 = add i17 %sext_ln859_97, i17 %sext_ln859_96"   --->   Operation 2800 'add' 'ret_V_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2801 [1/1] (0.00ns)   --->   "%p_Result_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_48, i32 16"   --->   Operation 2801 'bitselect' 'p_Result_254' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2802 [1/1] (0.85ns)   --->   "%sum_V_97 = add i16 %tp_V_146, i16 %sum_V_96"   --->   Operation 2802 'add' 'sum_V_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2803 [1/1] (0.00ns)   --->   "%p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_97, i32 15"   --->   Operation 2803 'bitselect' 'p_Result_255' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%xor_ln941_147 = xor i1 %p_Result_254, i1 1"   --->   Operation 2804 'xor' 'xor_ln941_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%overflow_98 = and i1 %p_Result_255, i1 %xor_ln941_147"   --->   Operation 2805 'and' 'overflow_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%xor_ln348_49 = xor i1 %p_Result_254, i1 %p_Result_255"   --->   Operation 2806 'xor' 'xor_ln348_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%select_ln392_147 = select i1 %overflow_98, i16 32767, i16 32768"   --->   Operation 2807 'select' 'select_ln392_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2808 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_98 = select i1 %xor_ln348_49, i16 %select_ln392_147, i16 %sum_V_97"   --->   Operation 2808 'select' 'sum_V_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node tp_V_149)   --->   "%select_ln392_148 = select i1 %overflow_99, i16 32767, i16 32768"   --->   Operation 2809 'select' 'select_ln392_148' <Predicate = (or_ln392_49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2810 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_149 = select i1 %or_ln392_49, i16 %select_ln392_148, i16 %tp_V_148"   --->   Operation 2810 'select' 'tp_V_149' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln859_98 = sext i16 %sum_V_98"   --->   Operation 2811 'sext' 'sext_ln859_98' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln859_99 = sext i16 %tp_V_149"   --->   Operation 2812 'sext' 'sext_ln859_99' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2813 [1/1] (0.85ns)   --->   "%ret_V_49 = add i17 %sext_ln859_99, i17 %sext_ln859_98"   --->   Operation 2813 'add' 'ret_V_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2814 [1/1] (0.00ns)   --->   "%p_Result_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_49, i32 16"   --->   Operation 2814 'bitselect' 'p_Result_259' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2815 [1/1] (0.85ns)   --->   "%sum_V_99 = add i16 %tp_V_149, i16 %sum_V_98"   --->   Operation 2815 'add' 'sum_V_99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2816 [1/1] (0.00ns)   --->   "%p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_99, i32 15"   --->   Operation 2816 'bitselect' 'p_Result_260' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%xor_ln941_150 = xor i1 %p_Result_259, i1 1"   --->   Operation 2817 'xor' 'xor_ln941_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%overflow_100 = and i1 %p_Result_260, i1 %xor_ln941_150"   --->   Operation 2818 'and' 'overflow_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%xor_ln348_50 = xor i1 %p_Result_259, i1 %p_Result_260"   --->   Operation 2819 'xor' 'xor_ln348_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%select_ln392_150 = select i1 %overflow_100, i16 32767, i16 32768"   --->   Operation 2820 'select' 'select_ln392_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2821 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_100 = select i1 %xor_ln348_50, i16 %select_ln392_150, i16 %sum_V_99"   --->   Operation 2821 'select' 'sum_V_100' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2822 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50"   --->   Operation 2822 'mul' 'r_V_179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2823 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_179, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2823 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2824 [1/1] (0.00ns)   --->   "%p_Result_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 31"   --->   Operation 2824 'bitselect' 'p_Result_261' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2825 [1/1] (0.00ns)   --->   "%tp_V_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_179, i32 10, i32 25"   --->   Operation 2825 'partselect' 'tp_V_150' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2826 [1/1] (0.00ns)   --->   "%p_Result_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 25"   --->   Operation 2826 'bitselect' 'p_Result_262' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2827 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 9"   --->   Operation 2827 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln423_50 = zext i1 %tmp_425"   --->   Operation 2828 'zext' 'zext_ln423_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2829 [1/1] (0.85ns)   --->   "%tp_V_151 = add i16 %zext_ln423_50, i16 %tp_V_150"   --->   Operation 2829 'add' 'tp_V_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2830 [1/1] (0.00ns)   --->   "%p_Result_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_151, i32 15"   --->   Operation 2830 'bitselect' 'p_Result_263' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2831 [1/1] (0.28ns)   --->   "%xor_ln942_100 = xor i1 %p_Result_263, i1 1"   --->   Operation 2831 'xor' 'xor_ln942_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2832 [1/1] (0.28ns)   --->   "%carry_101 = and i1 %p_Result_262, i1 %xor_ln942_100"   --->   Operation 2832 'and' 'carry_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_179, i32 27, i32 31"   --->   Operation 2833 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2834 [1/1] (0.75ns)   --->   "%Range2_all_ones_50 = icmp_eq  i5 %tmp_330, i5 31"   --->   Operation 2834 'icmp' 'Range2_all_ones_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_179, i32 26, i32 31"   --->   Operation 2835 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2836 [1/1] (0.78ns)   --->   "%Range1_all_ones_100 = icmp_eq  i6 %tmp_331, i6 63"   --->   Operation 2836 'icmp' 'Range1_all_ones_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2837 [1/1] (0.78ns)   --->   "%Range1_all_zeros_50 = icmp_eq  i6 %tmp_331, i6 0"   --->   Operation 2837 'icmp' 'Range1_all_zeros_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%deleted_zeros_50 = select i1 %carry_101, i1 %Range1_all_ones_100, i1 %Range1_all_zeros_50"   --->   Operation 2838 'select' 'deleted_zeros_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 26"   --->   Operation 2839 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%xor_ln936_50 = xor i1 %tmp_427, i1 1"   --->   Operation 2840 'xor' 'xor_ln936_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%and_ln936_50 = and i1 %Range2_all_ones_50, i1 %xor_ln936_50"   --->   Operation 2841 'and' 'and_ln936_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%deleted_ones_100 = select i1 %carry_101, i1 %and_ln936_50, i1 %Range1_all_ones_100"   --->   Operation 2842 'select' 'deleted_ones_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_50)   --->   "%and_ln937_50 = and i1 %carry_101, i1 %Range1_all_ones_100"   --->   Operation 2843 'and' 'and_ln937_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%xor_ln941_151 = xor i1 %deleted_zeros_50, i1 1"   --->   Operation 2844 'xor' 'xor_ln941_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%or_ln941_50 = or i1 %p_Result_263, i1 %xor_ln941_151"   --->   Operation 2845 'or' 'or_ln941_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%xor_ln941_152 = xor i1 %p_Result_261, i1 1"   --->   Operation 2846 'xor' 'xor_ln941_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2847 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_101 = and i1 %or_ln941_50, i1 %xor_ln941_152"   --->   Operation 2847 'and' 'overflow_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%xor_ln942_101 = xor i1 %deleted_ones_100, i1 1"   --->   Operation 2848 'xor' 'xor_ln942_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2849 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_50 = or i1 %xor_ln942_100, i1 %xor_ln942_101"   --->   Operation 2849 'or' 'or_ln942_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_50)   --->   "%xor_ln942_178 = xor i1 %and_ln937_50, i1 %or_ln942_50"   --->   Operation 2850 'xor' 'xor_ln942_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_50)   --->   "%underflow_50 = and i1 %xor_ln942_178, i1 %p_Result_261"   --->   Operation 2851 'and' 'underflow_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2852 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_50 = or i1 %overflow_101, i1 %underflow_50"   --->   Operation 2852 'or' 'or_ln392_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2853 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51"   --->   Operation 2853 'mul' 'r_V_180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2854 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_180, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2854 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2855 [1/1] (0.00ns)   --->   "%p_Result_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 31"   --->   Operation 2855 'bitselect' 'p_Result_266' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2856 [1/1] (0.00ns)   --->   "%tp_V_153 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_180, i32 10, i32 25"   --->   Operation 2856 'partselect' 'tp_V_153' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2857 [1/1] (0.00ns)   --->   "%p_Result_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 25"   --->   Operation 2857 'bitselect' 'p_Result_267' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 9"   --->   Operation 2858 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2859 [1/1] (0.00ns)   --->   "%zext_ln423_51 = zext i1 %tmp_432"   --->   Operation 2859 'zext' 'zext_ln423_51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2860 [1/1] (0.85ns)   --->   "%tp_V_154 = add i16 %zext_ln423_51, i16 %tp_V_153"   --->   Operation 2860 'add' 'tp_V_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2861 [1/1] (0.00ns)   --->   "%p_Result_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_154, i32 15"   --->   Operation 2861 'bitselect' 'p_Result_268' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2862 [1/1] (0.28ns)   --->   "%xor_ln942_102 = xor i1 %p_Result_268, i1 1"   --->   Operation 2862 'xor' 'xor_ln942_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2863 [1/1] (0.28ns)   --->   "%carry_103 = and i1 %p_Result_267, i1 %xor_ln942_102"   --->   Operation 2863 'and' 'carry_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_180, i32 27, i32 31"   --->   Operation 2864 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2865 [1/1] (0.75ns)   --->   "%Range2_all_ones_51 = icmp_eq  i5 %tmp_332, i5 31"   --->   Operation 2865 'icmp' 'Range2_all_ones_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_180, i32 26, i32 31"   --->   Operation 2866 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2867 [1/1] (0.78ns)   --->   "%Range1_all_ones_102 = icmp_eq  i6 %tmp_333, i6 63"   --->   Operation 2867 'icmp' 'Range1_all_ones_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2868 [1/1] (0.78ns)   --->   "%Range1_all_zeros_51 = icmp_eq  i6 %tmp_333, i6 0"   --->   Operation 2868 'icmp' 'Range1_all_zeros_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%deleted_zeros_51 = select i1 %carry_103, i1 %Range1_all_ones_102, i1 %Range1_all_zeros_51"   --->   Operation 2869 'select' 'deleted_zeros_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 26"   --->   Operation 2870 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%xor_ln936_51 = xor i1 %tmp_434, i1 1"   --->   Operation 2871 'xor' 'xor_ln936_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%and_ln936_51 = and i1 %Range2_all_ones_51, i1 %xor_ln936_51"   --->   Operation 2872 'and' 'and_ln936_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%deleted_ones_102 = select i1 %carry_103, i1 %and_ln936_51, i1 %Range1_all_ones_102"   --->   Operation 2873 'select' 'deleted_ones_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_51)   --->   "%and_ln937_51 = and i1 %carry_103, i1 %Range1_all_ones_102"   --->   Operation 2874 'and' 'and_ln937_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%xor_ln941_154 = xor i1 %deleted_zeros_51, i1 1"   --->   Operation 2875 'xor' 'xor_ln941_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%or_ln941_51 = or i1 %p_Result_268, i1 %xor_ln941_154"   --->   Operation 2876 'or' 'or_ln941_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%xor_ln941_155 = xor i1 %p_Result_266, i1 1"   --->   Operation 2877 'xor' 'xor_ln941_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2878 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_103 = and i1 %or_ln941_51, i1 %xor_ln941_155"   --->   Operation 2878 'and' 'overflow_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%xor_ln942_103 = xor i1 %deleted_ones_102, i1 1"   --->   Operation 2879 'xor' 'xor_ln942_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2880 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_51 = or i1 %xor_ln942_102, i1 %xor_ln942_103"   --->   Operation 2880 'or' 'or_ln942_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_51)   --->   "%xor_ln942_179 = xor i1 %and_ln937_51, i1 %or_ln942_51"   --->   Operation 2881 'xor' 'xor_ln942_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_51)   --->   "%underflow_51 = and i1 %xor_ln942_179, i1 %p_Result_266"   --->   Operation 2882 'and' 'underflow_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2883 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_51 = or i1 %overflow_103, i1 %underflow_51"   --->   Operation 2883 'or' 'or_ln392_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2884 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52"   --->   Operation 2884 'mul' 'r_V_181' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2885 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53"   --->   Operation 2885 'mul' 'r_V_182' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2886 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54"   --->   Operation 2886 'mul' 'r_V_183' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2887 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55"   --->   Operation 2887 'mul' 'r_V_184' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln1317_56 = sext i16 %di_V_56"   --->   Operation 2888 'sext' 'sext_ln1317_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln1319_56 = sext i16 %wi_V_56"   --->   Operation 2889 'sext' 'sext_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2890 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56"   --->   Operation 2890 'mul' 'r_V_185' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1317_57 = sext i16 %di_V_57"   --->   Operation 2891 'sext' 'sext_ln1317_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln1319_57 = sext i16 %wi_V_57"   --->   Operation 2892 'sext' 'sext_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2893 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57"   --->   Operation 2893 'mul' 'r_V_186' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.77>
ST_33 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node tp_V_152)   --->   "%select_ln392_151 = select i1 %overflow_101, i16 32767, i16 32768"   --->   Operation 2894 'select' 'select_ln392_151' <Predicate = (or_ln392_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2895 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_152 = select i1 %or_ln392_50, i16 %select_ln392_151, i16 %tp_V_151"   --->   Operation 2895 'select' 'tp_V_152' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln859_100 = sext i16 %sum_V_100"   --->   Operation 2896 'sext' 'sext_ln859_100' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln859_101 = sext i16 %tp_V_152"   --->   Operation 2897 'sext' 'sext_ln859_101' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2898 [1/1] (0.85ns)   --->   "%ret_V_50 = add i17 %sext_ln859_101, i17 %sext_ln859_100"   --->   Operation 2898 'add' 'ret_V_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2899 [1/1] (0.00ns)   --->   "%p_Result_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_50, i32 16"   --->   Operation 2899 'bitselect' 'p_Result_264' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2900 [1/1] (0.85ns)   --->   "%sum_V_101 = add i16 %tp_V_152, i16 %sum_V_100"   --->   Operation 2900 'add' 'sum_V_101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2901 [1/1] (0.00ns)   --->   "%p_Result_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_101, i32 15"   --->   Operation 2901 'bitselect' 'p_Result_265' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%xor_ln941_153 = xor i1 %p_Result_264, i1 1"   --->   Operation 2902 'xor' 'xor_ln941_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%overflow_102 = and i1 %p_Result_265, i1 %xor_ln941_153"   --->   Operation 2903 'and' 'overflow_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%xor_ln348_51 = xor i1 %p_Result_264, i1 %p_Result_265"   --->   Operation 2904 'xor' 'xor_ln348_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%select_ln392_153 = select i1 %overflow_102, i16 32767, i16 32768"   --->   Operation 2905 'select' 'select_ln392_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2906 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_102 = select i1 %xor_ln348_51, i16 %select_ln392_153, i16 %sum_V_101"   --->   Operation 2906 'select' 'sum_V_102' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node tp_V_155)   --->   "%select_ln392_154 = select i1 %overflow_103, i16 32767, i16 32768"   --->   Operation 2907 'select' 'select_ln392_154' <Predicate = (or_ln392_51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2908 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_155 = select i1 %or_ln392_51, i16 %select_ln392_154, i16 %tp_V_154"   --->   Operation 2908 'select' 'tp_V_155' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln859_102 = sext i16 %sum_V_102"   --->   Operation 2909 'sext' 'sext_ln859_102' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln859_103 = sext i16 %tp_V_155"   --->   Operation 2910 'sext' 'sext_ln859_103' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2911 [1/1] (0.85ns)   --->   "%ret_V_51 = add i17 %sext_ln859_103, i17 %sext_ln859_102"   --->   Operation 2911 'add' 'ret_V_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2912 [1/1] (0.00ns)   --->   "%p_Result_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_51, i32 16"   --->   Operation 2912 'bitselect' 'p_Result_269' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2913 [1/1] (0.85ns)   --->   "%sum_V_103 = add i16 %tp_V_155, i16 %sum_V_102"   --->   Operation 2913 'add' 'sum_V_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2914 [1/1] (0.00ns)   --->   "%p_Result_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_103, i32 15"   --->   Operation 2914 'bitselect' 'p_Result_270' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%xor_ln941_156 = xor i1 %p_Result_269, i1 1"   --->   Operation 2915 'xor' 'xor_ln941_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%overflow_104 = and i1 %p_Result_270, i1 %xor_ln941_156"   --->   Operation 2916 'and' 'overflow_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%xor_ln348_52 = xor i1 %p_Result_269, i1 %p_Result_270"   --->   Operation 2917 'xor' 'xor_ln348_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%select_ln392_156 = select i1 %overflow_104, i16 32767, i16 32768"   --->   Operation 2918 'select' 'select_ln392_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2919 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_104 = select i1 %xor_ln348_52, i16 %select_ln392_156, i16 %sum_V_103"   --->   Operation 2919 'select' 'sum_V_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2920 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52"   --->   Operation 2920 'mul' 'r_V_181' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2921 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_181, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2921 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2922 [1/1] (0.00ns)   --->   "%p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 31"   --->   Operation 2922 'bitselect' 'p_Result_271' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2923 [1/1] (0.00ns)   --->   "%tp_V_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_181, i32 10, i32 25"   --->   Operation 2923 'partselect' 'tp_V_156' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2924 [1/1] (0.00ns)   --->   "%p_Result_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 25"   --->   Operation 2924 'bitselect' 'p_Result_272' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 9"   --->   Operation 2925 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln423_52 = zext i1 %tmp_439"   --->   Operation 2926 'zext' 'zext_ln423_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2927 [1/1] (0.85ns)   --->   "%tp_V_157 = add i16 %zext_ln423_52, i16 %tp_V_156"   --->   Operation 2927 'add' 'tp_V_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2928 [1/1] (0.00ns)   --->   "%p_Result_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_157, i32 15"   --->   Operation 2928 'bitselect' 'p_Result_273' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2929 [1/1] (0.28ns)   --->   "%xor_ln942_104 = xor i1 %p_Result_273, i1 1"   --->   Operation 2929 'xor' 'xor_ln942_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2930 [1/1] (0.28ns)   --->   "%carry_105 = and i1 %p_Result_272, i1 %xor_ln942_104"   --->   Operation 2930 'and' 'carry_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2931 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_181, i32 27, i32 31"   --->   Operation 2931 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2932 [1/1] (0.75ns)   --->   "%Range2_all_ones_52 = icmp_eq  i5 %tmp_335, i5 31"   --->   Operation 2932 'icmp' 'Range2_all_ones_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_181, i32 26, i32 31"   --->   Operation 2933 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2934 [1/1] (0.78ns)   --->   "%Range1_all_ones_104 = icmp_eq  i6 %tmp_337, i6 63"   --->   Operation 2934 'icmp' 'Range1_all_ones_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2935 [1/1] (0.78ns)   --->   "%Range1_all_zeros_52 = icmp_eq  i6 %tmp_337, i6 0"   --->   Operation 2935 'icmp' 'Range1_all_zeros_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%deleted_zeros_52 = select i1 %carry_105, i1 %Range1_all_ones_104, i1 %Range1_all_zeros_52"   --->   Operation 2936 'select' 'deleted_zeros_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 26"   --->   Operation 2937 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%xor_ln936_52 = xor i1 %tmp_441, i1 1"   --->   Operation 2938 'xor' 'xor_ln936_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%and_ln936_52 = and i1 %Range2_all_ones_52, i1 %xor_ln936_52"   --->   Operation 2939 'and' 'and_ln936_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%deleted_ones_104 = select i1 %carry_105, i1 %and_ln936_52, i1 %Range1_all_ones_104"   --->   Operation 2940 'select' 'deleted_ones_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_52)   --->   "%and_ln937_52 = and i1 %carry_105, i1 %Range1_all_ones_104"   --->   Operation 2941 'and' 'and_ln937_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%xor_ln941_157 = xor i1 %deleted_zeros_52, i1 1"   --->   Operation 2942 'xor' 'xor_ln941_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%or_ln941_52 = or i1 %p_Result_273, i1 %xor_ln941_157"   --->   Operation 2943 'or' 'or_ln941_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%xor_ln941_158 = xor i1 %p_Result_271, i1 1"   --->   Operation 2944 'xor' 'xor_ln941_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2945 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_105 = and i1 %or_ln941_52, i1 %xor_ln941_158"   --->   Operation 2945 'and' 'overflow_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%xor_ln942_105 = xor i1 %deleted_ones_104, i1 1"   --->   Operation 2946 'xor' 'xor_ln942_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2947 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_52 = or i1 %xor_ln942_104, i1 %xor_ln942_105"   --->   Operation 2947 'or' 'or_ln942_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_52)   --->   "%xor_ln942_180 = xor i1 %and_ln937_52, i1 %or_ln942_52"   --->   Operation 2948 'xor' 'xor_ln942_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_52)   --->   "%underflow_52 = and i1 %xor_ln942_180, i1 %p_Result_271"   --->   Operation 2949 'and' 'underflow_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2950 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_52 = or i1 %overflow_105, i1 %underflow_52"   --->   Operation 2950 'or' 'or_ln392_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2951 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53"   --->   Operation 2951 'mul' 'r_V_182' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2952 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_182, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 2952 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2953 [1/1] (0.00ns)   --->   "%p_Result_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 31"   --->   Operation 2953 'bitselect' 'p_Result_276' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2954 [1/1] (0.00ns)   --->   "%tp_V_159 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_182, i32 10, i32 25"   --->   Operation 2954 'partselect' 'tp_V_159' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2955 [1/1] (0.00ns)   --->   "%p_Result_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 25"   --->   Operation 2955 'bitselect' 'p_Result_277' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 9"   --->   Operation 2956 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln423_53 = zext i1 %tmp_446"   --->   Operation 2957 'zext' 'zext_ln423_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2958 [1/1] (0.85ns)   --->   "%tp_V_160 = add i16 %zext_ln423_53, i16 %tp_V_159"   --->   Operation 2958 'add' 'tp_V_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2959 [1/1] (0.00ns)   --->   "%p_Result_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_160, i32 15"   --->   Operation 2959 'bitselect' 'p_Result_278' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2960 [1/1] (0.28ns)   --->   "%xor_ln942_106 = xor i1 %p_Result_278, i1 1"   --->   Operation 2960 'xor' 'xor_ln942_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2961 [1/1] (0.28ns)   --->   "%carry_107 = and i1 %p_Result_277, i1 %xor_ln942_106"   --->   Operation 2961 'and' 'carry_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2962 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_182, i32 27, i32 31"   --->   Operation 2962 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2963 [1/1] (0.75ns)   --->   "%Range2_all_ones_53 = icmp_eq  i5 %tmp_338, i5 31"   --->   Operation 2963 'icmp' 'Range2_all_ones_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_182, i32 26, i32 31"   --->   Operation 2964 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2965 [1/1] (0.78ns)   --->   "%Range1_all_ones_106 = icmp_eq  i6 %tmp_339, i6 63"   --->   Operation 2965 'icmp' 'Range1_all_ones_106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2966 [1/1] (0.78ns)   --->   "%Range1_all_zeros_53 = icmp_eq  i6 %tmp_339, i6 0"   --->   Operation 2966 'icmp' 'Range1_all_zeros_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%deleted_zeros_53 = select i1 %carry_107, i1 %Range1_all_ones_106, i1 %Range1_all_zeros_53"   --->   Operation 2967 'select' 'deleted_zeros_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 26"   --->   Operation 2968 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%xor_ln936_53 = xor i1 %tmp_448, i1 1"   --->   Operation 2969 'xor' 'xor_ln936_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%and_ln936_53 = and i1 %Range2_all_ones_53, i1 %xor_ln936_53"   --->   Operation 2970 'and' 'and_ln936_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%deleted_ones_106 = select i1 %carry_107, i1 %and_ln936_53, i1 %Range1_all_ones_106"   --->   Operation 2971 'select' 'deleted_ones_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_53)   --->   "%and_ln937_53 = and i1 %carry_107, i1 %Range1_all_ones_106"   --->   Operation 2972 'and' 'and_ln937_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%xor_ln941_160 = xor i1 %deleted_zeros_53, i1 1"   --->   Operation 2973 'xor' 'xor_ln941_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%or_ln941_53 = or i1 %p_Result_278, i1 %xor_ln941_160"   --->   Operation 2974 'or' 'or_ln941_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%xor_ln941_161 = xor i1 %p_Result_276, i1 1"   --->   Operation 2975 'xor' 'xor_ln941_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2976 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_107 = and i1 %or_ln941_53, i1 %xor_ln941_161"   --->   Operation 2976 'and' 'overflow_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%xor_ln942_107 = xor i1 %deleted_ones_106, i1 1"   --->   Operation 2977 'xor' 'xor_ln942_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2978 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_53 = or i1 %xor_ln942_106, i1 %xor_ln942_107"   --->   Operation 2978 'or' 'or_ln942_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_53)   --->   "%xor_ln942_181 = xor i1 %and_ln937_53, i1 %or_ln942_53"   --->   Operation 2979 'xor' 'xor_ln942_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_53)   --->   "%underflow_53 = and i1 %xor_ln942_181, i1 %p_Result_276"   --->   Operation 2980 'and' 'underflow_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2981 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_53 = or i1 %overflow_107, i1 %underflow_53"   --->   Operation 2981 'or' 'or_ln392_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2982 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54"   --->   Operation 2982 'mul' 'r_V_183' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2983 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55"   --->   Operation 2983 'mul' 'r_V_184' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2984 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56"   --->   Operation 2984 'mul' 'r_V_185' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2985 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57"   --->   Operation 2985 'mul' 'r_V_186' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln1317_58 = sext i16 %di_V_58"   --->   Operation 2986 'sext' 'sext_ln1317_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln1319_58 = sext i16 %wi_V_58"   --->   Operation 2987 'sext' 'sext_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2988 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58"   --->   Operation 2988 'mul' 'r_V_187' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln1317_59 = sext i16 %di_V_59"   --->   Operation 2989 'sext' 'sext_ln1317_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1319_59 = sext i16 %wi_V_59"   --->   Operation 2990 'sext' 'sext_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2991 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59"   --->   Operation 2991 'mul' 'r_V_188' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.77>
ST_34 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node tp_V_158)   --->   "%select_ln392_157 = select i1 %overflow_105, i16 32767, i16 32768"   --->   Operation 2992 'select' 'select_ln392_157' <Predicate = (or_ln392_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2993 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_158 = select i1 %or_ln392_52, i16 %select_ln392_157, i16 %tp_V_157"   --->   Operation 2993 'select' 'tp_V_158' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln859_104 = sext i16 %sum_V_104"   --->   Operation 2994 'sext' 'sext_ln859_104' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln859_105 = sext i16 %tp_V_158"   --->   Operation 2995 'sext' 'sext_ln859_105' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2996 [1/1] (0.85ns)   --->   "%ret_V_52 = add i17 %sext_ln859_105, i17 %sext_ln859_104"   --->   Operation 2996 'add' 'ret_V_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2997 [1/1] (0.00ns)   --->   "%p_Result_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_52, i32 16"   --->   Operation 2997 'bitselect' 'p_Result_274' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2998 [1/1] (0.85ns)   --->   "%sum_V_105 = add i16 %tp_V_158, i16 %sum_V_104"   --->   Operation 2998 'add' 'sum_V_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2999 [1/1] (0.00ns)   --->   "%p_Result_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_105, i32 15"   --->   Operation 2999 'bitselect' 'p_Result_275' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%xor_ln941_159 = xor i1 %p_Result_274, i1 1"   --->   Operation 3000 'xor' 'xor_ln941_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%overflow_106 = and i1 %p_Result_275, i1 %xor_ln941_159"   --->   Operation 3001 'and' 'overflow_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%xor_ln348_53 = xor i1 %p_Result_274, i1 %p_Result_275"   --->   Operation 3002 'xor' 'xor_ln348_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%select_ln392_159 = select i1 %overflow_106, i16 32767, i16 32768"   --->   Operation 3003 'select' 'select_ln392_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3004 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_106 = select i1 %xor_ln348_53, i16 %select_ln392_159, i16 %sum_V_105"   --->   Operation 3004 'select' 'sum_V_106' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node tp_V_161)   --->   "%select_ln392_160 = select i1 %overflow_107, i16 32767, i16 32768"   --->   Operation 3005 'select' 'select_ln392_160' <Predicate = (or_ln392_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3006 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_161 = select i1 %or_ln392_53, i16 %select_ln392_160, i16 %tp_V_160"   --->   Operation 3006 'select' 'tp_V_161' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3007 [1/1] (0.00ns)   --->   "%sext_ln859_106 = sext i16 %sum_V_106"   --->   Operation 3007 'sext' 'sext_ln859_106' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln859_107 = sext i16 %tp_V_161"   --->   Operation 3008 'sext' 'sext_ln859_107' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3009 [1/1] (0.85ns)   --->   "%ret_V_53 = add i17 %sext_ln859_107, i17 %sext_ln859_106"   --->   Operation 3009 'add' 'ret_V_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3010 [1/1] (0.00ns)   --->   "%p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_53, i32 16"   --->   Operation 3010 'bitselect' 'p_Result_279' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3011 [1/1] (0.85ns)   --->   "%sum_V_107 = add i16 %tp_V_161, i16 %sum_V_106"   --->   Operation 3011 'add' 'sum_V_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3012 [1/1] (0.00ns)   --->   "%p_Result_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_107, i32 15"   --->   Operation 3012 'bitselect' 'p_Result_280' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%xor_ln941_162 = xor i1 %p_Result_279, i1 1"   --->   Operation 3013 'xor' 'xor_ln941_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%overflow_108 = and i1 %p_Result_280, i1 %xor_ln941_162"   --->   Operation 3014 'and' 'overflow_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%xor_ln348_54 = xor i1 %p_Result_279, i1 %p_Result_280"   --->   Operation 3015 'xor' 'xor_ln348_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%select_ln392_162 = select i1 %overflow_108, i16 32767, i16 32768"   --->   Operation 3016 'select' 'select_ln392_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3017 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_108 = select i1 %xor_ln348_54, i16 %select_ln392_162, i16 %sum_V_107"   --->   Operation 3017 'select' 'sum_V_108' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3018 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54"   --->   Operation 3018 'mul' 'r_V_183' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3019 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_183, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3019 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3020 [1/1] (0.00ns)   --->   "%p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 31"   --->   Operation 3020 'bitselect' 'p_Result_281' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3021 [1/1] (0.00ns)   --->   "%tp_V_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_183, i32 10, i32 25"   --->   Operation 3021 'partselect' 'tp_V_162' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3022 [1/1] (0.00ns)   --->   "%p_Result_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 25"   --->   Operation 3022 'bitselect' 'p_Result_282' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3023 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 9"   --->   Operation 3023 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln423_54 = zext i1 %tmp_453"   --->   Operation 3024 'zext' 'zext_ln423_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3025 [1/1] (0.85ns)   --->   "%tp_V_163 = add i16 %zext_ln423_54, i16 %tp_V_162"   --->   Operation 3025 'add' 'tp_V_163' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3026 [1/1] (0.00ns)   --->   "%p_Result_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_163, i32 15"   --->   Operation 3026 'bitselect' 'p_Result_283' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3027 [1/1] (0.28ns)   --->   "%xor_ln942_108 = xor i1 %p_Result_283, i1 1"   --->   Operation 3027 'xor' 'xor_ln942_108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3028 [1/1] (0.28ns)   --->   "%carry_109 = and i1 %p_Result_282, i1 %xor_ln942_108"   --->   Operation 3028 'and' 'carry_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_183, i32 27, i32 31"   --->   Operation 3029 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3030 [1/1] (0.75ns)   --->   "%Range2_all_ones_54 = icmp_eq  i5 %tmp_340, i5 31"   --->   Operation 3030 'icmp' 'Range2_all_ones_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_183, i32 26, i32 31"   --->   Operation 3031 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3032 [1/1] (0.78ns)   --->   "%Range1_all_ones_108 = icmp_eq  i6 %tmp_342, i6 63"   --->   Operation 3032 'icmp' 'Range1_all_ones_108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3033 [1/1] (0.78ns)   --->   "%Range1_all_zeros_54 = icmp_eq  i6 %tmp_342, i6 0"   --->   Operation 3033 'icmp' 'Range1_all_zeros_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%deleted_zeros_54 = select i1 %carry_109, i1 %Range1_all_ones_108, i1 %Range1_all_zeros_54"   --->   Operation 3034 'select' 'deleted_zeros_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 26"   --->   Operation 3035 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%xor_ln936_54 = xor i1 %tmp_455, i1 1"   --->   Operation 3036 'xor' 'xor_ln936_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%and_ln936_54 = and i1 %Range2_all_ones_54, i1 %xor_ln936_54"   --->   Operation 3037 'and' 'and_ln936_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%deleted_ones_108 = select i1 %carry_109, i1 %and_ln936_54, i1 %Range1_all_ones_108"   --->   Operation 3038 'select' 'deleted_ones_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_54)   --->   "%and_ln937_54 = and i1 %carry_109, i1 %Range1_all_ones_108"   --->   Operation 3039 'and' 'and_ln937_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%xor_ln941_163 = xor i1 %deleted_zeros_54, i1 1"   --->   Operation 3040 'xor' 'xor_ln941_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%or_ln941_54 = or i1 %p_Result_283, i1 %xor_ln941_163"   --->   Operation 3041 'or' 'or_ln941_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%xor_ln941_164 = xor i1 %p_Result_281, i1 1"   --->   Operation 3042 'xor' 'xor_ln941_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3043 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_109 = and i1 %or_ln941_54, i1 %xor_ln941_164"   --->   Operation 3043 'and' 'overflow_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%xor_ln942_109 = xor i1 %deleted_ones_108, i1 1"   --->   Operation 3044 'xor' 'xor_ln942_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3045 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_54 = or i1 %xor_ln942_108, i1 %xor_ln942_109"   --->   Operation 3045 'or' 'or_ln942_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_54)   --->   "%xor_ln942_182 = xor i1 %and_ln937_54, i1 %or_ln942_54"   --->   Operation 3046 'xor' 'xor_ln942_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_54)   --->   "%underflow_54 = and i1 %xor_ln942_182, i1 %p_Result_281"   --->   Operation 3047 'and' 'underflow_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3048 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_54 = or i1 %overflow_109, i1 %underflow_54"   --->   Operation 3048 'or' 'or_ln392_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3049 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55"   --->   Operation 3049 'mul' 'r_V_184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3050 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_184, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3050 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3051 [1/1] (0.00ns)   --->   "%p_Result_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 31"   --->   Operation 3051 'bitselect' 'p_Result_286' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3052 [1/1] (0.00ns)   --->   "%tp_V_165 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_184, i32 10, i32 25"   --->   Operation 3052 'partselect' 'tp_V_165' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3053 [1/1] (0.00ns)   --->   "%p_Result_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 25"   --->   Operation 3053 'bitselect' 'p_Result_287' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3054 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 9"   --->   Operation 3054 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln423_55 = zext i1 %tmp_460"   --->   Operation 3055 'zext' 'zext_ln423_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3056 [1/1] (0.85ns)   --->   "%tp_V_166 = add i16 %zext_ln423_55, i16 %tp_V_165"   --->   Operation 3056 'add' 'tp_V_166' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3057 [1/1] (0.00ns)   --->   "%p_Result_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_166, i32 15"   --->   Operation 3057 'bitselect' 'p_Result_288' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3058 [1/1] (0.28ns)   --->   "%xor_ln942_110 = xor i1 %p_Result_288, i1 1"   --->   Operation 3058 'xor' 'xor_ln942_110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3059 [1/1] (0.28ns)   --->   "%carry_111 = and i1 %p_Result_287, i1 %xor_ln942_110"   --->   Operation 3059 'and' 'carry_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3060 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_184, i32 27, i32 31"   --->   Operation 3060 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3061 [1/1] (0.75ns)   --->   "%Range2_all_ones_55 = icmp_eq  i5 %tmp_344, i5 31"   --->   Operation 3061 'icmp' 'Range2_all_ones_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_184, i32 26, i32 31"   --->   Operation 3062 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3063 [1/1] (0.78ns)   --->   "%Range1_all_ones_110 = icmp_eq  i6 %tmp_345, i6 63"   --->   Operation 3063 'icmp' 'Range1_all_ones_110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3064 [1/1] (0.78ns)   --->   "%Range1_all_zeros_55 = icmp_eq  i6 %tmp_345, i6 0"   --->   Operation 3064 'icmp' 'Range1_all_zeros_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%deleted_zeros_55 = select i1 %carry_111, i1 %Range1_all_ones_110, i1 %Range1_all_zeros_55"   --->   Operation 3065 'select' 'deleted_zeros_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 26"   --->   Operation 3066 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%xor_ln936_55 = xor i1 %tmp_462, i1 1"   --->   Operation 3067 'xor' 'xor_ln936_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%and_ln936_55 = and i1 %Range2_all_ones_55, i1 %xor_ln936_55"   --->   Operation 3068 'and' 'and_ln936_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%deleted_ones_110 = select i1 %carry_111, i1 %and_ln936_55, i1 %Range1_all_ones_110"   --->   Operation 3069 'select' 'deleted_ones_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_55)   --->   "%and_ln937_55 = and i1 %carry_111, i1 %Range1_all_ones_110"   --->   Operation 3070 'and' 'and_ln937_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%xor_ln941_166 = xor i1 %deleted_zeros_55, i1 1"   --->   Operation 3071 'xor' 'xor_ln941_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%or_ln941_55 = or i1 %p_Result_288, i1 %xor_ln941_166"   --->   Operation 3072 'or' 'or_ln941_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%xor_ln941_167 = xor i1 %p_Result_286, i1 1"   --->   Operation 3073 'xor' 'xor_ln941_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3074 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_111 = and i1 %or_ln941_55, i1 %xor_ln941_167"   --->   Operation 3074 'and' 'overflow_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%xor_ln942_111 = xor i1 %deleted_ones_110, i1 1"   --->   Operation 3075 'xor' 'xor_ln942_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3076 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_55 = or i1 %xor_ln942_110, i1 %xor_ln942_111"   --->   Operation 3076 'or' 'or_ln942_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_55)   --->   "%xor_ln942_183 = xor i1 %and_ln937_55, i1 %or_ln942_55"   --->   Operation 3077 'xor' 'xor_ln942_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_55)   --->   "%underflow_55 = and i1 %xor_ln942_183, i1 %p_Result_286"   --->   Operation 3078 'and' 'underflow_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3079 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_55 = or i1 %overflow_111, i1 %underflow_55"   --->   Operation 3079 'or' 'or_ln392_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3080 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56"   --->   Operation 3080 'mul' 'r_V_185' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3081 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57"   --->   Operation 3081 'mul' 'r_V_186' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3082 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58"   --->   Operation 3082 'mul' 'r_V_187' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3083 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59"   --->   Operation 3083 'mul' 'r_V_188' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln1317_60 = sext i16 %di_V_60"   --->   Operation 3084 'sext' 'sext_ln1317_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1319_60 = sext i16 %wi_V_60"   --->   Operation 3085 'sext' 'sext_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3086 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60"   --->   Operation 3086 'mul' 'r_V_189' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln1317_61 = sext i16 %di_V_61"   --->   Operation 3087 'sext' 'sext_ln1317_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln1319_61 = sext i16 %wi_V_61"   --->   Operation 3088 'sext' 'sext_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3089 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61"   --->   Operation 3089 'mul' 'r_V_190' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.77>
ST_35 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node tp_V_164)   --->   "%select_ln392_163 = select i1 %overflow_109, i16 32767, i16 32768"   --->   Operation 3090 'select' 'select_ln392_163' <Predicate = (or_ln392_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3091 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_164 = select i1 %or_ln392_54, i16 %select_ln392_163, i16 %tp_V_163"   --->   Operation 3091 'select' 'tp_V_164' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln859_108 = sext i16 %sum_V_108"   --->   Operation 3092 'sext' 'sext_ln859_108' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln859_109 = sext i16 %tp_V_164"   --->   Operation 3093 'sext' 'sext_ln859_109' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3094 [1/1] (0.85ns)   --->   "%ret_V_54 = add i17 %sext_ln859_109, i17 %sext_ln859_108"   --->   Operation 3094 'add' 'ret_V_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3095 [1/1] (0.00ns)   --->   "%p_Result_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_54, i32 16"   --->   Operation 3095 'bitselect' 'p_Result_284' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3096 [1/1] (0.85ns)   --->   "%sum_V_109 = add i16 %tp_V_164, i16 %sum_V_108"   --->   Operation 3096 'add' 'sum_V_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3097 [1/1] (0.00ns)   --->   "%p_Result_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_109, i32 15"   --->   Operation 3097 'bitselect' 'p_Result_285' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%xor_ln941_165 = xor i1 %p_Result_284, i1 1"   --->   Operation 3098 'xor' 'xor_ln941_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%overflow_110 = and i1 %p_Result_285, i1 %xor_ln941_165"   --->   Operation 3099 'and' 'overflow_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%xor_ln348_55 = xor i1 %p_Result_284, i1 %p_Result_285"   --->   Operation 3100 'xor' 'xor_ln348_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%select_ln392_165 = select i1 %overflow_110, i16 32767, i16 32768"   --->   Operation 3101 'select' 'select_ln392_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3102 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_110 = select i1 %xor_ln348_55, i16 %select_ln392_165, i16 %sum_V_109"   --->   Operation 3102 'select' 'sum_V_110' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node tp_V_167)   --->   "%select_ln392_166 = select i1 %overflow_111, i16 32767, i16 32768"   --->   Operation 3103 'select' 'select_ln392_166' <Predicate = (or_ln392_55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3104 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_167 = select i1 %or_ln392_55, i16 %select_ln392_166, i16 %tp_V_166"   --->   Operation 3104 'select' 'tp_V_167' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln859_110 = sext i16 %sum_V_110"   --->   Operation 3105 'sext' 'sext_ln859_110' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln859_111 = sext i16 %tp_V_167"   --->   Operation 3106 'sext' 'sext_ln859_111' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3107 [1/1] (0.85ns)   --->   "%ret_V_55 = add i17 %sext_ln859_111, i17 %sext_ln859_110"   --->   Operation 3107 'add' 'ret_V_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3108 [1/1] (0.00ns)   --->   "%p_Result_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_55, i32 16"   --->   Operation 3108 'bitselect' 'p_Result_289' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3109 [1/1] (0.85ns)   --->   "%sum_V_111 = add i16 %tp_V_167, i16 %sum_V_110"   --->   Operation 3109 'add' 'sum_V_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3110 [1/1] (0.00ns)   --->   "%p_Result_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_111, i32 15"   --->   Operation 3110 'bitselect' 'p_Result_290' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%xor_ln941_168 = xor i1 %p_Result_289, i1 1"   --->   Operation 3111 'xor' 'xor_ln941_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%overflow_112 = and i1 %p_Result_290, i1 %xor_ln941_168"   --->   Operation 3112 'and' 'overflow_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%xor_ln348_56 = xor i1 %p_Result_289, i1 %p_Result_290"   --->   Operation 3113 'xor' 'xor_ln348_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%select_ln392_168 = select i1 %overflow_112, i16 32767, i16 32768"   --->   Operation 3114 'select' 'select_ln392_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3115 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_112 = select i1 %xor_ln348_56, i16 %select_ln392_168, i16 %sum_V_111"   --->   Operation 3115 'select' 'sum_V_112' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3116 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56"   --->   Operation 3116 'mul' 'r_V_185' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3117 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_185, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3117 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3118 [1/1] (0.00ns)   --->   "%p_Result_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 31"   --->   Operation 3118 'bitselect' 'p_Result_291' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3119 [1/1] (0.00ns)   --->   "%tp_V_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_185, i32 10, i32 25"   --->   Operation 3119 'partselect' 'tp_V_168' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3120 [1/1] (0.00ns)   --->   "%p_Result_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 25"   --->   Operation 3120 'bitselect' 'p_Result_292' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 9"   --->   Operation 3121 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3122 [1/1] (0.00ns)   --->   "%zext_ln423_56 = zext i1 %tmp_467"   --->   Operation 3122 'zext' 'zext_ln423_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3123 [1/1] (0.85ns)   --->   "%tp_V_169 = add i16 %zext_ln423_56, i16 %tp_V_168"   --->   Operation 3123 'add' 'tp_V_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3124 [1/1] (0.00ns)   --->   "%p_Result_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_169, i32 15"   --->   Operation 3124 'bitselect' 'p_Result_293' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3125 [1/1] (0.28ns)   --->   "%xor_ln942_112 = xor i1 %p_Result_293, i1 1"   --->   Operation 3125 'xor' 'xor_ln942_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3126 [1/1] (0.28ns)   --->   "%carry_113 = and i1 %p_Result_292, i1 %xor_ln942_112"   --->   Operation 3126 'and' 'carry_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_185, i32 27, i32 31"   --->   Operation 3127 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3128 [1/1] (0.75ns)   --->   "%Range2_all_ones_56 = icmp_eq  i5 %tmp_346, i5 31"   --->   Operation 3128 'icmp' 'Range2_all_ones_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_185, i32 26, i32 31"   --->   Operation 3129 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3130 [1/1] (0.78ns)   --->   "%Range1_all_ones_112 = icmp_eq  i6 %tmp_347, i6 63"   --->   Operation 3130 'icmp' 'Range1_all_ones_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3131 [1/1] (0.78ns)   --->   "%Range1_all_zeros_56 = icmp_eq  i6 %tmp_347, i6 0"   --->   Operation 3131 'icmp' 'Range1_all_zeros_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%deleted_zeros_56 = select i1 %carry_113, i1 %Range1_all_ones_112, i1 %Range1_all_zeros_56"   --->   Operation 3132 'select' 'deleted_zeros_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 26"   --->   Operation 3133 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%xor_ln936_56 = xor i1 %tmp_469, i1 1"   --->   Operation 3134 'xor' 'xor_ln936_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%and_ln936_56 = and i1 %Range2_all_ones_56, i1 %xor_ln936_56"   --->   Operation 3135 'and' 'and_ln936_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%deleted_ones_112 = select i1 %carry_113, i1 %and_ln936_56, i1 %Range1_all_ones_112"   --->   Operation 3136 'select' 'deleted_ones_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_56)   --->   "%and_ln937_56 = and i1 %carry_113, i1 %Range1_all_ones_112"   --->   Operation 3137 'and' 'and_ln937_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%xor_ln941_169 = xor i1 %deleted_zeros_56, i1 1"   --->   Operation 3138 'xor' 'xor_ln941_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%or_ln941_56 = or i1 %p_Result_293, i1 %xor_ln941_169"   --->   Operation 3139 'or' 'or_ln941_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%xor_ln941_170 = xor i1 %p_Result_291, i1 1"   --->   Operation 3140 'xor' 'xor_ln941_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3141 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_113 = and i1 %or_ln941_56, i1 %xor_ln941_170"   --->   Operation 3141 'and' 'overflow_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%xor_ln942_113 = xor i1 %deleted_ones_112, i1 1"   --->   Operation 3142 'xor' 'xor_ln942_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3143 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_56 = or i1 %xor_ln942_112, i1 %xor_ln942_113"   --->   Operation 3143 'or' 'or_ln942_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_56)   --->   "%xor_ln942_184 = xor i1 %and_ln937_56, i1 %or_ln942_56"   --->   Operation 3144 'xor' 'xor_ln942_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_56)   --->   "%underflow_56 = and i1 %xor_ln942_184, i1 %p_Result_291"   --->   Operation 3145 'and' 'underflow_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3146 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_56 = or i1 %overflow_113, i1 %underflow_56"   --->   Operation 3146 'or' 'or_ln392_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3147 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57"   --->   Operation 3147 'mul' 'r_V_186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3148 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_186, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3148 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3149 [1/1] (0.00ns)   --->   "%p_Result_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 31"   --->   Operation 3149 'bitselect' 'p_Result_296' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3150 [1/1] (0.00ns)   --->   "%tp_V_171 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_186, i32 10, i32 25"   --->   Operation 3150 'partselect' 'tp_V_171' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3151 [1/1] (0.00ns)   --->   "%p_Result_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 25"   --->   Operation 3151 'bitselect' 'p_Result_297' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 9"   --->   Operation 3152 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln423_57 = zext i1 %tmp_474"   --->   Operation 3153 'zext' 'zext_ln423_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3154 [1/1] (0.85ns)   --->   "%tp_V_172 = add i16 %zext_ln423_57, i16 %tp_V_171"   --->   Operation 3154 'add' 'tp_V_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3155 [1/1] (0.00ns)   --->   "%p_Result_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_172, i32 15"   --->   Operation 3155 'bitselect' 'p_Result_298' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3156 [1/1] (0.28ns)   --->   "%xor_ln942_114 = xor i1 %p_Result_298, i1 1"   --->   Operation 3156 'xor' 'xor_ln942_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3157 [1/1] (0.28ns)   --->   "%carry_115 = and i1 %p_Result_297, i1 %xor_ln942_114"   --->   Operation 3157 'and' 'carry_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_186, i32 27, i32 31"   --->   Operation 3158 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3159 [1/1] (0.75ns)   --->   "%Range2_all_ones_57 = icmp_eq  i5 %tmp_349, i5 31"   --->   Operation 3159 'icmp' 'Range2_all_ones_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3160 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_186, i32 26, i32 31"   --->   Operation 3160 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3161 [1/1] (0.78ns)   --->   "%Range1_all_ones_114 = icmp_eq  i6 %tmp_351, i6 63"   --->   Operation 3161 'icmp' 'Range1_all_ones_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3162 [1/1] (0.78ns)   --->   "%Range1_all_zeros_57 = icmp_eq  i6 %tmp_351, i6 0"   --->   Operation 3162 'icmp' 'Range1_all_zeros_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%deleted_zeros_57 = select i1 %carry_115, i1 %Range1_all_ones_114, i1 %Range1_all_zeros_57"   --->   Operation 3163 'select' 'deleted_zeros_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 26"   --->   Operation 3164 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%xor_ln936_57 = xor i1 %tmp_476, i1 1"   --->   Operation 3165 'xor' 'xor_ln936_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%and_ln936_57 = and i1 %Range2_all_ones_57, i1 %xor_ln936_57"   --->   Operation 3166 'and' 'and_ln936_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%deleted_ones_114 = select i1 %carry_115, i1 %and_ln936_57, i1 %Range1_all_ones_114"   --->   Operation 3167 'select' 'deleted_ones_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_57)   --->   "%and_ln937_57 = and i1 %carry_115, i1 %Range1_all_ones_114"   --->   Operation 3168 'and' 'and_ln937_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%xor_ln941_172 = xor i1 %deleted_zeros_57, i1 1"   --->   Operation 3169 'xor' 'xor_ln941_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%or_ln941_57 = or i1 %p_Result_298, i1 %xor_ln941_172"   --->   Operation 3170 'or' 'or_ln941_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%xor_ln941_173 = xor i1 %p_Result_296, i1 1"   --->   Operation 3171 'xor' 'xor_ln941_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3172 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_115 = and i1 %or_ln941_57, i1 %xor_ln941_173"   --->   Operation 3172 'and' 'overflow_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%xor_ln942_115 = xor i1 %deleted_ones_114, i1 1"   --->   Operation 3173 'xor' 'xor_ln942_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3174 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_57 = or i1 %xor_ln942_114, i1 %xor_ln942_115"   --->   Operation 3174 'or' 'or_ln942_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_57)   --->   "%xor_ln942_185 = xor i1 %and_ln937_57, i1 %or_ln942_57"   --->   Operation 3175 'xor' 'xor_ln942_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_57)   --->   "%underflow_57 = and i1 %xor_ln942_185, i1 %p_Result_296"   --->   Operation 3176 'and' 'underflow_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3177 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_57 = or i1 %overflow_115, i1 %underflow_57"   --->   Operation 3177 'or' 'or_ln392_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3178 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58"   --->   Operation 3178 'mul' 'r_V_187' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3179 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59"   --->   Operation 3179 'mul' 'r_V_188' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3180 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60"   --->   Operation 3180 'mul' 'r_V_189' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3181 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61"   --->   Operation 3181 'mul' 'r_V_190' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln1317_62 = sext i16 %di_V_62"   --->   Operation 3182 'sext' 'sext_ln1317_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln1319_62 = sext i16 %wi_V_62"   --->   Operation 3183 'sext' 'sext_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3184 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62"   --->   Operation 3184 'mul' 'r_V_191' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln1317_63 = sext i16 %di_V_63"   --->   Operation 3185 'sext' 'sext_ln1317_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln1319_63 = sext i16 %wi_V_63"   --->   Operation 3186 'sext' 'sext_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3187 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63"   --->   Operation 3187 'mul' 'r_V_192' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 2.77>
ST_36 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node tp_V_170)   --->   "%select_ln392_169 = select i1 %overflow_113, i16 32767, i16 32768"   --->   Operation 3188 'select' 'select_ln392_169' <Predicate = (or_ln392_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3189 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_170 = select i1 %or_ln392_56, i16 %select_ln392_169, i16 %tp_V_169"   --->   Operation 3189 'select' 'tp_V_170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln859_112 = sext i16 %sum_V_112"   --->   Operation 3190 'sext' 'sext_ln859_112' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln859_113 = sext i16 %tp_V_170"   --->   Operation 3191 'sext' 'sext_ln859_113' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3192 [1/1] (0.85ns)   --->   "%ret_V_56 = add i17 %sext_ln859_113, i17 %sext_ln859_112"   --->   Operation 3192 'add' 'ret_V_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3193 [1/1] (0.00ns)   --->   "%p_Result_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_56, i32 16"   --->   Operation 3193 'bitselect' 'p_Result_294' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3194 [1/1] (0.85ns)   --->   "%sum_V_113 = add i16 %tp_V_170, i16 %sum_V_112"   --->   Operation 3194 'add' 'sum_V_113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3195 [1/1] (0.00ns)   --->   "%p_Result_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_113, i32 15"   --->   Operation 3195 'bitselect' 'p_Result_295' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%xor_ln941_171 = xor i1 %p_Result_294, i1 1"   --->   Operation 3196 'xor' 'xor_ln941_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%overflow_114 = and i1 %p_Result_295, i1 %xor_ln941_171"   --->   Operation 3197 'and' 'overflow_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%xor_ln348_57 = xor i1 %p_Result_294, i1 %p_Result_295"   --->   Operation 3198 'xor' 'xor_ln348_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%select_ln392_171 = select i1 %overflow_114, i16 32767, i16 32768"   --->   Operation 3199 'select' 'select_ln392_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3200 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_114 = select i1 %xor_ln348_57, i16 %select_ln392_171, i16 %sum_V_113"   --->   Operation 3200 'select' 'sum_V_114' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node tp_V_173)   --->   "%select_ln392_172 = select i1 %overflow_115, i16 32767, i16 32768"   --->   Operation 3201 'select' 'select_ln392_172' <Predicate = (or_ln392_57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3202 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_173 = select i1 %or_ln392_57, i16 %select_ln392_172, i16 %tp_V_172"   --->   Operation 3202 'select' 'tp_V_173' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln859_114 = sext i16 %sum_V_114"   --->   Operation 3203 'sext' 'sext_ln859_114' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln859_115 = sext i16 %tp_V_173"   --->   Operation 3204 'sext' 'sext_ln859_115' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3205 [1/1] (0.85ns)   --->   "%ret_V_57 = add i17 %sext_ln859_115, i17 %sext_ln859_114"   --->   Operation 3205 'add' 'ret_V_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3206 [1/1] (0.00ns)   --->   "%p_Result_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_57, i32 16"   --->   Operation 3206 'bitselect' 'p_Result_299' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3207 [1/1] (0.85ns)   --->   "%sum_V_115 = add i16 %tp_V_173, i16 %sum_V_114"   --->   Operation 3207 'add' 'sum_V_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3208 [1/1] (0.00ns)   --->   "%p_Result_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_115, i32 15"   --->   Operation 3208 'bitselect' 'p_Result_300' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%xor_ln941_174 = xor i1 %p_Result_299, i1 1"   --->   Operation 3209 'xor' 'xor_ln941_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%overflow_116 = and i1 %p_Result_300, i1 %xor_ln941_174"   --->   Operation 3210 'and' 'overflow_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%xor_ln348_58 = xor i1 %p_Result_299, i1 %p_Result_300"   --->   Operation 3211 'xor' 'xor_ln348_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%select_ln392_174 = select i1 %overflow_116, i16 32767, i16 32768"   --->   Operation 3212 'select' 'select_ln392_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3213 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_116 = select i1 %xor_ln348_58, i16 %select_ln392_174, i16 %sum_V_115"   --->   Operation 3213 'select' 'sum_V_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3214 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58"   --->   Operation 3214 'mul' 'r_V_187' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3215 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_187, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3215 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3216 [1/1] (0.00ns)   --->   "%p_Result_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 31"   --->   Operation 3216 'bitselect' 'p_Result_301' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3217 [1/1] (0.00ns)   --->   "%tp_V_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_187, i32 10, i32 25"   --->   Operation 3217 'partselect' 'tp_V_174' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3218 [1/1] (0.00ns)   --->   "%p_Result_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 25"   --->   Operation 3218 'bitselect' 'p_Result_302' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 9"   --->   Operation 3219 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln423_58 = zext i1 %tmp_481"   --->   Operation 3220 'zext' 'zext_ln423_58' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3221 [1/1] (0.85ns)   --->   "%tp_V_175 = add i16 %zext_ln423_58, i16 %tp_V_174"   --->   Operation 3221 'add' 'tp_V_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3222 [1/1] (0.00ns)   --->   "%p_Result_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_175, i32 15"   --->   Operation 3222 'bitselect' 'p_Result_303' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3223 [1/1] (0.28ns)   --->   "%xor_ln942_116 = xor i1 %p_Result_303, i1 1"   --->   Operation 3223 'xor' 'xor_ln942_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3224 [1/1] (0.28ns)   --->   "%carry_117 = and i1 %p_Result_302, i1 %xor_ln942_116"   --->   Operation 3224 'and' 'carry_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3225 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_187, i32 27, i32 31"   --->   Operation 3225 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3226 [1/1] (0.75ns)   --->   "%Range2_all_ones_58 = icmp_eq  i5 %tmp_352, i5 31"   --->   Operation 3226 'icmp' 'Range2_all_ones_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3227 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_187, i32 26, i32 31"   --->   Operation 3227 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3228 [1/1] (0.78ns)   --->   "%Range1_all_ones_116 = icmp_eq  i6 %tmp_353, i6 63"   --->   Operation 3228 'icmp' 'Range1_all_ones_116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3229 [1/1] (0.78ns)   --->   "%Range1_all_zeros_58 = icmp_eq  i6 %tmp_353, i6 0"   --->   Operation 3229 'icmp' 'Range1_all_zeros_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%deleted_zeros_58 = select i1 %carry_117, i1 %Range1_all_ones_116, i1 %Range1_all_zeros_58"   --->   Operation 3230 'select' 'deleted_zeros_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 26"   --->   Operation 3231 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%xor_ln936_58 = xor i1 %tmp_483, i1 1"   --->   Operation 3232 'xor' 'xor_ln936_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%and_ln936_58 = and i1 %Range2_all_ones_58, i1 %xor_ln936_58"   --->   Operation 3233 'and' 'and_ln936_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%deleted_ones_116 = select i1 %carry_117, i1 %and_ln936_58, i1 %Range1_all_ones_116"   --->   Operation 3234 'select' 'deleted_ones_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_58)   --->   "%and_ln937_58 = and i1 %carry_117, i1 %Range1_all_ones_116"   --->   Operation 3235 'and' 'and_ln937_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%xor_ln941_175 = xor i1 %deleted_zeros_58, i1 1"   --->   Operation 3236 'xor' 'xor_ln941_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%or_ln941_58 = or i1 %p_Result_303, i1 %xor_ln941_175"   --->   Operation 3237 'or' 'or_ln941_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%xor_ln941_176 = xor i1 %p_Result_301, i1 1"   --->   Operation 3238 'xor' 'xor_ln941_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3239 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_117 = and i1 %or_ln941_58, i1 %xor_ln941_176"   --->   Operation 3239 'and' 'overflow_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%xor_ln942_117 = xor i1 %deleted_ones_116, i1 1"   --->   Operation 3240 'xor' 'xor_ln942_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3241 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_58 = or i1 %xor_ln942_116, i1 %xor_ln942_117"   --->   Operation 3241 'or' 'or_ln942_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_58)   --->   "%xor_ln942_186 = xor i1 %and_ln937_58, i1 %or_ln942_58"   --->   Operation 3242 'xor' 'xor_ln942_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_58)   --->   "%underflow_58 = and i1 %xor_ln942_186, i1 %p_Result_301"   --->   Operation 3243 'and' 'underflow_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3244 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_58 = or i1 %overflow_117, i1 %underflow_58"   --->   Operation 3244 'or' 'or_ln392_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3245 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59"   --->   Operation 3245 'mul' 'r_V_188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3246 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_188, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3246 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3247 [1/1] (0.00ns)   --->   "%p_Result_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 31"   --->   Operation 3247 'bitselect' 'p_Result_306' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3248 [1/1] (0.00ns)   --->   "%tp_V_177 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_188, i32 10, i32 25"   --->   Operation 3248 'partselect' 'tp_V_177' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3249 [1/1] (0.00ns)   --->   "%p_Result_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 25"   --->   Operation 3249 'bitselect' 'p_Result_307' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3250 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 9"   --->   Operation 3250 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3251 [1/1] (0.00ns)   --->   "%zext_ln423_59 = zext i1 %tmp_488"   --->   Operation 3251 'zext' 'zext_ln423_59' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3252 [1/1] (0.85ns)   --->   "%tp_V_178 = add i16 %zext_ln423_59, i16 %tp_V_177"   --->   Operation 3252 'add' 'tp_V_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3253 [1/1] (0.00ns)   --->   "%p_Result_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_178, i32 15"   --->   Operation 3253 'bitselect' 'p_Result_308' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3254 [1/1] (0.28ns)   --->   "%xor_ln942_118 = xor i1 %p_Result_308, i1 1"   --->   Operation 3254 'xor' 'xor_ln942_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3255 [1/1] (0.28ns)   --->   "%carry_119 = and i1 %p_Result_307, i1 %xor_ln942_118"   --->   Operation 3255 'and' 'carry_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_188, i32 27, i32 31"   --->   Operation 3256 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3257 [1/1] (0.75ns)   --->   "%Range2_all_ones_59 = icmp_eq  i5 %tmp_354, i5 31"   --->   Operation 3257 'icmp' 'Range2_all_ones_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_188, i32 26, i32 31"   --->   Operation 3258 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3259 [1/1] (0.78ns)   --->   "%Range1_all_ones_118 = icmp_eq  i6 %tmp_356, i6 63"   --->   Operation 3259 'icmp' 'Range1_all_ones_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3260 [1/1] (0.78ns)   --->   "%Range1_all_zeros_59 = icmp_eq  i6 %tmp_356, i6 0"   --->   Operation 3260 'icmp' 'Range1_all_zeros_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%deleted_zeros_59 = select i1 %carry_119, i1 %Range1_all_ones_118, i1 %Range1_all_zeros_59"   --->   Operation 3261 'select' 'deleted_zeros_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 26"   --->   Operation 3262 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%xor_ln936_59 = xor i1 %tmp_490, i1 1"   --->   Operation 3263 'xor' 'xor_ln936_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%and_ln936_59 = and i1 %Range2_all_ones_59, i1 %xor_ln936_59"   --->   Operation 3264 'and' 'and_ln936_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%deleted_ones_118 = select i1 %carry_119, i1 %and_ln936_59, i1 %Range1_all_ones_118"   --->   Operation 3265 'select' 'deleted_ones_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_59)   --->   "%and_ln937_59 = and i1 %carry_119, i1 %Range1_all_ones_118"   --->   Operation 3266 'and' 'and_ln937_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%xor_ln941_178 = xor i1 %deleted_zeros_59, i1 1"   --->   Operation 3267 'xor' 'xor_ln941_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%or_ln941_59 = or i1 %p_Result_308, i1 %xor_ln941_178"   --->   Operation 3268 'or' 'or_ln941_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%xor_ln941_179 = xor i1 %p_Result_306, i1 1"   --->   Operation 3269 'xor' 'xor_ln941_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3270 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_119 = and i1 %or_ln941_59, i1 %xor_ln941_179"   --->   Operation 3270 'and' 'overflow_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%xor_ln942_119 = xor i1 %deleted_ones_118, i1 1"   --->   Operation 3271 'xor' 'xor_ln942_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3272 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_59 = or i1 %xor_ln942_118, i1 %xor_ln942_119"   --->   Operation 3272 'or' 'or_ln942_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_59)   --->   "%xor_ln942_187 = xor i1 %and_ln937_59, i1 %or_ln942_59"   --->   Operation 3273 'xor' 'xor_ln942_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_59)   --->   "%underflow_59 = and i1 %xor_ln942_187, i1 %p_Result_306"   --->   Operation 3274 'and' 'underflow_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3275 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_59 = or i1 %overflow_119, i1 %underflow_59"   --->   Operation 3275 'or' 'or_ln392_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3276 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60"   --->   Operation 3276 'mul' 'r_V_189' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3277 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61"   --->   Operation 3277 'mul' 'r_V_190' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3278 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62"   --->   Operation 3278 'mul' 'r_V_191' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3279 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63"   --->   Operation 3279 'mul' 'r_V_192' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 2.77>
ST_37 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node tp_V_176)   --->   "%select_ln392_175 = select i1 %overflow_117, i16 32767, i16 32768"   --->   Operation 3280 'select' 'select_ln392_175' <Predicate = (or_ln392_58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3281 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_176 = select i1 %or_ln392_58, i16 %select_ln392_175, i16 %tp_V_175"   --->   Operation 3281 'select' 'tp_V_176' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln859_116 = sext i16 %sum_V_116"   --->   Operation 3282 'sext' 'sext_ln859_116' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln859_117 = sext i16 %tp_V_176"   --->   Operation 3283 'sext' 'sext_ln859_117' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3284 [1/1] (0.85ns)   --->   "%ret_V_58 = add i17 %sext_ln859_117, i17 %sext_ln859_116"   --->   Operation 3284 'add' 'ret_V_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3285 [1/1] (0.00ns)   --->   "%p_Result_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_58, i32 16"   --->   Operation 3285 'bitselect' 'p_Result_304' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3286 [1/1] (0.85ns)   --->   "%sum_V_117 = add i16 %tp_V_176, i16 %sum_V_116"   --->   Operation 3286 'add' 'sum_V_117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3287 [1/1] (0.00ns)   --->   "%p_Result_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_117, i32 15"   --->   Operation 3287 'bitselect' 'p_Result_305' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%xor_ln941_177 = xor i1 %p_Result_304, i1 1"   --->   Operation 3288 'xor' 'xor_ln941_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%overflow_118 = and i1 %p_Result_305, i1 %xor_ln941_177"   --->   Operation 3289 'and' 'overflow_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%xor_ln348_59 = xor i1 %p_Result_304, i1 %p_Result_305"   --->   Operation 3290 'xor' 'xor_ln348_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%select_ln392_177 = select i1 %overflow_118, i16 32767, i16 32768"   --->   Operation 3291 'select' 'select_ln392_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3292 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_118 = select i1 %xor_ln348_59, i16 %select_ln392_177, i16 %sum_V_117"   --->   Operation 3292 'select' 'sum_V_118' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node tp_V_179)   --->   "%select_ln392_178 = select i1 %overflow_119, i16 32767, i16 32768"   --->   Operation 3293 'select' 'select_ln392_178' <Predicate = (or_ln392_59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3294 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_179 = select i1 %or_ln392_59, i16 %select_ln392_178, i16 %tp_V_178"   --->   Operation 3294 'select' 'tp_V_179' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln859_118 = sext i16 %sum_V_118"   --->   Operation 3295 'sext' 'sext_ln859_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln859_119 = sext i16 %tp_V_179"   --->   Operation 3296 'sext' 'sext_ln859_119' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3297 [1/1] (0.85ns)   --->   "%ret_V_59 = add i17 %sext_ln859_119, i17 %sext_ln859_118"   --->   Operation 3297 'add' 'ret_V_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3298 [1/1] (0.00ns)   --->   "%p_Result_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_59, i32 16"   --->   Operation 3298 'bitselect' 'p_Result_309' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3299 [1/1] (0.85ns)   --->   "%sum_V_119 = add i16 %tp_V_179, i16 %sum_V_118"   --->   Operation 3299 'add' 'sum_V_119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3300 [1/1] (0.00ns)   --->   "%p_Result_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_119, i32 15"   --->   Operation 3300 'bitselect' 'p_Result_310' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%xor_ln941_180 = xor i1 %p_Result_309, i1 1"   --->   Operation 3301 'xor' 'xor_ln941_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%overflow_120 = and i1 %p_Result_310, i1 %xor_ln941_180"   --->   Operation 3302 'and' 'overflow_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%xor_ln348_60 = xor i1 %p_Result_309, i1 %p_Result_310"   --->   Operation 3303 'xor' 'xor_ln348_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%select_ln392_180 = select i1 %overflow_120, i16 32767, i16 32768"   --->   Operation 3304 'select' 'select_ln392_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3305 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_120 = select i1 %xor_ln348_60, i16 %select_ln392_180, i16 %sum_V_119"   --->   Operation 3305 'select' 'sum_V_120' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3306 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60"   --->   Operation 3306 'mul' 'r_V_189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3307 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_189, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3307 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3308 [1/1] (0.00ns)   --->   "%p_Result_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 31"   --->   Operation 3308 'bitselect' 'p_Result_311' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3309 [1/1] (0.00ns)   --->   "%tp_V_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_189, i32 10, i32 25"   --->   Operation 3309 'partselect' 'tp_V_180' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3310 [1/1] (0.00ns)   --->   "%p_Result_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 25"   --->   Operation 3310 'bitselect' 'p_Result_312' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3311 [1/1] (0.00ns)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 9"   --->   Operation 3311 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln423_60 = zext i1 %tmp_495"   --->   Operation 3312 'zext' 'zext_ln423_60' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3313 [1/1] (0.85ns)   --->   "%tp_V_181 = add i16 %zext_ln423_60, i16 %tp_V_180"   --->   Operation 3313 'add' 'tp_V_181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3314 [1/1] (0.00ns)   --->   "%p_Result_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_181, i32 15"   --->   Operation 3314 'bitselect' 'p_Result_313' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3315 [1/1] (0.28ns)   --->   "%xor_ln942_120 = xor i1 %p_Result_313, i1 1"   --->   Operation 3315 'xor' 'xor_ln942_120' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3316 [1/1] (0.28ns)   --->   "%carry_121 = and i1 %p_Result_312, i1 %xor_ln942_120"   --->   Operation 3316 'and' 'carry_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3317 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_189, i32 27, i32 31"   --->   Operation 3317 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3318 [1/1] (0.75ns)   --->   "%Range2_all_ones_60 = icmp_eq  i5 %tmp_358, i5 31"   --->   Operation 3318 'icmp' 'Range2_all_ones_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3319 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_189, i32 26, i32 31"   --->   Operation 3319 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3320 [1/1] (0.78ns)   --->   "%Range1_all_ones_120 = icmp_eq  i6 %tmp_359, i6 63"   --->   Operation 3320 'icmp' 'Range1_all_ones_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3321 [1/1] (0.78ns)   --->   "%Range1_all_zeros_60 = icmp_eq  i6 %tmp_359, i6 0"   --->   Operation 3321 'icmp' 'Range1_all_zeros_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%deleted_zeros_60 = select i1 %carry_121, i1 %Range1_all_ones_120, i1 %Range1_all_zeros_60"   --->   Operation 3322 'select' 'deleted_zeros_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 26"   --->   Operation 3323 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%xor_ln936_60 = xor i1 %tmp_497, i1 1"   --->   Operation 3324 'xor' 'xor_ln936_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%and_ln936_60 = and i1 %Range2_all_ones_60, i1 %xor_ln936_60"   --->   Operation 3325 'and' 'and_ln936_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%deleted_ones_120 = select i1 %carry_121, i1 %and_ln936_60, i1 %Range1_all_ones_120"   --->   Operation 3326 'select' 'deleted_ones_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_60)   --->   "%and_ln937_60 = and i1 %carry_121, i1 %Range1_all_ones_120"   --->   Operation 3327 'and' 'and_ln937_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%xor_ln941_181 = xor i1 %deleted_zeros_60, i1 1"   --->   Operation 3328 'xor' 'xor_ln941_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%or_ln941_60 = or i1 %p_Result_313, i1 %xor_ln941_181"   --->   Operation 3329 'or' 'or_ln941_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%xor_ln941_182 = xor i1 %p_Result_311, i1 1"   --->   Operation 3330 'xor' 'xor_ln941_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3331 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_121 = and i1 %or_ln941_60, i1 %xor_ln941_182"   --->   Operation 3331 'and' 'overflow_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%xor_ln942_121 = xor i1 %deleted_ones_120, i1 1"   --->   Operation 3332 'xor' 'xor_ln942_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3333 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_60 = or i1 %xor_ln942_120, i1 %xor_ln942_121"   --->   Operation 3333 'or' 'or_ln942_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_60)   --->   "%xor_ln942_188 = xor i1 %and_ln937_60, i1 %or_ln942_60"   --->   Operation 3334 'xor' 'xor_ln942_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_60)   --->   "%underflow_60 = and i1 %xor_ln942_188, i1 %p_Result_311"   --->   Operation 3335 'and' 'underflow_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3336 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_60 = or i1 %overflow_121, i1 %underflow_60"   --->   Operation 3336 'or' 'or_ln392_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3337 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61"   --->   Operation 3337 'mul' 'r_V_190' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3338 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_190, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3338 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3339 [1/1] (0.00ns)   --->   "%p_Result_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 31"   --->   Operation 3339 'bitselect' 'p_Result_316' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3340 [1/1] (0.00ns)   --->   "%tp_V_183 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_190, i32 10, i32 25"   --->   Operation 3340 'partselect' 'tp_V_183' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3341 [1/1] (0.00ns)   --->   "%p_Result_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 25"   --->   Operation 3341 'bitselect' 'p_Result_317' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3342 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 9"   --->   Operation 3342 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln423_61 = zext i1 %tmp_502"   --->   Operation 3343 'zext' 'zext_ln423_61' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3344 [1/1] (0.85ns)   --->   "%tp_V_184 = add i16 %zext_ln423_61, i16 %tp_V_183"   --->   Operation 3344 'add' 'tp_V_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3345 [1/1] (0.00ns)   --->   "%p_Result_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_184, i32 15"   --->   Operation 3345 'bitselect' 'p_Result_318' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3346 [1/1] (0.28ns)   --->   "%xor_ln942_122 = xor i1 %p_Result_318, i1 1"   --->   Operation 3346 'xor' 'xor_ln942_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3347 [1/1] (0.28ns)   --->   "%carry_123 = and i1 %p_Result_317, i1 %xor_ln942_122"   --->   Operation 3347 'and' 'carry_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3348 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_190, i32 27, i32 31"   --->   Operation 3348 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3349 [1/1] (0.75ns)   --->   "%Range2_all_ones_61 = icmp_eq  i5 %tmp_360, i5 31"   --->   Operation 3349 'icmp' 'Range2_all_ones_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_190, i32 26, i32 31"   --->   Operation 3350 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3351 [1/1] (0.78ns)   --->   "%Range1_all_ones_122 = icmp_eq  i6 %tmp_361, i6 63"   --->   Operation 3351 'icmp' 'Range1_all_ones_122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3352 [1/1] (0.78ns)   --->   "%Range1_all_zeros_61 = icmp_eq  i6 %tmp_361, i6 0"   --->   Operation 3352 'icmp' 'Range1_all_zeros_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%deleted_zeros_61 = select i1 %carry_123, i1 %Range1_all_ones_122, i1 %Range1_all_zeros_61"   --->   Operation 3353 'select' 'deleted_zeros_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 26"   --->   Operation 3354 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%xor_ln936_61 = xor i1 %tmp_504, i1 1"   --->   Operation 3355 'xor' 'xor_ln936_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%and_ln936_61 = and i1 %Range2_all_ones_61, i1 %xor_ln936_61"   --->   Operation 3356 'and' 'and_ln936_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%deleted_ones_122 = select i1 %carry_123, i1 %and_ln936_61, i1 %Range1_all_ones_122"   --->   Operation 3357 'select' 'deleted_ones_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_61)   --->   "%and_ln937_61 = and i1 %carry_123, i1 %Range1_all_ones_122"   --->   Operation 3358 'and' 'and_ln937_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%xor_ln941_184 = xor i1 %deleted_zeros_61, i1 1"   --->   Operation 3359 'xor' 'xor_ln941_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%or_ln941_61 = or i1 %p_Result_318, i1 %xor_ln941_184"   --->   Operation 3360 'or' 'or_ln941_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%xor_ln941_185 = xor i1 %p_Result_316, i1 1"   --->   Operation 3361 'xor' 'xor_ln941_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3362 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_123 = and i1 %or_ln941_61, i1 %xor_ln941_185"   --->   Operation 3362 'and' 'overflow_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%xor_ln942_123 = xor i1 %deleted_ones_122, i1 1"   --->   Operation 3363 'xor' 'xor_ln942_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3364 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_61 = or i1 %xor_ln942_122, i1 %xor_ln942_123"   --->   Operation 3364 'or' 'or_ln942_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_61)   --->   "%xor_ln942_189 = xor i1 %and_ln937_61, i1 %or_ln942_61"   --->   Operation 3365 'xor' 'xor_ln942_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_61)   --->   "%underflow_61 = and i1 %xor_ln942_189, i1 %p_Result_316"   --->   Operation 3366 'and' 'underflow_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3367 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_61 = or i1 %overflow_123, i1 %underflow_61"   --->   Operation 3367 'or' 'or_ln392_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3368 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62"   --->   Operation 3368 'mul' 'r_V_191' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3369 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63"   --->   Operation 3369 'mul' 'r_V_192' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 2.77>
ST_38 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node tp_V_182)   --->   "%select_ln392_181 = select i1 %overflow_121, i16 32767, i16 32768"   --->   Operation 3370 'select' 'select_ln392_181' <Predicate = (or_ln392_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3371 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_182 = select i1 %or_ln392_60, i16 %select_ln392_181, i16 %tp_V_181"   --->   Operation 3371 'select' 'tp_V_182' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln859_120 = sext i16 %sum_V_120"   --->   Operation 3372 'sext' 'sext_ln859_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln859_121 = sext i16 %tp_V_182"   --->   Operation 3373 'sext' 'sext_ln859_121' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3374 [1/1] (0.85ns)   --->   "%ret_V_60 = add i17 %sext_ln859_121, i17 %sext_ln859_120"   --->   Operation 3374 'add' 'ret_V_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3375 [1/1] (0.00ns)   --->   "%p_Result_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_60, i32 16"   --->   Operation 3375 'bitselect' 'p_Result_314' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3376 [1/1] (0.85ns)   --->   "%sum_V_121 = add i16 %tp_V_182, i16 %sum_V_120"   --->   Operation 3376 'add' 'sum_V_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3377 [1/1] (0.00ns)   --->   "%p_Result_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_121, i32 15"   --->   Operation 3377 'bitselect' 'p_Result_315' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%xor_ln941_183 = xor i1 %p_Result_314, i1 1"   --->   Operation 3378 'xor' 'xor_ln941_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%overflow_122 = and i1 %p_Result_315, i1 %xor_ln941_183"   --->   Operation 3379 'and' 'overflow_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%xor_ln348_61 = xor i1 %p_Result_314, i1 %p_Result_315"   --->   Operation 3380 'xor' 'xor_ln348_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%select_ln392_183 = select i1 %overflow_122, i16 32767, i16 32768"   --->   Operation 3381 'select' 'select_ln392_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3382 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_122 = select i1 %xor_ln348_61, i16 %select_ln392_183, i16 %sum_V_121"   --->   Operation 3382 'select' 'sum_V_122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node tp_V_185)   --->   "%select_ln392_184 = select i1 %overflow_123, i16 32767, i16 32768"   --->   Operation 3383 'select' 'select_ln392_184' <Predicate = (or_ln392_61)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3384 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_185 = select i1 %or_ln392_61, i16 %select_ln392_184, i16 %tp_V_184"   --->   Operation 3384 'select' 'tp_V_185' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln859_122 = sext i16 %sum_V_122"   --->   Operation 3385 'sext' 'sext_ln859_122' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln859_123 = sext i16 %tp_V_185"   --->   Operation 3386 'sext' 'sext_ln859_123' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3387 [1/1] (0.85ns)   --->   "%ret_V_61 = add i17 %sext_ln859_123, i17 %sext_ln859_122"   --->   Operation 3387 'add' 'ret_V_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3388 [1/1] (0.00ns)   --->   "%p_Result_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_61, i32 16"   --->   Operation 3388 'bitselect' 'p_Result_319' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3389 [1/1] (0.85ns)   --->   "%sum_V_123 = add i16 %tp_V_185, i16 %sum_V_122"   --->   Operation 3389 'add' 'sum_V_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3390 [1/1] (0.00ns)   --->   "%p_Result_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_123, i32 15"   --->   Operation 3390 'bitselect' 'p_Result_320' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%xor_ln941_186 = xor i1 %p_Result_319, i1 1"   --->   Operation 3391 'xor' 'xor_ln941_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%overflow_124 = and i1 %p_Result_320, i1 %xor_ln941_186"   --->   Operation 3392 'and' 'overflow_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%xor_ln348_62 = xor i1 %p_Result_319, i1 %p_Result_320"   --->   Operation 3393 'xor' 'xor_ln348_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%select_ln392_186 = select i1 %overflow_124, i16 32767, i16 32768"   --->   Operation 3394 'select' 'select_ln392_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3395 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_124 = select i1 %xor_ln348_62, i16 %select_ln392_186, i16 %sum_V_123"   --->   Operation 3395 'select' 'sum_V_124' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3396 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62"   --->   Operation 3396 'mul' 'r_V_191' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3397 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_191, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3397 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3398 [1/1] (0.00ns)   --->   "%p_Result_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 31"   --->   Operation 3398 'bitselect' 'p_Result_321' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3399 [1/1] (0.00ns)   --->   "%tp_V_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_191, i32 10, i32 25"   --->   Operation 3399 'partselect' 'tp_V_186' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3400 [1/1] (0.00ns)   --->   "%p_Result_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 25"   --->   Operation 3400 'bitselect' 'p_Result_322' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3401 [1/1] (0.00ns)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 9"   --->   Operation 3401 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3402 [1/1] (0.00ns)   --->   "%zext_ln423_62 = zext i1 %tmp_509"   --->   Operation 3402 'zext' 'zext_ln423_62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3403 [1/1] (0.85ns)   --->   "%tp_V_187 = add i16 %zext_ln423_62, i16 %tp_V_186"   --->   Operation 3403 'add' 'tp_V_187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3404 [1/1] (0.00ns)   --->   "%p_Result_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_187, i32 15"   --->   Operation 3404 'bitselect' 'p_Result_323' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3405 [1/1] (0.28ns)   --->   "%xor_ln942_124 = xor i1 %p_Result_323, i1 1"   --->   Operation 3405 'xor' 'xor_ln942_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3406 [1/1] (0.28ns)   --->   "%carry_125 = and i1 %p_Result_322, i1 %xor_ln942_124"   --->   Operation 3406 'and' 'carry_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3407 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_191, i32 27, i32 31"   --->   Operation 3407 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3408 [1/1] (0.75ns)   --->   "%Range2_all_ones_62 = icmp_eq  i5 %tmp_363, i5 31"   --->   Operation 3408 'icmp' 'Range2_all_ones_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3409 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_191, i32 26, i32 31"   --->   Operation 3409 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3410 [1/1] (0.78ns)   --->   "%Range1_all_ones_124 = icmp_eq  i6 %tmp_365, i6 63"   --->   Operation 3410 'icmp' 'Range1_all_ones_124' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3411 [1/1] (0.78ns)   --->   "%Range1_all_zeros_62 = icmp_eq  i6 %tmp_365, i6 0"   --->   Operation 3411 'icmp' 'Range1_all_zeros_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%deleted_zeros_62 = select i1 %carry_125, i1 %Range1_all_ones_124, i1 %Range1_all_zeros_62"   --->   Operation 3412 'select' 'deleted_zeros_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 26"   --->   Operation 3413 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%xor_ln936_62 = xor i1 %tmp_511, i1 1"   --->   Operation 3414 'xor' 'xor_ln936_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%and_ln936_62 = and i1 %Range2_all_ones_62, i1 %xor_ln936_62"   --->   Operation 3415 'and' 'and_ln936_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%deleted_ones_124 = select i1 %carry_125, i1 %and_ln936_62, i1 %Range1_all_ones_124"   --->   Operation 3416 'select' 'deleted_ones_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_62)   --->   "%and_ln937_62 = and i1 %carry_125, i1 %Range1_all_ones_124"   --->   Operation 3417 'and' 'and_ln937_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%xor_ln941_187 = xor i1 %deleted_zeros_62, i1 1"   --->   Operation 3418 'xor' 'xor_ln941_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%or_ln941_62 = or i1 %p_Result_323, i1 %xor_ln941_187"   --->   Operation 3419 'or' 'or_ln941_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%xor_ln941_188 = xor i1 %p_Result_321, i1 1"   --->   Operation 3420 'xor' 'xor_ln941_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3421 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_125 = and i1 %or_ln941_62, i1 %xor_ln941_188"   --->   Operation 3421 'and' 'overflow_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%xor_ln942_125 = xor i1 %deleted_ones_124, i1 1"   --->   Operation 3422 'xor' 'xor_ln942_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3423 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_62 = or i1 %xor_ln942_124, i1 %xor_ln942_125"   --->   Operation 3423 'or' 'or_ln942_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_62)   --->   "%xor_ln942_190 = xor i1 %and_ln937_62, i1 %or_ln942_62"   --->   Operation 3424 'xor' 'xor_ln942_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_62)   --->   "%underflow_62 = and i1 %xor_ln942_190, i1 %p_Result_321"   --->   Operation 3425 'and' 'underflow_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3426 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_62 = or i1 %overflow_125, i1 %underflow_62"   --->   Operation 3426 'or' 'or_ln392_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3427 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63"   --->   Operation 3427 'mul' 'r_V_192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3428 [1/1] (0.00ns)   --->   "%specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_192, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 3428 'specfucore' 'specfucore_ln1319' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3429 [1/1] (0.00ns)   --->   "%p_Result_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 31"   --->   Operation 3429 'bitselect' 'p_Result_326' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3430 [1/1] (0.00ns)   --->   "%tp_V_189 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_192, i32 10, i32 25"   --->   Operation 3430 'partselect' 'tp_V_189' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3431 [1/1] (0.00ns)   --->   "%p_Result_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 25"   --->   Operation 3431 'bitselect' 'p_Result_327' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 9"   --->   Operation 3432 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3433 [1/1] (0.00ns)   --->   "%zext_ln423_63 = zext i1 %tmp_516"   --->   Operation 3433 'zext' 'zext_ln423_63' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3434 [1/1] (0.85ns)   --->   "%tp_V_190 = add i16 %zext_ln423_63, i16 %tp_V_189"   --->   Operation 3434 'add' 'tp_V_190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3435 [1/1] (0.00ns)   --->   "%p_Result_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_190, i32 15"   --->   Operation 3435 'bitselect' 'p_Result_328' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3436 [1/1] (0.28ns)   --->   "%xor_ln942_126 = xor i1 %p_Result_328, i1 1"   --->   Operation 3436 'xor' 'xor_ln942_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3437 [1/1] (0.28ns)   --->   "%carry_127 = and i1 %p_Result_327, i1 %xor_ln942_126"   --->   Operation 3437 'and' 'carry_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3438 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_192, i32 27, i32 31"   --->   Operation 3438 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3439 [1/1] (0.75ns)   --->   "%Range2_all_ones_63 = icmp_eq  i5 %tmp_366, i5 31"   --->   Operation 3439 'icmp' 'Range2_all_ones_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3440 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_192, i32 26, i32 31"   --->   Operation 3440 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3441 [1/1] (0.78ns)   --->   "%Range1_all_ones_126 = icmp_eq  i6 %tmp_367, i6 63"   --->   Operation 3441 'icmp' 'Range1_all_ones_126' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3442 [1/1] (0.78ns)   --->   "%Range1_all_zeros_63 = icmp_eq  i6 %tmp_367, i6 0"   --->   Operation 3442 'icmp' 'Range1_all_zeros_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%deleted_zeros_63 = select i1 %carry_127, i1 %Range1_all_ones_126, i1 %Range1_all_zeros_63"   --->   Operation 3443 'select' 'deleted_zeros_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 26"   --->   Operation 3444 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%xor_ln936_63 = xor i1 %tmp_518, i1 1"   --->   Operation 3445 'xor' 'xor_ln936_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%and_ln936_63 = and i1 %Range2_all_ones_63, i1 %xor_ln936_63"   --->   Operation 3446 'and' 'and_ln936_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%deleted_ones_126 = select i1 %carry_127, i1 %and_ln936_63, i1 %Range1_all_ones_126"   --->   Operation 3447 'select' 'deleted_ones_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_63)   --->   "%and_ln937_63 = and i1 %carry_127, i1 %Range1_all_ones_126"   --->   Operation 3448 'and' 'and_ln937_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%xor_ln941_190 = xor i1 %deleted_zeros_63, i1 1"   --->   Operation 3449 'xor' 'xor_ln941_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%or_ln941_63 = or i1 %p_Result_328, i1 %xor_ln941_190"   --->   Operation 3450 'or' 'or_ln941_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%xor_ln941_191 = xor i1 %p_Result_326, i1 1"   --->   Operation 3451 'xor' 'xor_ln941_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3452 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_127 = and i1 %or_ln941_63, i1 %xor_ln941_191"   --->   Operation 3452 'and' 'overflow_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%xor_ln942_127 = xor i1 %deleted_ones_126, i1 1"   --->   Operation 3453 'xor' 'xor_ln942_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3454 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_63 = or i1 %xor_ln942_126, i1 %xor_ln942_127"   --->   Operation 3454 'or' 'or_ln942_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_63)   --->   "%xor_ln942_191 = xor i1 %and_ln937_63, i1 %or_ln942_63"   --->   Operation 3455 'xor' 'xor_ln942_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_63)   --->   "%underflow_63 = and i1 %xor_ln942_191, i1 %p_Result_326"   --->   Operation 3456 'and' 'underflow_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3457 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_63 = or i1 %overflow_127, i1 %underflow_63"   --->   Operation 3457 'or' 'or_ln392_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.77>
ST_39 : Operation 3458 [1/1] (0.00ns)   --->   "%empty_229 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 3458 'speclooptripcount' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3459 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_60" [dense/dense.cpp:104]   --->   Operation 3459 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3460 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [dense/dense.cpp:101]   --->   Operation 3460 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3461 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [dense/dense.cpp:108]   --->   Operation 3461 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3462 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin" [dense/dense.cpp:108]   --->   Operation 3462 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3463 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [dense/dense.cpp:108]   --->   Operation 3463 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3464 [1/1] (0.00ns)   --->   "%rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1" [dense/dense.cpp:108]   --->   Operation 3464 'specregionend' 'rend379' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3465 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [dense/dense.cpp:108]   --->   Operation 3465 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3466 [1/1] (0.00ns)   --->   "%rend263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin2" [dense/dense.cpp:108]   --->   Operation 3466 'specregionend' 'rend263' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3467 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [dense/dense.cpp:108]   --->   Operation 3467 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3468 [1/1] (0.00ns)   --->   "%rend285 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3" [dense/dense.cpp:108]   --->   Operation 3468 'specregionend' 'rend285' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3469 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [dense/dense.cpp:108]   --->   Operation 3469 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3470 [1/1] (0.00ns)   --->   "%rend307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin4" [dense/dense.cpp:108]   --->   Operation 3470 'specregionend' 'rend307' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3471 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [dense/dense.cpp:108]   --->   Operation 3471 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3472 [1/1] (0.00ns)   --->   "%rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin5" [dense/dense.cpp:108]   --->   Operation 3472 'specregionend' 'rend329' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3473 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [dense/dense.cpp:108]   --->   Operation 3473 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3474 [1/1] (0.00ns)   --->   "%rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6" [dense/dense.cpp:108]   --->   Operation 3474 'specregionend' 'rend351' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3475 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [dense/dense.cpp:108]   --->   Operation 3475 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3476 [1/1] (0.00ns)   --->   "%rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin7" [dense/dense.cpp:108]   --->   Operation 3476 'specregionend' 'rend373' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3477 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [dense/dense.cpp:108]   --->   Operation 3477 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3478 [1/1] (0.00ns)   --->   "%rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8" [dense/dense.cpp:108]   --->   Operation 3478 'specregionend' 'rend383' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3479 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [dense/dense.cpp:108]   --->   Operation 3479 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3480 [1/1] (0.00ns)   --->   "%rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin9" [dense/dense.cpp:108]   --->   Operation 3480 'specregionend' 'rend385' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3481 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [dense/dense.cpp:108]   --->   Operation 3481 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3482 [1/1] (0.00ns)   --->   "%rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin10" [dense/dense.cpp:108]   --->   Operation 3482 'specregionend' 'rend387' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3483 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [dense/dense.cpp:108]   --->   Operation 3483 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3484 [1/1] (0.00ns)   --->   "%rend265 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin11" [dense/dense.cpp:108]   --->   Operation 3484 'specregionend' 'rend265' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3485 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [dense/dense.cpp:108]   --->   Operation 3485 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3486 [1/1] (0.00ns)   --->   "%rend267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin12" [dense/dense.cpp:108]   --->   Operation 3486 'specregionend' 'rend267' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3487 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [dense/dense.cpp:108]   --->   Operation 3487 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3488 [1/1] (0.00ns)   --->   "%rend269 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13" [dense/dense.cpp:108]   --->   Operation 3488 'specregionend' 'rend269' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3489 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [dense/dense.cpp:108]   --->   Operation 3489 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3490 [1/1] (0.00ns)   --->   "%rend271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14" [dense/dense.cpp:108]   --->   Operation 3490 'specregionend' 'rend271' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3491 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [dense/dense.cpp:108]   --->   Operation 3491 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3492 [1/1] (0.00ns)   --->   "%rend273 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15" [dense/dense.cpp:108]   --->   Operation 3492 'specregionend' 'rend273' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3493 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [dense/dense.cpp:108]   --->   Operation 3493 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3494 [1/1] (0.00ns)   --->   "%rend275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin16" [dense/dense.cpp:108]   --->   Operation 3494 'specregionend' 'rend275' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3495 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [dense/dense.cpp:108]   --->   Operation 3495 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3496 [1/1] (0.00ns)   --->   "%rend277 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin17" [dense/dense.cpp:108]   --->   Operation 3496 'specregionend' 'rend277' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3497 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [dense/dense.cpp:108]   --->   Operation 3497 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3498 [1/1] (0.00ns)   --->   "%rend279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin18" [dense/dense.cpp:108]   --->   Operation 3498 'specregionend' 'rend279' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3499 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [dense/dense.cpp:108]   --->   Operation 3499 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3500 [1/1] (0.00ns)   --->   "%rend281 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin19" [dense/dense.cpp:108]   --->   Operation 3500 'specregionend' 'rend281' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3501 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [dense/dense.cpp:108]   --->   Operation 3501 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3502 [1/1] (0.00ns)   --->   "%rend283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin20" [dense/dense.cpp:108]   --->   Operation 3502 'specregionend' 'rend283' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3503 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [dense/dense.cpp:108]   --->   Operation 3503 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3504 [1/1] (0.00ns)   --->   "%rend287 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin21" [dense/dense.cpp:108]   --->   Operation 3504 'specregionend' 'rend287' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3505 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [dense/dense.cpp:108]   --->   Operation 3505 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3506 [1/1] (0.00ns)   --->   "%rend289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin22" [dense/dense.cpp:108]   --->   Operation 3506 'specregionend' 'rend289' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3507 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [dense/dense.cpp:108]   --->   Operation 3507 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3508 [1/1] (0.00ns)   --->   "%rend291 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin23" [dense/dense.cpp:108]   --->   Operation 3508 'specregionend' 'rend291' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3509 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [dense/dense.cpp:108]   --->   Operation 3509 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3510 [1/1] (0.00ns)   --->   "%rend293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin24" [dense/dense.cpp:108]   --->   Operation 3510 'specregionend' 'rend293' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3511 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [dense/dense.cpp:108]   --->   Operation 3511 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3512 [1/1] (0.00ns)   --->   "%rend295 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin25" [dense/dense.cpp:108]   --->   Operation 3512 'specregionend' 'rend295' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3513 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [dense/dense.cpp:108]   --->   Operation 3513 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3514 [1/1] (0.00ns)   --->   "%rend297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin26" [dense/dense.cpp:108]   --->   Operation 3514 'specregionend' 'rend297' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3515 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [dense/dense.cpp:108]   --->   Operation 3515 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3516 [1/1] (0.00ns)   --->   "%rend299 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin27" [dense/dense.cpp:108]   --->   Operation 3516 'specregionend' 'rend299' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3517 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [dense/dense.cpp:108]   --->   Operation 3517 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3518 [1/1] (0.00ns)   --->   "%rend301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin28" [dense/dense.cpp:108]   --->   Operation 3518 'specregionend' 'rend301' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3519 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [dense/dense.cpp:108]   --->   Operation 3519 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3520 [1/1] (0.00ns)   --->   "%rend303 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin29" [dense/dense.cpp:108]   --->   Operation 3520 'specregionend' 'rend303' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3521 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [dense/dense.cpp:108]   --->   Operation 3521 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3522 [1/1] (0.00ns)   --->   "%rend305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin30" [dense/dense.cpp:108]   --->   Operation 3522 'specregionend' 'rend305' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3523 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [dense/dense.cpp:108]   --->   Operation 3523 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3524 [1/1] (0.00ns)   --->   "%rend309 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin31" [dense/dense.cpp:108]   --->   Operation 3524 'specregionend' 'rend309' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3525 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [dense/dense.cpp:108]   --->   Operation 3525 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3526 [1/1] (0.00ns)   --->   "%rend311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin32" [dense/dense.cpp:108]   --->   Operation 3526 'specregionend' 'rend311' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3527 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [dense/dense.cpp:108]   --->   Operation 3527 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3528 [1/1] (0.00ns)   --->   "%rend313 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin33" [dense/dense.cpp:108]   --->   Operation 3528 'specregionend' 'rend313' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3529 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [dense/dense.cpp:108]   --->   Operation 3529 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3530 [1/1] (0.00ns)   --->   "%rend315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin34" [dense/dense.cpp:108]   --->   Operation 3530 'specregionend' 'rend315' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3531 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [dense/dense.cpp:108]   --->   Operation 3531 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3532 [1/1] (0.00ns)   --->   "%rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin35" [dense/dense.cpp:108]   --->   Operation 3532 'specregionend' 'rend317' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3533 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [dense/dense.cpp:108]   --->   Operation 3533 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3534 [1/1] (0.00ns)   --->   "%rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin36" [dense/dense.cpp:108]   --->   Operation 3534 'specregionend' 'rend319' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3535 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [dense/dense.cpp:108]   --->   Operation 3535 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3536 [1/1] (0.00ns)   --->   "%rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin37" [dense/dense.cpp:108]   --->   Operation 3536 'specregionend' 'rend321' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3537 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [dense/dense.cpp:108]   --->   Operation 3537 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3538 [1/1] (0.00ns)   --->   "%rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin38" [dense/dense.cpp:108]   --->   Operation 3538 'specregionend' 'rend323' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3539 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [dense/dense.cpp:108]   --->   Operation 3539 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3540 [1/1] (0.00ns)   --->   "%rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin39" [dense/dense.cpp:108]   --->   Operation 3540 'specregionend' 'rend325' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3541 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [dense/dense.cpp:108]   --->   Operation 3541 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3542 [1/1] (0.00ns)   --->   "%rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin40" [dense/dense.cpp:108]   --->   Operation 3542 'specregionend' 'rend327' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3543 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [dense/dense.cpp:108]   --->   Operation 3543 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3544 [1/1] (0.00ns)   --->   "%rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin41" [dense/dense.cpp:108]   --->   Operation 3544 'specregionend' 'rend331' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3545 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [dense/dense.cpp:108]   --->   Operation 3545 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3546 [1/1] (0.00ns)   --->   "%rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin42" [dense/dense.cpp:108]   --->   Operation 3546 'specregionend' 'rend333' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3547 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [dense/dense.cpp:108]   --->   Operation 3547 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3548 [1/1] (0.00ns)   --->   "%rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin43" [dense/dense.cpp:108]   --->   Operation 3548 'specregionend' 'rend335' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3549 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [dense/dense.cpp:108]   --->   Operation 3549 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3550 [1/1] (0.00ns)   --->   "%rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin44" [dense/dense.cpp:108]   --->   Operation 3550 'specregionend' 'rend337' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3551 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [dense/dense.cpp:108]   --->   Operation 3551 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3552 [1/1] (0.00ns)   --->   "%rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin45" [dense/dense.cpp:108]   --->   Operation 3552 'specregionend' 'rend339' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3553 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [dense/dense.cpp:108]   --->   Operation 3553 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3554 [1/1] (0.00ns)   --->   "%rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin46" [dense/dense.cpp:108]   --->   Operation 3554 'specregionend' 'rend341' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3555 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [dense/dense.cpp:108]   --->   Operation 3555 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3556 [1/1] (0.00ns)   --->   "%rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin47" [dense/dense.cpp:108]   --->   Operation 3556 'specregionend' 'rend343' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3557 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [dense/dense.cpp:108]   --->   Operation 3557 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3558 [1/1] (0.00ns)   --->   "%rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin48" [dense/dense.cpp:108]   --->   Operation 3558 'specregionend' 'rend345' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3559 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [dense/dense.cpp:108]   --->   Operation 3559 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3560 [1/1] (0.00ns)   --->   "%rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin49" [dense/dense.cpp:108]   --->   Operation 3560 'specregionend' 'rend347' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3561 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [dense/dense.cpp:108]   --->   Operation 3561 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3562 [1/1] (0.00ns)   --->   "%rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin50" [dense/dense.cpp:108]   --->   Operation 3562 'specregionend' 'rend349' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3563 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [dense/dense.cpp:108]   --->   Operation 3563 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3564 [1/1] (0.00ns)   --->   "%rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin51" [dense/dense.cpp:108]   --->   Operation 3564 'specregionend' 'rend353' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3565 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [dense/dense.cpp:108]   --->   Operation 3565 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3566 [1/1] (0.00ns)   --->   "%rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin52" [dense/dense.cpp:108]   --->   Operation 3566 'specregionend' 'rend355' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3567 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [dense/dense.cpp:108]   --->   Operation 3567 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3568 [1/1] (0.00ns)   --->   "%rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin53" [dense/dense.cpp:108]   --->   Operation 3568 'specregionend' 'rend357' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3569 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [dense/dense.cpp:108]   --->   Operation 3569 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3570 [1/1] (0.00ns)   --->   "%rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin54" [dense/dense.cpp:108]   --->   Operation 3570 'specregionend' 'rend359' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3571 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [dense/dense.cpp:108]   --->   Operation 3571 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3572 [1/1] (0.00ns)   --->   "%rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin55" [dense/dense.cpp:108]   --->   Operation 3572 'specregionend' 'rend361' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3573 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [dense/dense.cpp:108]   --->   Operation 3573 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3574 [1/1] (0.00ns)   --->   "%rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin56" [dense/dense.cpp:108]   --->   Operation 3574 'specregionend' 'rend363' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3575 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [dense/dense.cpp:108]   --->   Operation 3575 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3576 [1/1] (0.00ns)   --->   "%rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin57" [dense/dense.cpp:108]   --->   Operation 3576 'specregionend' 'rend365' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3577 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [dense/dense.cpp:108]   --->   Operation 3577 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3578 [1/1] (0.00ns)   --->   "%rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin58" [dense/dense.cpp:108]   --->   Operation 3578 'specregionend' 'rend367' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3579 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [dense/dense.cpp:108]   --->   Operation 3579 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3580 [1/1] (0.00ns)   --->   "%rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin59" [dense/dense.cpp:108]   --->   Operation 3580 'specregionend' 'rend369' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3581 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [dense/dense.cpp:108]   --->   Operation 3581 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3582 [1/1] (0.00ns)   --->   "%rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin60" [dense/dense.cpp:108]   --->   Operation 3582 'specregionend' 'rend371' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3583 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [dense/dense.cpp:108]   --->   Operation 3583 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3584 [1/1] (0.00ns)   --->   "%rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin61" [dense/dense.cpp:108]   --->   Operation 3584 'specregionend' 'rend375' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3585 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [dense/dense.cpp:108]   --->   Operation 3585 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node tp_V_188)   --->   "%select_ln392_187 = select i1 %overflow_125, i16 32767, i16 32768"   --->   Operation 3586 'select' 'select_ln392_187' <Predicate = (or_ln392_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3587 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_188 = select i1 %or_ln392_62, i16 %select_ln392_187, i16 %tp_V_187"   --->   Operation 3587 'select' 'tp_V_188' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3588 [1/1] (0.00ns)   --->   "%rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin62" [dense/dense.cpp:108]   --->   Operation 3588 'specregionend' 'rend377' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln859_124 = sext i16 %sum_V_124"   --->   Operation 3589 'sext' 'sext_ln859_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln859_125 = sext i16 %tp_V_188"   --->   Operation 3590 'sext' 'sext_ln859_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3591 [1/1] (0.85ns)   --->   "%ret_V_62 = add i17 %sext_ln859_125, i17 %sext_ln859_124"   --->   Operation 3591 'add' 'ret_V_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3592 [1/1] (0.00ns)   --->   "%p_Result_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_62, i32 16"   --->   Operation 3592 'bitselect' 'p_Result_324' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3593 [1/1] (0.85ns)   --->   "%sum_V_125 = add i16 %tp_V_188, i16 %sum_V_124"   --->   Operation 3593 'add' 'sum_V_125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3594 [1/1] (0.00ns)   --->   "%p_Result_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_125, i32 15"   --->   Operation 3594 'bitselect' 'p_Result_325' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%xor_ln941_189 = xor i1 %p_Result_324, i1 1"   --->   Operation 3595 'xor' 'xor_ln941_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%overflow_126 = and i1 %p_Result_325, i1 %xor_ln941_189"   --->   Operation 3596 'and' 'overflow_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%xor_ln348_63 = xor i1 %p_Result_324, i1 %p_Result_325"   --->   Operation 3597 'xor' 'xor_ln348_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%select_ln392_189 = select i1 %overflow_126, i16 32767, i16 32768"   --->   Operation 3598 'select' 'select_ln392_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3599 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_126 = select i1 %xor_ln348_63, i16 %select_ln392_189, i16 %sum_V_125"   --->   Operation 3599 'select' 'sum_V_126' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3600 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [dense/dense.cpp:108]   --->   Operation 3600 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node tp_V_191)   --->   "%select_ln392_190 = select i1 %overflow_127, i16 32767, i16 32768"   --->   Operation 3601 'select' 'select_ln392_190' <Predicate = (or_ln392_63)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3602 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_191 = select i1 %or_ln392_63, i16 %select_ln392_190, i16 %tp_V_190"   --->   Operation 3602 'select' 'tp_V_191' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3603 [1/1] (0.00ns)   --->   "%rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin63" [dense/dense.cpp:108]   --->   Operation 3603 'specregionend' 'rend381' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln859_126 = sext i16 %sum_V_126"   --->   Operation 3604 'sext' 'sext_ln859_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln859_127 = sext i16 %tp_V_191"   --->   Operation 3605 'sext' 'sext_ln859_127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3606 [1/1] (0.85ns)   --->   "%ret_V_63 = add i17 %sext_ln859_127, i17 %sext_ln859_126"   --->   Operation 3606 'add' 'ret_V_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3607 [1/1] (0.00ns)   --->   "%p_Result_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_63, i32 16"   --->   Operation 3607 'bitselect' 'p_Result_329' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3608 [1/1] (0.85ns)   --->   "%sum_V_127 = add i16 %tp_V_191, i16 %sum_V_126"   --->   Operation 3608 'add' 'sum_V_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3609 [1/1] (0.00ns)   --->   "%p_Result_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_127, i32 15"   --->   Operation 3609 'bitselect' 'p_Result_330' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%xor_ln941_192 = xor i1 %p_Result_329, i1 1"   --->   Operation 3610 'xor' 'xor_ln941_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%overflow_128 = and i1 %p_Result_330, i1 %xor_ln941_192"   --->   Operation 3611 'and' 'overflow_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%xor_ln348_64 = xor i1 %p_Result_329, i1 %p_Result_330"   --->   Operation 3612 'xor' 'xor_ln348_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%select_ln392_192 = select i1 %overflow_128, i16 32767, i16 32768"   --->   Operation 3613 'select' 'select_ln392_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3614 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V = select i1 %xor_ln348_64, i16 %select_ln392_192, i16 %sum_V_127"   --->   Operation 3614 'select' 'sum_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.23>
ST_40 : Operation 3615 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i5 %i198" [dense/dense.cpp:99]   --->   Operation 3615 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3616 [1/1] (0.00ns)   --->   "%output_buffer_addr = getelementptr i16 %output_buffer, i64 0, i64 %zext_ln99"   --->   Operation 3616 'getelementptr' 'output_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3617 [2/2] (1.23ns)   --->   "%lhs = load i5 %output_buffer_addr"   --->   Operation 3617 'load' 'lhs' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_40 : Operation 3618 [1/1] (0.75ns)   --->   "%icmp_ln99 = icmp_eq  i5 %i198, i5 31" [dense/dense.cpp:99]   --->   Operation 3618 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.23>
ST_41 : Operation 3619 [1/2] (1.23ns)   --->   "%lhs = load i5 %output_buffer_addr"   --->   Operation 3619 'load' 'lhs' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 42 <SV = 41> <Delay = 2.44>
ST_42 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln859_128 = sext i16 %lhs"   --->   Operation 3620 'sext' 'sext_ln859_128' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln859_129 = sext i16 %sum_V"   --->   Operation 3621 'sext' 'sext_ln859_129' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3622 [1/1] (0.85ns)   --->   "%ret_V_64 = add i17 %sext_ln859_128, i17 %sext_ln859_129"   --->   Operation 3622 'add' 'ret_V_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3623 [1/1] (0.00ns)   --->   "%p_Result_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_64, i32 16"   --->   Operation 3623 'bitselect' 'p_Result_331' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3624 [1/1] (0.85ns)   --->   "%p_Val2_334 = add i16 %lhs, i16 %sum_V"   --->   Operation 3624 'add' 'p_Val2_334' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3625 [1/1] (0.00ns)   --->   "%p_Result_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_334, i32 15"   --->   Operation 3625 'bitselect' 'p_Result_332' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%xor_ln941 = xor i1 %p_Result_331, i1 1"   --->   Operation 3626 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%overflow = and i1 %p_Result_332, i1 %xor_ln941"   --->   Operation 3627 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%xor_ln348 = xor i1 %p_Result_331, i1 %p_Result_332"   --->   Operation 3628 'xor' 'xor_ln348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%select_ln392 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 3629 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3630 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348 = select i1 %xor_ln348, i16 %select_ln392, i16 %p_Val2_334"   --->   Operation 3630 'select' 'select_ln348' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3631 [1/1] (1.23ns)   --->   "%store_ln112 = store i16 %select_ln348, i5 %output_buffer_addr" [dense/dense.cpp:112]   --->   Operation 3631 'store' 'store_ln112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_42 : Operation 3632 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.body.split, void %for.end17" [dense/dense.cpp:99]   --->   Operation 3632 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3633 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [dense/dense.cpp:115]   --->   Operation 3633 'ret' 'ret_ln115' <Predicate = (icmp_ln99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dense/dense.cpp:99) [10]  (0.427 ns)

 <State 2>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dense/dense.cpp:99) [10]  (0 ns)
	'add' operation ('i', dense/dense.cpp:99) [13]  (0.789 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j195', dense/dense.cpp:101) with incoming values : ('trunc_ln101', dense/dense.cpp:101) [17]  (0 ns)
	'getelementptr' operation ('input_buffer_addr', dense/dense.cpp:106) [27]  (0 ns)
	'load' operation ('input_buffer_load', dense/dense.cpp:106) on array 'input_buffer' [28]  (1.24 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'load' operation ('input_buffer_load', dense/dense.cpp:106) on array 'input_buffer' [28]  (1.24 ns)
	'mul' operation of DSP[35] ('r.V') [35]  (0.535 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('input_buffer_load_2', dense/dense.cpp:106) on array 'input_buffer' [444]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'load' operation ('input_buffer_load_4', dense/dense.cpp:106) on array 'input_buffer' [860]  (1.24 ns)

 <State 7>: 2ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('r.V') [35]  (0 ns)
	'add' operation ('tp.V') [42]  (0.853 ns)
	'xor' operation ('xor_ln942') [44]  (0.287 ns)
	'and' operation ('carry') [45]  (0.287 ns)
	'select' operation ('deleted_ones') [55]  (0 ns)
	'xor' operation ('xor_ln942_1') [61]  (0 ns)
	'or' operation ('or_ln942') [62]  (0.287 ns)
	'xor' operation ('xor_ln942_128') [63]  (0 ns)
	'and' operation ('underflow') [64]  (0 ns)
	'or' operation ('or_ln392') [66]  (0.287 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_1') [65]  (0 ns)
	'select' operation ('tp.V') [67]  (0.357 ns)
	'add' operation ('sum.V') [73]  (0.853 ns)
	'select' operation ('sum.V') [79]  (0.357 ns)
	'add' operation ('sum.V') [123]  (0.853 ns)
	'select' operation ('sum.V') [129]  (0.357 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_7') [165]  (0 ns)
	'select' operation ('tp.V') [167]  (0.357 ns)
	'add' operation ('ret.V') [171]  (0.853 ns)
	'xor' operation ('xor_ln941_9') [175]  (0 ns)
	'and' operation ('overflow') [176]  (0 ns)
	'select' operation ('select_ln392_9') [178]  (0 ns)
	'select' operation ('sum.V') [179]  (0.357 ns)
	'add' operation ('sum.V') [223]  (0.853 ns)
	'select' operation ('sum.V') [229]  (0.357 ns)

 <State 10>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_13') [273]  (0 ns)
	'select' operation ('tp.V') [275]  (0.357 ns)
	'add' operation ('ret.V') [279]  (0.853 ns)
	'xor' operation ('xor_ln941_15') [283]  (0 ns)
	'and' operation ('overflow') [284]  (0 ns)
	'select' operation ('select_ln392_15') [286]  (0 ns)
	'select' operation ('sum.V') [287]  (0.357 ns)
	'add' operation ('sum.V') [331]  (0.853 ns)
	'select' operation ('sum.V') [337]  (0.357 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_19') [373]  (0 ns)
	'select' operation ('tp.V') [375]  (0.357 ns)
	'add' operation ('ret.V') [379]  (0.853 ns)
	'xor' operation ('xor_ln348_7') [385]  (0 ns)
	'select' operation ('sum.V') [387]  (0.357 ns)
	'add' operation ('ret.V') [429]  (0.853 ns)
	'xor' operation ('xor_ln348_8') [435]  (0 ns)
	'select' operation ('sum.V') [437]  (0.357 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_25') [481]  (0 ns)
	'select' operation ('tp.V') [483]  (0.357 ns)
	'add' operation ('sum.V') [489]  (0.853 ns)
	'select' operation ('sum.V') [495]  (0.357 ns)
	'add' operation ('sum.V') [539]  (0.853 ns)
	'select' operation ('sum.V') [545]  (0.357 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_31') [581]  (0 ns)
	'select' operation ('tp.V') [583]  (0.357 ns)
	'add' operation ('ret.V') [587]  (0.853 ns)
	'xor' operation ('xor_ln348_11') [593]  (0 ns)
	'select' operation ('sum.V') [595]  (0.357 ns)
	'add' operation ('sum.V') [639]  (0.853 ns)
	'select' operation ('sum.V') [645]  (0.357 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_37') [689]  (0 ns)
	'select' operation ('tp.V') [691]  (0.357 ns)
	'add' operation ('sum.V') [697]  (0.853 ns)
	'select' operation ('sum.V') [703]  (0.357 ns)
	'add' operation ('sum.V') [747]  (0.853 ns)
	'select' operation ('sum.V') [753]  (0.357 ns)

 <State 15>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_43') [789]  (0 ns)
	'select' operation ('tp.V') [791]  (0.357 ns)
	'add' operation ('sum.V') [797]  (0.853 ns)
	'select' operation ('sum.V') [803]  (0.357 ns)
	'add' operation ('sum.V') [847]  (0.853 ns)
	'select' operation ('sum.V') [853]  (0.357 ns)

 <State 16>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_49') [897]  (0 ns)
	'select' operation ('tp.V') [899]  (0.357 ns)
	'add' operation ('sum.V') [905]  (0.853 ns)
	'select' operation ('sum.V') [911]  (0.357 ns)
	'add' operation ('sum.V') [955]  (0.853 ns)
	'select' operation ('sum.V') [961]  (0.357 ns)

 <State 17>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_55') [997]  (0 ns)
	'select' operation ('tp.V') [999]  (0.357 ns)
	'add' operation ('sum.V') [1005]  (0.853 ns)
	'select' operation ('sum.V') [1011]  (0.357 ns)
	'add' operation ('ret.V') [1053]  (0.853 ns)
	'xor' operation ('xor_ln348_20') [1059]  (0 ns)
	'select' operation ('sum.V') [1061]  (0.357 ns)

 <State 18>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_61') [1105]  (0 ns)
	'select' operation ('tp.V') [1107]  (0.357 ns)
	'add' operation ('sum.V') [1113]  (0.853 ns)
	'select' operation ('sum.V') [1119]  (0.357 ns)
	'add' operation ('ret.V') [1161]  (0.853 ns)
	'xor' operation ('xor_ln348_22') [1167]  (0 ns)
	'select' operation ('sum.V') [1169]  (0.357 ns)

 <State 19>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_67') [1205]  (0 ns)
	'select' operation ('tp.V') [1207]  (0.357 ns)
	'add' operation ('sum.V') [1213]  (0.853 ns)
	'select' operation ('sum.V') [1219]  (0.357 ns)
	'add' operation ('sum.V') [1263]  (0.853 ns)
	'select' operation ('sum.V') [1269]  (0.357 ns)

 <State 20>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_73') [1313]  (0 ns)
	'select' operation ('tp.V') [1315]  (0.357 ns)
	'add' operation ('sum.V') [1321]  (0.853 ns)
	'select' operation ('sum.V') [1327]  (0.357 ns)
	'add' operation ('sum.V') [1371]  (0.853 ns)
	'select' operation ('sum.V') [1377]  (0.357 ns)

 <State 21>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_79') [1413]  (0 ns)
	'select' operation ('tp.V') [1415]  (0.357 ns)
	'add' operation ('sum.V') [1421]  (0.853 ns)
	'select' operation ('sum.V') [1427]  (0.357 ns)
	'add' operation ('sum.V') [1471]  (0.853 ns)
	'select' operation ('sum.V') [1477]  (0.357 ns)

 <State 22>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_85') [1521]  (0 ns)
	'select' operation ('tp.V') [1523]  (0.357 ns)
	'add' operation ('sum.V') [1529]  (0.853 ns)
	'select' operation ('sum.V') [1535]  (0.357 ns)
	'add' operation ('sum.V') [1579]  (0.853 ns)
	'select' operation ('sum.V') [1585]  (0.357 ns)

 <State 23>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_91') [1621]  (0 ns)
	'select' operation ('tp.V') [1623]  (0.357 ns)
	'add' operation ('sum.V') [1629]  (0.853 ns)
	'select' operation ('sum.V') [1635]  (0.357 ns)
	'add' operation ('sum.V') [1679]  (0.853 ns)
	'select' operation ('sum.V') [1685]  (0.357 ns)

 <State 24>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_97') [1729]  (0 ns)
	'select' operation ('tp.V') [1731]  (0.357 ns)
	'add' operation ('ret.V') [1735]  (0.853 ns)
	'xor' operation ('xor_ln348_33') [1741]  (0 ns)
	'select' operation ('sum.V') [1743]  (0.357 ns)
	'add' operation ('ret.V') [1785]  (0.853 ns)
	'xor' operation ('xor_ln348_34') [1791]  (0 ns)
	'select' operation ('sum.V') [1793]  (0.357 ns)

 <State 25>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_103') [1829]  (0 ns)
	'select' operation ('tp.V') [1831]  (0.357 ns)
	'add' operation ('ret.V') [1835]  (0.853 ns)
	'xor' operation ('xor_ln941_105') [1839]  (0 ns)
	'and' operation ('overflow') [1840]  (0 ns)
	'select' operation ('select_ln392_105') [1842]  (0 ns)
	'select' operation ('sum.V') [1843]  (0.357 ns)
	'add' operation ('sum.V') [1887]  (0.853 ns)
	'select' operation ('sum.V') [1893]  (0.357 ns)

 <State 26>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_109') [1937]  (0 ns)
	'select' operation ('tp.V') [1939]  (0.357 ns)
	'add' operation ('sum.V') [1945]  (0.853 ns)
	'select' operation ('sum.V') [1951]  (0.357 ns)
	'add' operation ('sum.V') [1995]  (0.853 ns)
	'select' operation ('sum.V') [2001]  (0.357 ns)

 <State 27>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_115') [2037]  (0 ns)
	'select' operation ('tp.V') [2039]  (0.357 ns)
	'add' operation ('sum.V') [2045]  (0.853 ns)
	'select' operation ('sum.V') [2051]  (0.357 ns)
	'add' operation ('sum.V') [2095]  (0.853 ns)
	'select' operation ('sum.V') [2101]  (0.357 ns)

 <State 28>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_121') [2145]  (0 ns)
	'select' operation ('tp.V') [2147]  (0.357 ns)
	'add' operation ('ret.V') [2151]  (0.853 ns)
	'xor' operation ('xor_ln348_41') [2157]  (0 ns)
	'select' operation ('sum.V') [2159]  (0.357 ns)
	'add' operation ('sum.V') [2203]  (0.853 ns)
	'select' operation ('sum.V') [2209]  (0.357 ns)

 <State 29>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_127') [2245]  (0 ns)
	'select' operation ('tp.V') [2247]  (0.357 ns)
	'add' operation ('sum.V') [2253]  (0.853 ns)
	'select' operation ('sum.V') [2259]  (0.357 ns)
	'add' operation ('sum.V') [2303]  (0.853 ns)
	'select' operation ('sum.V') [2309]  (0.357 ns)

 <State 30>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_133') [2353]  (0 ns)
	'select' operation ('tp.V') [2355]  (0.357 ns)
	'add' operation ('sum.V') [2361]  (0.853 ns)
	'select' operation ('sum.V') [2367]  (0.357 ns)
	'add' operation ('sum.V') [2411]  (0.853 ns)
	'select' operation ('sum.V') [2417]  (0.357 ns)

 <State 31>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_139') [2453]  (0 ns)
	'select' operation ('tp.V') [2455]  (0.357 ns)
	'add' operation ('sum.V') [2461]  (0.853 ns)
	'select' operation ('sum.V') [2467]  (0.357 ns)
	'add' operation ('sum.V') [2511]  (0.853 ns)
	'select' operation ('sum.V') [2517]  (0.357 ns)

 <State 32>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_145') [2561]  (0 ns)
	'select' operation ('tp.V') [2563]  (0.357 ns)
	'add' operation ('sum.V') [2569]  (0.853 ns)
	'select' operation ('sum.V') [2575]  (0.357 ns)
	'add' operation ('sum.V') [2619]  (0.853 ns)
	'select' operation ('sum.V') [2625]  (0.357 ns)

 <State 33>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_151') [2661]  (0 ns)
	'select' operation ('tp.V') [2663]  (0.357 ns)
	'add' operation ('sum.V') [2669]  (0.853 ns)
	'select' operation ('sum.V') [2675]  (0.357 ns)
	'add' operation ('sum.V') [2719]  (0.853 ns)
	'select' operation ('sum.V') [2725]  (0.357 ns)

 <State 34>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_157') [2769]  (0 ns)
	'select' operation ('tp.V') [2771]  (0.357 ns)
	'add' operation ('sum.V') [2777]  (0.853 ns)
	'select' operation ('sum.V') [2783]  (0.357 ns)
	'add' operation ('sum.V') [2827]  (0.853 ns)
	'select' operation ('sum.V') [2833]  (0.357 ns)

 <State 35>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_163') [2869]  (0 ns)
	'select' operation ('tp.V') [2871]  (0.357 ns)
	'add' operation ('sum.V') [2877]  (0.853 ns)
	'select' operation ('sum.V') [2883]  (0.357 ns)
	'add' operation ('sum.V') [2927]  (0.853 ns)
	'select' operation ('sum.V') [2933]  (0.357 ns)

 <State 36>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_169') [2977]  (0 ns)
	'select' operation ('tp.V') [2979]  (0.357 ns)
	'add' operation ('sum.V') [2985]  (0.853 ns)
	'select' operation ('sum.V') [2991]  (0.357 ns)
	'add' operation ('sum.V') [3035]  (0.853 ns)
	'select' operation ('sum.V') [3041]  (0.357 ns)

 <State 37>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_175') [3077]  (0 ns)
	'select' operation ('tp.V') [3079]  (0.357 ns)
	'add' operation ('ret.V') [3083]  (0.853 ns)
	'xor' operation ('xor_ln941_177') [3087]  (0 ns)
	'and' operation ('overflow') [3088]  (0 ns)
	'select' operation ('select_ln392_177') [3090]  (0 ns)
	'select' operation ('sum.V') [3091]  (0.357 ns)
	'add' operation ('sum.V') [3135]  (0.853 ns)
	'select' operation ('sum.V') [3141]  (0.357 ns)

 <State 38>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_181') [3185]  (0 ns)
	'select' operation ('tp.V') [3187]  (0.357 ns)
	'add' operation ('sum.V') [3193]  (0.853 ns)
	'select' operation ('sum.V') [3199]  (0.357 ns)
	'add' operation ('ret.V') [3241]  (0.853 ns)
	'xor' operation ('xor_ln941_186') [3245]  (0 ns)
	'and' operation ('overflow') [3246]  (0 ns)
	'select' operation ('select_ln392_186') [3248]  (0 ns)
	'select' operation ('sum.V') [3249]  (0.357 ns)

 <State 39>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln392_187') [3285]  (0 ns)
	'select' operation ('tp.V') [3287]  (0.357 ns)
	'add' operation ('sum.V') [3293]  (0.853 ns)
	'select' operation ('sum.V') [3299]  (0.357 ns)
	'add' operation ('sum.V') [3343]  (0.853 ns)
	'select' operation ('rhs') [3349]  (0.357 ns)

 <State 40>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('output_buffer_addr') [3356]  (0 ns)
	'load' operation ('lhs') on array 'output_buffer' [3357]  (1.24 ns)

 <State 41>: 1.24ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buffer' [3357]  (1.24 ns)

 <State 42>: 2.45ns
The critical path consists of the following:
	'add' operation ('ret.V') [3360]  (0.853 ns)
	'xor' operation ('xor_ln941') [3364]  (0 ns)
	'and' operation ('overflow') [3365]  (0 ns)
	'select' operation ('select_ln392') [3367]  (0 ns)
	'select' operation ('select_ln348') [3368]  (0.357 ns)
	'store' operation ('store_ln112', dense/dense.cpp:112) of variable 'select_ln348' on array 'output_buffer' [3369]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
