{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575380189589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575380189589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 11:36:29 2019 " "Processing started: Tue Dec 03 11:36:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575380189589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575380189589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Slave -c SPI_Slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Slave -c SPI_Slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575380189589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575380189980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physical_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file physical_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHYSICAL_LAYER-BEHAVIOR " "Found design unit 1: PHYSICAL_LAYER-BEHAVIOR" {  } { { "PHYSICAL_LAYER.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/PHYSICAL_LAYER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190529 ""} { "Info" "ISGN_ENTITY_NAME" "1 PHYSICAL_LAYER " "Found entity 1: PHYSICAL_LAYER" {  } { { "PHYSICAL_LAYER.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/PHYSICAL_LAYER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380190529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DELAY-BEHAVIOR " "Found design unit 1: CLOCK_DELAY-BEHAVIOR" {  } { { "CLOCK_DELAY.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/CLOCK_DELAY.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190531 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "CLOCK_DELAY.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/CLOCK_DELAY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380190531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_link.vhd 2 1 " "Found 2 design units, including 1 entities, in source file layer_link.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAYER_LINK-BEHAVIOR " "Found design unit 1: LAYER_LINK-BEHAVIOR" {  } { { "LAYER_LINK.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/LAYER_LINK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190533 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAYER_LINK " "Found entity 1: LAYER_LINK" {  } { { "LAYER_LINK.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/LAYER_LINK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380190533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-BEHAVIOR " "Found design unit 1: TOP_LEVEL-BEHAVIOR" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/TOP_LEVEL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190536 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/TOP_LEVEL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380190536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380190536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL " "Elaborating entity \"TOP_LEVEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575380190589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:CLOCK_DELAY " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:CLOCK_DELAY\"" {  } { { "TOP_LEVEL.vhd" "CLOCK_DELAY" { Text "C:/altera/13.0sp1/SPI_Slave/TOP_LEVEL.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380190600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHYSICAL_LAYER PHYSICAL_LAYER:PHYSICAL_LAYER " "Elaborating entity \"PHYSICAL_LAYER\" for hierarchy \"PHYSICAL_LAYER:PHYSICAL_LAYER\"" {  } { { "TOP_LEVEL.vhd" "PHYSICAL_LAYER" { Text "C:/altera/13.0sp1/SPI_Slave/TOP_LEVEL.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380190602 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_MISO PHYSICAL_LAYER.vhd(34) " "VHDL Process Statement warning at PHYSICAL_LAYER.vhd(34): inferring latch(es) for signal or variable \"w_MISO\", which holds its previous value in one or more paths through the process" {  } { { "PHYSICAL_LAYER.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/PHYSICAL_LAYER.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575380190603 "|TOP_LEVEL|PHYSICAL_LAYER:PHYSICAL_LAYER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_MISO PHYSICAL_LAYER.vhd(34) " "Inferred latch for \"w_MISO\" at PHYSICAL_LAYER.vhd(34)" {  } { { "PHYSICAL_LAYER.vhd" "" { Text "C:/altera/13.0sp1/SPI_Slave/PHYSICAL_LAYER.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575380190603 "|TOP_LEVEL|PHYSICAL_LAYER:PHYSICAL_LAYER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAYER_LINK LAYER_LINK:LAYER_LINK " "Elaborating entity \"LAYER_LINK\" for hierarchy \"LAYER_LINK:LAYER_LINK\"" {  } { { "TOP_LEVEL.vhd" "LAYER_LINK" { Text "C:/altera/13.0sp1/SPI_Slave/TOP_LEVEL.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380190604 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575380191286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575380191399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575380191399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575380191433 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575380191433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575380191433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575380191433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575380191448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 11:36:31 2019 " "Processing ended: Tue Dec 03 11:36:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575380191448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575380191448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575380191448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575380191448 ""}
