#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff5cee04cb0 .scope module, "counter4bit" "counter4bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sysclk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "Q1"
    .port_info 3 /OUTPUT 1 "Q2"
    .port_info 4 /OUTPUT 1 "Q3"
    .port_info 5 /OUTPUT 1 "Q4"
v0x7ff5cee17bc0_0 .net "Q1", 0 0, v0x7ff5cee16940_0;  1 drivers
v0x7ff5cee17ca0_0 .net "Q2", 0 0, v0x7ff5cee16eb0_0;  1 drivers
v0x7ff5cee17d70_0 .net "Q3", 0 0, v0x7ff5cee17420_0;  1 drivers
v0x7ff5cee17e40_0 .net "Q4", 0 0, v0x7ff5cee17990_0;  1 drivers
o0x7ff5d0932068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff5cee17ed0_0 .net "reset", 0 0, o0x7ff5d0932068;  0 drivers
o0x7ff5d0932008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff5cee18020_0 .net "sysclk", 0 0, o0x7ff5d0932008;  0 drivers
S_0x7ff5cee06900 .scope module, "num_1" "T_FF" 2 9, 2 15 0, S_0x7ff5cee04cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RST"
    .port_info 3 /OUTPUT 1 "Q"
v0x7ff5cee06a60_0 .net "CLK", 0 0, o0x7ff5d0932008;  alias, 0 drivers
v0x7ff5cee16940_0 .var "Q", 0 0;
v0x7ff5cee169e0_0 .net "RST", 0 0, o0x7ff5d0932068;  alias, 0 drivers
L_0x7ff5d0963008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff5cee16a90_0 .net "T", 0 0, L_0x7ff5d0963008;  1 drivers
E_0x7ff5cee05ee0 .event posedge, v0x7ff5cee06a60_0;
S_0x7ff5cee16b90 .scope module, "num_2" "T_FF" 2 10, 2 15 0, S_0x7ff5cee04cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RST"
    .port_info 3 /OUTPUT 1 "Q"
v0x7ff5cee16df0_0 .net "CLK", 0 0, v0x7ff5cee16940_0;  alias, 1 drivers
v0x7ff5cee16eb0_0 .var "Q", 0 0;
v0x7ff5cee16f40_0 .net "RST", 0 0, o0x7ff5d0932068;  alias, 0 drivers
L_0x7ff5d0963050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff5cee17010_0 .net "T", 0 0, L_0x7ff5d0963050;  1 drivers
E_0x7ff5cee16db0 .event posedge, v0x7ff5cee16940_0;
S_0x7ff5cee170f0 .scope module, "num_3" "T_FF" 2 11, 2 15 0, S_0x7ff5cee04cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RST"
    .port_info 3 /OUTPUT 1 "Q"
v0x7ff5cee17360_0 .net "CLK", 0 0, v0x7ff5cee16eb0_0;  alias, 1 drivers
v0x7ff5cee17420_0 .var "Q", 0 0;
v0x7ff5cee174b0_0 .net "RST", 0 0, o0x7ff5d0932068;  alias, 0 drivers
L_0x7ff5d0963098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff5cee175a0_0 .net "T", 0 0, L_0x7ff5d0963098;  1 drivers
E_0x7ff5cee17320 .event posedge, v0x7ff5cee16eb0_0;
S_0x7ff5cee17670 .scope module, "num_4" "T_FF" 2 12, 2 15 0, S_0x7ff5cee04cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RST"
    .port_info 3 /OUTPUT 1 "Q"
v0x7ff5cee178d0_0 .net "CLK", 0 0, v0x7ff5cee17420_0;  alias, 1 drivers
v0x7ff5cee17990_0 .var "Q", 0 0;
v0x7ff5cee17a20_0 .net "RST", 0 0, o0x7ff5d0932068;  alias, 0 drivers
L_0x7ff5d09630e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff5cee17ad0_0 .net "T", 0 0, L_0x7ff5d09630e0;  1 drivers
E_0x7ff5cee17880 .event posedge, v0x7ff5cee17420_0;
    .scope S_0x7ff5cee06900;
T_0 ;
    %wait E_0x7ff5cee05ee0;
    %load/vec4 v0x7ff5cee169e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x7ff5cee16940_0;
    %load/vec4 v0x7ff5cee16a90_0;
    %xor;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7ff5cee16940_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff5cee16b90;
T_1 ;
    %wait E_0x7ff5cee16db0;
    %load/vec4 v0x7ff5cee16f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x7ff5cee16eb0_0;
    %load/vec4 v0x7ff5cee17010_0;
    %xor;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x7ff5cee16eb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff5cee170f0;
T_2 ;
    %wait E_0x7ff5cee17320;
    %load/vec4 v0x7ff5cee174b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7ff5cee17420_0;
    %load/vec4 v0x7ff5cee175a0_0;
    %xor;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7ff5cee17420_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff5cee17670;
T_3 ;
    %wait E_0x7ff5cee17880;
    %load/vec4 v0x7ff5cee17a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x7ff5cee17990_0;
    %load/vec4 v0x7ff5cee17ad0_0;
    %xor;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7ff5cee17990_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter4bit.v";
