// Seed: 2061384234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  task id_6;
    integer id_7, id_8;
    begin : LABEL_0
      id_1 <= -1;
    end
  endtask
  assign id_5 = id_8 ? $realtime : -1;
  id_9(
      .id_0(id_8), .id_1(-1), .id_2(-1), .id_3(id_1), .id_4(id_3), .id_5()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  inout wire id_34;
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_13,
      id_30,
      id_27,
      id_22,
      id_23
  );
  always @(posedge ~id_12[-1] or posedge -1) begin : LABEL_0
    id_13 <= id_31 & id_3 & id_20;
  end
  wire id_35;
  wire id_36;
endmodule
