// Seed: 2880071565
module module_0 #(
    parameter id_1 = 32'd84
) ();
  wand _id_1, id_2 = 1;
  logic id_3[-1 : id_1];
  ;
  always @(-1, posedge -1 or -1) id_3 <= -1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_11 = 32'd92
) (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    output supply0 id_4
    , id_25,
    input tri0 id_5,
    output wire id_6,
    output wor id_7
    , id_26,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 _id_10,
    input wand _id_11,
    input supply1 id_12,
    output tri1 id_13,
    input tri1 id_14,
    input tri id_15,
    input supply1 id_16,
    output wor id_17,
    input tri id_18,
    input uwire id_19,
    output tri0 id_20,
    output logic id_21,
    output wand id_22,
    input tri0 id_23
);
  logic id_27;
  localparam id_28 = -1'b0 ? -1'b0 : -1'd0;
  reg [id_11  ==  -1 : 1  <  id_10] id_29;
  wire id_30;
  wire id_31;
  module_0 modCall_1 ();
  assign modCall_1._id_1 = 0;
  always @(posedge id_14)
    if (-1'h0)
      if (id_28) begin : LABEL_0
        id_21 <= id_23;
      end else id_29 <= id_11 - -1 * id_3;
  initial begin : LABEL_1
    id_29 = #id_32 -1;
    $unsigned(4);
    ;
  end
endmodule
