/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [38:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(in_data[112] & celloutsig_1_4z[8]);
  assign celloutsig_0_3z = !(in_data[27] ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_25z = !(celloutsig_0_8z[7] ? celloutsig_0_16z : in_data[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_15z | celloutsig_0_8z[14]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_33z = ~(celloutsig_0_25z | celloutsig_0_9z);
  assign celloutsig_0_31z = celloutsig_0_2z | ~(celloutsig_0_26z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z ^ celloutsig_0_4z);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_10z[4:0], celloutsig_0_14z };
  assign celloutsig_0_5z = in_data[44:32] & { in_data[40:36], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_7z[8:5], celloutsig_0_3z } & { in_data[56:53], celloutsig_0_11z };
  assign celloutsig_0_19z = in_data[88:81] / { 1'h1, celloutsig_0_8z[7:3], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_42z = { celloutsig_0_32z[5:1], celloutsig_0_24z } == { celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_26z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } <= { in_data[30:19], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_5z[2], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z[9:1], 1'h1 } <= { in_data[41:24], celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_8z[5:1] <= celloutsig_0_10z[5:1];
  assign celloutsig_0_11z = celloutsig_0_5z[11:7] && celloutsig_0_10z[4:0];
  assign celloutsig_0_18z = { in_data[71:43], celloutsig_0_16z, celloutsig_0_12z } && in_data[49:19];
  assign celloutsig_1_1z = ! { in_data[189], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = ! celloutsig_0_5z[12:7];
  assign celloutsig_0_24z = ! { in_data[56:52], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_7z[6:2], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_18z } < { celloutsig_0_8z[12:5], celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_16z = in_data[34:24] < { celloutsig_0_8z[14:12], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_21z = { in_data[75:68], celloutsig_0_9z } % { 1'h1, celloutsig_0_10z[0], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_2z = { in_data[155:143], celloutsig_1_0z } * { in_data[168:158], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[37:28] * { celloutsig_1_2z[9:1], celloutsig_1_1z };
  assign celloutsig_0_10z = - { celloutsig_0_5z[4:3], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_32z = - { celloutsig_0_23z[5:1], celloutsig_0_25z };
  assign celloutsig_1_3z = in_data[176:138] | { celloutsig_1_2z[13:6], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_8z[12:10] | { in_data[91:90], celloutsig_0_0z };
  assign celloutsig_0_4z = ~^ in_data[26:3];
  assign celloutsig_0_9z = ~^ { in_data[24:19], celloutsig_0_7z[9:1], 1'h1, celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[47:37];
  assign celloutsig_1_0z = ^ in_data[178:171];
  assign celloutsig_1_19z = in_data[165:151] - { celloutsig_1_3z[17:4], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[95:82], celloutsig_0_3z, celloutsig_0_2z } - { in_data[32:23], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_7z[8:5], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_14z } - { celloutsig_0_19z[7:2], celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_21z[2:0], celloutsig_0_17z } ~^ { celloutsig_0_21z[5:4], celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_34z = ~((celloutsig_0_19z[2] & celloutsig_0_14z) | (_00_[1] & celloutsig_0_30z));
  assign celloutsig_0_38z = ~((in_data[64] & celloutsig_0_34z) | (celloutsig_0_36z & celloutsig_0_20z[4]));
  assign celloutsig_0_43z = ~((celloutsig_0_23z[2] & celloutsig_0_18z) | (celloutsig_0_38z & celloutsig_0_8z[15]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[11]) | (in_data[43] & celloutsig_0_0z));
  assign celloutsig_0_7z[9:1] = { in_data[31:24], celloutsig_0_0z } ~^ celloutsig_0_5z[9:1];
  assign celloutsig_0_7z[0] = 1'h1;
  assign { out_data[128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
