{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630298020969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630298020970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:33:40 2021 " "Processing started: Mon Aug 30 01:33:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630298020970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298020970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298020971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630298022315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630298022316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v2-vhd " "Found design unit 1: debounce_v2-vhd" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053236 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v2 " "Found entity 1: debounce_v2" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradores-registrar " "Found design unit 1: registradores-registrar" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053243 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contar " "Found design unit 1: contador-contar" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053248 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FPGA-hardware " "Found design unit 1: LCD_FPGA-hardware" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053253 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FPGA " "Found entity 1: LCD_FPGA" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053257 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj3_blocos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj3_blocos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj3_blocos " "Found entity 1: proj3_blocos" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-vhd " "Found design unit 1: debounce-vhd" {  } { { "debounce.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053269 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-escolha " "Found design unit 1: mux21-escolha" {  } { { "mux21.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630298053273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj3_blocos " "Elaborating entity \"proj3_blocos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630298053389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v2 debounce_v2:inst7 " "Elaborating entity \"debounce_v2\" for hierarchy \"debounce_v2:inst7\"" {  } { { "proj3_blocos.bdf" "inst7" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 928 -392 -248 1072 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298053394 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ffd1 debounce_v2.vhd(29) " "VHDL Process Statement warning at debounce_v2.vhd(29): signal \"ffd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053399 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ffd2 debounce_v2.vhd(30) " "VHDL Process Statement warning at debounce_v2.vhd(30): signal \"ffd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053399 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1_r debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"b1_r\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053400 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2_r debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"b2_r\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053401 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag1 debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"flag1\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053401 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag2 debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"flag2\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053401 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2_r debounce_v2.vhd(24) " "Inferred latch for \"b2_r\" at debounce_v2.vhd(24)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053401 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1_r debounce_v2.vhd(24) " "Inferred latch for \"b1_r\" at debounce_v2.vhd(24)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053401 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag2 debounce_v2.vhd(62) " "Inferred latch for \"flag2\" at debounce_v2.vhd(62)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053401 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1 debounce_v2.vhd(62) " "Inferred latch for \"flag1\" at debounce_v2.vhd(62)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053402 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_FPGA LCD_FPGA:inst " "Elaborating entity \"LCD_FPGA\" for hierarchy \"LCD_FPGA:inst\"" {  } { { "proj3_blocos.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 424 584 752 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298053404 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 LCD_FPGA.vhd(343) " "VHDL Process Statement warning at LCD_FPGA.vhd(343): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053409 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 LCD_FPGA.vhd(348) " "VHDL Process Statement warning at LCD_FPGA.vhd(348): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053410 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 LCD_FPGA.vhd(353) " "VHDL Process Statement warning at LCD_FPGA.vhd(353): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053410 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 LCD_FPGA.vhd(361) " "VHDL Process Statement warning at LCD_FPGA.vhd(361): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053410 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 LCD_FPGA.vhd(368) " "VHDL Process Statement warning at LCD_FPGA.vhd(368): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630298053410 "|proj3_blocos|LCD_FPGA:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst6 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst6\"" {  } { { "proj3_blocos.bdf" "inst6" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 328 512 648 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298053412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:inst4 " "Elaborating entity \"registradores\" for hierarchy \"registradores:inst4\"" {  } { { "proj3_blocos.bdf" "inst4" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 920 -56 144 1128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298053417 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg11_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg11_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053422 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg12_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg12_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053422 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg13_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg13_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053423 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg14_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg14_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053423 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg21_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg21_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053423 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg22_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg22_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053423 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg23_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg23_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053423 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg24_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg24_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053424 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg11_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg11_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053424 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg12_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg12_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053424 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg13_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg13_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053424 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg14_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg14_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053425 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg21_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg21_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053425 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg22_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg22_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053425 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg23_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg23_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053425 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg24_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg24_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053425 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053425 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053426 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053427 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053428 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053429 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053430 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053431 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053431 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053431 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053431 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053432 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053433 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053434 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053434 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053434 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053434 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053434 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053435 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053435 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053436 "|proj3_blocos|registradores:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst99 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst99\"" {  } { { "proj3_blocos.bdf" "inst99" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 496 -64 72 576 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298053437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst3 " "Elaborating entity \"contador\" for hierarchy \"contador:inst3\"" {  } { { "proj3_blocos.bdf" "inst3" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 664 -56 136 872 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298053444 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "limite_subida contador.vhd(24) " "VHDL Process Statement warning at contador.vhd(24): inferring latch(es) for signal or variable \"limite_subida\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053449 "|proj3_blocos|contador:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "limite_descida contador.vhd(24) " "VHDL Process Statement warning at contador.vhd(24): inferring latch(es) for signal or variable \"limite_descida\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630298053449 "|proj3_blocos|contador:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limite_descida contador.vhd(24) " "Inferred latch for \"limite_descida\" at contador.vhd(24)" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053450 "|proj3_blocos|contador:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limite_subida contador.vhd(24) " "Inferred latch for \"limite_subida\" at contador.vhd(24)" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298053450 "|proj3_blocos|contador:inst3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debounce_v2:inst7\|flag1 " "Latch debounce_v2:inst7\|flag1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce_v2:inst7\|b1_f " "Ports D and ENA on the latch are fed by the same signal debounce_v2:inst7\|b1_f" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055378 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debounce_v2:inst7\|flag2 " "Latch debounce_v2:inst7\|flag2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce_v2:inst7\|b2_f " "Ports D and ENA on the latch are fed by the same signal debounce_v2:inst7\|b2_f" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055378 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[3\] " "Latch registradores:inst4\|reg24_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055379 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[3\] " "Latch registradores:inst4\|reg14_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055379 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:inst3\|limite_subida " "Latch contador:inst3\|limite_subida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055379 ""}  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:inst3\|limite_descida " "Latch contador:inst3\|limite_descida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055380 ""}  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[3\] " "Latch registradores:inst4\|reg13_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055380 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[3\] " "Latch registradores:inst4\|reg23_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055380 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[3\] " "Latch registradores:inst4\|reg23_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055381 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[3\] " "Latch registradores:inst4\|reg13_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055381 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[3\] " "Latch registradores:inst4\|reg12_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055381 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[3\] " "Latch registradores:inst4\|reg22_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055382 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[3\] " "Latch registradores:inst4\|reg22_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055382 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[3\] " "Latch registradores:inst4\|reg12_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055382 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[3\] " "Latch registradores:inst4\|reg11_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055382 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[3\] " "Latch registradores:inst4\|reg21_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055383 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[3\] " "Latch registradores:inst4\|reg21_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055383 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[3\] " "Latch registradores:inst4\|reg11_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055383 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[2\] " "Latch registradores:inst4\|reg14_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055383 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_fm\[2\] " "Latch registradores:inst4\|reg24_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055384 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[2\] " "Latch registradores:inst4\|reg24_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055385 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_fm\[2\] " "Latch registradores:inst4\|reg14_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055385 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[2\] " "Latch registradores:inst4\|reg13_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055385 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[2\] " "Latch registradores:inst4\|reg23_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055385 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[2\] " "Latch registradores:inst4\|reg23_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055386 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[2\] " "Latch registradores:inst4\|reg13_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055386 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[2\] " "Latch registradores:inst4\|reg12_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055386 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[2\] " "Latch registradores:inst4\|reg22_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055386 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[2\] " "Latch registradores:inst4\|reg22_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055387 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[2\] " "Latch registradores:inst4\|reg12_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055387 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[2\] " "Latch registradores:inst4\|reg11_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055387 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[2\] " "Latch registradores:inst4\|reg21_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055387 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[2\] " "Latch registradores:inst4\|reg21_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055388 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[2\] " "Latch registradores:inst4\|reg11_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055388 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[1\] " "Latch registradores:inst4\|reg24_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055388 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[1\] " "Latch registradores:inst4\|reg14_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055388 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[1\] " "Latch registradores:inst4\|reg13_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055389 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[1\] " "Latch registradores:inst4\|reg23_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055389 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[1\] " "Latch registradores:inst4\|reg23_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055389 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[1\] " "Latch registradores:inst4\|reg13_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055389 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[1\] " "Latch registradores:inst4\|reg12_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055390 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[1\] " "Latch registradores:inst4\|reg22_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055390 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[1\] " "Latch registradores:inst4\|reg22_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055390 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[1\] " "Latch registradores:inst4\|reg12_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055391 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[1\] " "Latch registradores:inst4\|reg11_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055391 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[1\] " "Latch registradores:inst4\|reg21_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055391 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[1\] " "Latch registradores:inst4\|reg21_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055391 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[1\] " "Latch registradores:inst4\|reg11_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055392 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[0\] " "Latch registradores:inst4\|reg14_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055392 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_fm\[0\] " "Latch registradores:inst4\|reg24_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055392 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[0\] " "Latch registradores:inst4\|reg24_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055393 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_fm\[0\] " "Latch registradores:inst4\|reg14_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055393 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[0\] " "Latch registradores:inst4\|reg13_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055393 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[0\] " "Latch registradores:inst4\|reg23_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055393 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[0\] " "Latch registradores:inst4\|reg23_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055394 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[0\] " "Latch registradores:inst4\|reg13_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055394 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[0\] " "Latch registradores:inst4\|reg12_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055394 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[0\] " "Latch registradores:inst4\|reg22_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055395 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[0\] " "Latch registradores:inst4\|reg22_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055395 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[0\] " "Latch registradores:inst4\|reg12_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055395 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[0\] " "Latch registradores:inst4\|reg11_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055396 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[0\] " "Latch registradores:inst4\|reg21_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055396 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[0\] " "Latch registradores:inst4\|reg21_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055397 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[0\] " "Latch registradores:inst4\|reg11_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630298055397 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630298055397 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 464 824 1000 480 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630298056329 "|proj3_blocos|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630298056329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630298056576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630298058402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630298058402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "573 " "Implemented 573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630298058626 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630298058626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "553 " "Implemented 553 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630298058626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630298058626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630298058708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:34:18 2021 " "Processing ended: Mon Aug 30 01:34:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630298058708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630298058708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630298058708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630298058708 ""}
