Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 21:15:42 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slowclock/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.027        0.000                      0                 1904        0.159        0.000                      0                 1904        4.500        0.000                       0                   745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.027        0.000                      0                 1904        0.159        0.000                      0                 1904        4.500        0.000                       0                   745  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 1.820ns (18.503%)  route 8.016ns (81.497%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.791    13.029    regfile_machine/M_registers_q_reg[60]_0
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124    13.153 r  regfile_machine/M_registers_q[62]_i_6/O
                         net (fo=1, routed)           0.430    13.583    regfile_machine/M_registers_q[62]_i_6_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.707 r  regfile_machine/M_registers_q[62]_i_1/O
                         net (fo=4, routed)           0.648    14.355    game_sm/M_regfile_machine_write_data[8]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  game_sm/M_registers_q[110]_i_1/O
                         net (fo=2, routed)           0.499    14.978    regfile_machine/M_registers_q_reg[110]_0
    SLICE_X37Y20         FDRE                                         r  regfile_machine/M_registers_q_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.434    14.839    regfile_machine/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  regfile_machine/M_registers_q_reg[110]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)       -0.058    15.005    regfile_machine/M_registers_q_reg[110]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.809ns  (logic 1.820ns (18.555%)  route 7.989ns (81.445%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 f  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.234    12.109    regfile_machine/M_registers_q_reg[56]_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.233 r  regfile_machine/M_registers_q[62]_i_9/O
                         net (fo=2, routed)           0.454    12.687    regfile_machine/M_registers_q[62]_i_9_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.811 f  regfile_machine/M_registers_q[51]_i_4/O
                         net (fo=2, routed)           0.311    13.122    regfile_machine/M_registers_q[51]_i_4_n_0
    SLICE_X40Y12         LUT4 (Prop_lut4_I0_O)        0.124    13.246 f  regfile_machine/M_registers_q[96]_i_2/O
                         net (fo=4, routed)           0.795    14.040    game_sm/M_registers_q_reg[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124    14.164 r  game_sm/M_registers_q[80]_i_1/O
                         net (fo=2, routed)           0.786    14.950    regfile_machine/M_registers_q_reg[16]_4
    SLICE_X41Y18         FDRE                                         r  regfile_machine/M_registers_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.437    14.842    regfile_machine/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  regfile_machine/M_registers_q_reg[80]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.067    14.999    regfile_machine/M_registers_q_reg[80]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.950    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 1.820ns (18.709%)  route 7.908ns (81.291%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.791    13.029    regfile_machine/M_registers_q_reg[60]_0
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124    13.153 r  regfile_machine/M_registers_q[62]_i_6/O
                         net (fo=1, routed)           0.430    13.583    regfile_machine/M_registers_q[62]_i_6_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.707 r  regfile_machine/M_registers_q[62]_i_1/O
                         net (fo=4, routed)           0.648    14.355    game_sm/M_regfile_machine_write_data[8]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  game_sm/M_registers_q[110]_i_1/O
                         net (fo=2, routed)           0.391    14.870    regfile_machine/M_registers_q_reg[110]_0
    SLICE_X40Y20         FDRE                                         r  regfile_machine/M_registers_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.436    14.841    regfile_machine/clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  regfile_machine/M_registers_q_reg[46]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)       -0.081    14.984    regfile_machine/M_registers_q_reg[46]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 1.820ns (18.640%)  route 7.944ns (81.360%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.727    12.965    game_sm/FSM_onehot_M_game_state_q_reg[1]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.089 r  game_sm/M_registers_q[96]_i_10/O
                         net (fo=1, routed)           0.590    13.680    game_sm/M_registers_q[96]_i_10_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.804 r  game_sm/M_registers_q[96]_i_4/O
                         net (fo=4, routed)           0.654    14.458    game_sm/FSM_onehot_M_game_state_q_reg[9]_2
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.582 r  game_sm/M_registers_q[64]_i_1/O
                         net (fo=2, routed)           0.324    14.905    regfile_machine/M_registers_q_reg[0]_0
    SLICE_X40Y17         FDRE                                         r  regfile_machine/M_registers_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.439    14.844    regfile_machine/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  regfile_machine/M_registers_q_reg[64]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)       -0.043    15.025    regfile_machine/M_registers_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 1.820ns (18.798%)  route 7.862ns (81.202%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.727    12.965    game_sm/FSM_onehot_M_game_state_q_reg[1]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.089 r  game_sm/M_registers_q[96]_i_10/O
                         net (fo=1, routed)           0.590    13.680    game_sm/M_registers_q[96]_i_10_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.804 r  game_sm/M_registers_q[96]_i_4/O
                         net (fo=4, routed)           0.565    14.368    game_sm/FSM_onehot_M_game_state_q_reg[9]_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.124    14.492 r  game_sm/M_registers_q[96]_i_1/O
                         net (fo=2, routed)           0.331    14.823    regfile_machine/M_registers_q_reg[96]_3
    SLICE_X42Y20         FDRE                                         r  regfile_machine/M_registers_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.436    14.841    regfile_machine/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  regfile_machine/M_registers_q_reg[32]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)       -0.013    15.052    regfile_machine/M_registers_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 1.820ns (18.928%)  route 7.796ns (81.072%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.530    12.768    regfile_machine/M_registers_q_reg[60]_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124    12.892 r  regfile_machine/M_registers_q[61]_i_6/O
                         net (fo=1, routed)           0.566    13.458    regfile_machine/M_registers_q[61]_i_6_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    13.582 r  regfile_machine/M_registers_q[61]_i_1/O
                         net (fo=4, routed)           0.578    14.160    game_sm/M_regfile_machine_write_data[7]
    SLICE_X41Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.284 r  game_sm/M_registers_q[77]_i_1/O
                         net (fo=2, routed)           0.473    14.757    regfile_machine/M_registers_q_reg[13]_0
    SLICE_X42Y21         FDRE                                         r  regfile_machine/M_registers_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.435    14.840    regfile_machine/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  regfile_machine/M_registers_q_reg[77]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X42Y21         FDRE (Setup_fdre_C_D)       -0.045    15.019    regfile_machine/M_registers_q_reg[77]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 1.820ns (18.954%)  route 7.782ns (81.046%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.601    12.839    button_cond_gen_0[10].button_cond/M_registers_q[106]_i_4
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.963 f  button_cond_gen_0[10].button_cond/M_registers_q[106]_i_8/O
                         net (fo=1, routed)           0.492    13.455    game_sm/M_registers_q_reg[10]_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.579 r  game_sm/M_registers_q[106]_i_4/O
                         net (fo=4, routed)           0.460    14.039    game_sm/M_registers_q_reg[16]
    SLICE_X42Y21         LUT5 (Prop_lut5_I3_O)        0.124    14.163 r  game_sm/M_registers_q[74]_i_1/O
                         net (fo=2, routed)           0.580    14.743    regfile_machine/M_registers_q_reg[10]_0
    SLICE_X42Y21         FDRE                                         r  regfile_machine/M_registers_q_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.435    14.840    regfile_machine/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  regfile_machine/M_registers_q_reg[74]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X42Y21         FDRE (Setup_fdre_C_D)       -0.031    15.033    regfile_machine/M_registers_q_reg[74]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 1.820ns (19.053%)  route 7.732ns (80.947%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.601    12.839    button_cond_gen_0[10].button_cond/M_registers_q[106]_i_4
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.963 f  button_cond_gen_0[10].button_cond/M_registers_q[106]_i_8/O
                         net (fo=1, routed)           0.492    13.455    game_sm/M_registers_q_reg[10]_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.579 r  game_sm/M_registers_q[106]_i_4/O
                         net (fo=4, routed)           0.332    13.912    game_sm/M_registers_q_reg[16]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.124    14.036 r  game_sm/M_registers_q[90]_i_1/O
                         net (fo=2, routed)           0.658    14.693    regfile_machine/M_registers_q_reg[26]_0
    SLICE_X41Y21         FDRE                                         r  regfile_machine/M_registers_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.435    14.840    regfile_machine/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  regfile_machine/M_registers_q_reg[26]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.061    15.003    regfile_machine/M_registers_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 1.820ns (19.087%)  route 7.715ns (80.913%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 f  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.234    12.109    regfile_machine/M_registers_q_reg[56]_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.233 r  regfile_machine/M_registers_q[62]_i_9/O
                         net (fo=2, routed)           0.454    12.687    regfile_machine/M_registers_q[62]_i_9_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.811 f  regfile_machine/M_registers_q[51]_i_4/O
                         net (fo=2, routed)           0.311    13.122    regfile_machine/M_registers_q[51]_i_4_n_0
    SLICE_X40Y12         LUT4 (Prop_lut4_I0_O)        0.124    13.246 f  regfile_machine/M_registers_q[96]_i_2/O
                         net (fo=4, routed)           0.795    14.040    game_sm/M_registers_q_reg[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124    14.164 r  game_sm/M_registers_q[80]_i_1/O
                         net (fo=2, routed)           0.512    14.677    regfile_machine/M_registers_q_reg[16]_4
    SLICE_X42Y17         FDRE                                         r  regfile_machine/M_registers_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.439    14.844    regfile_machine/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  regfile_machine/M_registers_q_reg[16]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.045    15.023    regfile_machine/M_registers_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 1.820ns (19.207%)  route 7.656ns (80.793%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    button_cond_gen_0[2].button_cond/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.745     6.342    button_cond_gen_0[2].button_cond/M_ctr_q_reg[10]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.466 f  button_cond_gen_0[2].button_cond/M_last_q_i_6__12/O
                         net (fo=2, routed)           0.915     7.381    button_cond_gen_0[2].button_cond/M_last_q_i_6__12_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.505 r  button_cond_gen_0[2].button_cond/FSM_onehot_M_game_state_q[17]_i_14/O
                         net (fo=2, routed)           0.703     8.208    button_cond_gen_0[6].button_cond/M_button_detector_out[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  button_cond_gen_0[6].button_cond/FSM_onehot_M_game_state_q[17]_i_7/O
                         net (fo=2, routed)           0.659     8.991    game_sm/M_registers_q_reg[15]_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.589     9.704    button_cond_gen_0[8].button_cond/M_game_sm_bsel
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.828 r  button_cond_gen_0[8].button_cond/out__1_i_4/O
                         net (fo=14, routed)          1.011    10.839    alu_machine/inverterModule/M_alu_machine_b[8]
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.963 r  alu_machine/inverterModule/out__1/O
                         net (fo=1, routed)           0.788    11.751    alu_machine/inverterModule/out__1_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.875 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.239    12.114    game_sm/M_registers_q[96]_i_4_1
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.238 f  game_sm/M_registers_q[111]_i_18/O
                         net (fo=16, routed)          0.530    12.768    regfile_machine/M_registers_q_reg[60]_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124    12.892 r  regfile_machine/M_registers_q[61]_i_6/O
                         net (fo=1, routed)           0.566    13.458    regfile_machine/M_registers_q[61]_i_6_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    13.582 r  regfile_machine/M_registers_q[61]_i_1/O
                         net (fo=4, routed)           0.578    14.160    game_sm/M_regfile_machine_write_data[7]
    SLICE_X41Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.284 r  game_sm/M_registers_q[77]_i_1/O
                         net (fo=2, routed)           0.333    14.617    regfile_machine/M_registers_q_reg[13]_0
    SLICE_X43Y22         FDRE                                         r  regfile_machine/M_registers_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.433    14.838    regfile_machine/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  regfile_machine/M_registers_q_reg[13]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)       -0.081    14.981    regfile_machine/M_registers_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led_out/display2/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display2/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.554     1.498    led_out/display2/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  led_out/display2/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  led_out/display2/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.753    led_out/display2/M_bit_ctr_q[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.048     1.801 r  led_out/display2/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.801    led_out/display2/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X54Y23         FDRE                                         r  led_out/display2/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.822     2.012    led_out/display2/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  led_out/display2/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.131     1.642    led_out/display2/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led_out/display0/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display0/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.565     1.509    led_out/display0/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  led_out/display0/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  led_out/display0/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.764    led_out/display0/M_bit_ctr_q[3]
    SLICE_X52Y8          LUT5 (Prop_lut5_I4_O)        0.048     1.812 r  led_out/display0/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.812    led_out/display0/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X52Y8          FDRE                                         r  led_out/display0/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.836     2.026    led_out/display0/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  led_out/display0/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.131     1.653    led_out/display0/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.583     1.527    button_cond_gen_0[11].button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.122     1.790    button_cond_gen_0[11].button_cond/sync/M_pipe_d__10[1]
    SLICE_X62Y21         FDRE                                         r  button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.854     2.044    button_cond_gen_0[11].button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.070     1.613    button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.238%)  route 0.129ns (47.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.554     1.498    game_sm/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_sm/FSM_onehot_M_game_state_q_reg[4]/Q
                         net (fo=4, routed)           0.129     1.768    game_sm/FSM_onehot_M_game_state_q_reg_n_0_[4]
    SLICE_X47Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.823     2.013    game_sm/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[5]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.072     1.585    game_sm/FSM_onehot_M_game_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 led_out/display1/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display1/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.686%)  route 0.106ns (33.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.562     1.506    led_out/display1/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  led_out/display1/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  led_out/display1/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.106     1.776    led_out/display1/M_bit_ctr_q[3]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.049     1.825 r  led_out/display1/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    led_out/display1/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X43Y7          FDRE                                         r  led_out/display1/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.832     2.022    led_out/display1/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  led_out/display1/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.107     1.626    led_out/display1/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.059%)  route 0.171ns (47.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.555     1.499    game_sm/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  game_sm/FSM_onehot_M_game_state_q_reg[17]/Q
                         net (fo=4, routed)           0.171     1.811    game_sm/FSM_onehot_M_game_state_q_reg_n_0_[17]
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  game_sm/FSM_onehot_M_game_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    game_sm/FSM_onehot_M_game_state_q[1]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.823     2.013    game_sm/clk_IBUF_BUFG
    SLICE_X46Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[1]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.120     1.632    game_sm/FSM_onehot_M_game_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.592     1.536    button_cond_gen_0[8].button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.783    button_cond_gen_0[8].button_cond/sync/M_pipe_d__7[1]
    SLICE_X61Y10         FDRE                                         r  button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.862     2.052    button_cond_gen_0[8].button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.017     1.553    button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.699%)  route 0.174ns (55.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.554     1.498    game_sm/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_sm/FSM_onehot_M_game_state_q_reg[14]/Q
                         net (fo=19, routed)          0.174     1.813    game_sm/Q[3]
    SLICE_X47Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.823     2.013    game_sm/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[15]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.070     1.583    game_sm/FSM_onehot_M_game_state_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 led_out/display2/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display2/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.553     1.497    led_out/display2/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  led_out/display2/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  led_out/display2/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.147     1.808    led_out/display2/M_ctr_q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  led_out/display2/M_ctr_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.853    led_out/display2/M_ctr_q[4]_i_1__2_n_0
    SLICE_X52Y25         FDRE                                         r  led_out/display2/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.821     2.011    led_out/display2/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  led_out/display2/M_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.121     1.618    led_out/display2/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.592     1.536    button_cond_gen_0[12].button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.158     1.835    button_cond_gen_0[12].button_cond/sync/M_pipe_d__11[1]
    SLICE_X61Y10         FDRE                                         r  button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.862     2.052    button_cond_gen_0[12].button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.061     1.597    button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y17   button_cond_gen_0[10].button_cond/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y17   button_cond_gen_0[10].button_cond/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y17   button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y18   button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y18   button_cond_gen_0[10].button_cond/M_ctr_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y12   button_cond_gen_0[12].button_cond/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y12   button_cond_gen_0[12].button_cond/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y13   button_cond_gen_0[12].button_cond/M_ctr_q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y13   button_cond_gen_0[12].button_cond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y6    led_out/display0/M_rst_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y6    led_out/display0/M_rst_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y6    led_out/display0/M_rst_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y26   led_out/display2/M_rst_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   led_out/display2/M_rst_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   led_out/display2/M_rst_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   led_out/display2/M_rst_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y19   regfile_machine/M_registers_q_reg[88]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y19   regfile_machine/M_registers_q_reg[91]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y19   regfile_machine/M_registers_q_reg[92]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   button_cond_gen_0[10].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   button_cond_gen_0[10].button_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   button_cond_gen_0[14].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   button_cond_gen_0[2].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   button_cond_gen_0[6].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   button_cond_gen_0[6].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   button_cond_gen_0[7].button_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   button_cond_gen_0[7].button_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   button_detector_gen_0[10].button_detector/M_last_q_reg/C



