# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fir_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week7/fir.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:16:49 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 10:16:49 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:17:05 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 10:17:05 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:17:14 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 10:17:14 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:17:22 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 10:17:23 on Oct 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 10:17:26 on Oct 17,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run
run
run
run
run
run
run
run
run
run
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:22:13 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 10:22:13 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# End time: 10:22:27 on Oct 17,2024, Elapsed time: 0:05:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 10:22:27 on Oct 17,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run -continue
run -continue
run -continue
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:33:18 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 10:33:18 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:33:18 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 10:33:19 on Oct 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# End time: 10:33:42 on Oct 17,2024, Elapsed time: 0:11:15
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 10:33:42 on Oct 17,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:51:30 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 10:51:31 on Oct 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:51:31 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 10:51:31 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# End time: 10:51:36 on Oct 17,2024, Elapsed time: 0:17:54
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 10:51:37 on Oct 17,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:36 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 10:56:37 on Oct 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# End time: 10:56:41 on Oct 17,2024, Elapsed time: 0:05:04
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 10:56:41 on Oct 17,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:57:34 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 10:57:34 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:57:41 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 10:57:41 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# End time: 10:57:46 on Oct 17,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 10:57:46 on Oct 17,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:02:18 on Oct 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week7/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture Behavioral of fir
# End time: 11:02:18 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:02:19 on Oct 17,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week7/simulation/questa/fir.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_vhd_tst
# -- Compiling architecture fir_arch of fir_vhd_tst
# End time: 11:02:19 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fir_vhd_tst
# End time: 11:02:32 on Oct 17,2024, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fir_vhd_tst 
# Start time: 11:02:32 on Oct 17,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fir_vhd_tst(fir_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fir(behavioral)#1
add wave -position end  sim:/fir_vhd_tst/clk
add wave -position end  sim:/fir_vhd_tst/reset
add wave -position end  sim:/fir_vhd_tst/x_in
add wave -position end  sim:/fir_vhd_tst/y_out
run
run
run
run
run
# End time: 11:15:11 on Oct 17,2024, Elapsed time: 0:12:39
# Errors: 0, Warnings: 0
