INFO-FLOW: Workspace /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1 opened at Sun Jul 06 23:31:40 -03 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command     create_platform done; 1.35 sec.
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.45 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 312.426 MB.
Execute       set_directive_top detectFaces -name=detectFaces 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src_parallel/haar.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src_parallel/haar.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang src_parallel/haar.cpp -foptimization-record-file=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.cpp.clang.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/clang.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5540] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, use 'Stable Pragma' instead (src_parallel/haar.cpp:935:23)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.02 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.28 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.clang.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'pt' (src_parallel/haar.cpp:3023:11)
WARNING: [HLS 207-5292] unused parameter 'w_id' (src_parallel/haar.cpp:3291:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.26 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.27 seconds; current allocated memory: 316.133 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/haar.g.bc -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.14 sec.
Execute       run_link_or_opt -opt -out /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=detectFaces -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=detectFaces -reflow-float-conversion -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.49 sec.
Execute       run_link_or_opt -out /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=detectFaces 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=detectFaces -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=detectFaces -mllvm -hls-db-dir -mllvm /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 2> /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 29,486 Compile/Link /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 29,486 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 56,859 Unroll/Inline (step 1) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 56,859 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,323 Unroll/Inline (step 2) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,323 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,115 Unroll/Inline (step 3) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,115 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,522 Unroll/Inline (step 4) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,522 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,887 Array/Struct /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,887 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,973 Array/Struct (step 2) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,973 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,973 Array/Struct (step 3) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,973 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,973 Array/Struct (step 4) /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,973 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/facedetect_fpga_project/hls/hls.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command     elaborate done; error code: 1; 52.83 sec.
Command   csynth_design done; error code: 1; 52.89 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 21.184 MB.
Command ap_source done; error code: 1; 54.46 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
