[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OneFF/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/OneFF/dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneFF/tb.v:2:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/OneFF/dut.v:2:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/OneFF/tb.v:2:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OneFF/tb.v:2:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
assignment                                             9
begin                                                  3
constant                                              21
delay_control                                          7
design                                                 1
event_control                                          1
if_else                                                1
immediate_assert                                       3
initial                                                2
logic_net                                             14
logic_typespec                                        20
logic_var                                              2
module_inst                                            4
operation                                              8
port                                                   8
ref_obj                                               31
ref_typespec                                          20
sys_func_call                                         11
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneFF/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneFF/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneFF/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiFullName:work@dut.d
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
  |vpiNet:
  \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
  |vpiPort:
  \_port: (d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.d.d), line:2:20, endln:2:21
      |vpiParent:
      \_port: (d), line:2:20, endln:2:21
      |vpiName:d
      |vpiFullName:work@dut.d.d
      |vpiActual:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.d)
      |vpiParent:
      \_port: (d), line:2:20, endln:2:21
      |vpiFullName:work@dut.d
      |vpiActual:
      \_logic_typespec: , line:2:20, endln:2:20
  |vpiPort:
  \_port: (rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rstn.rstn), line:3:21, endln:3:25
      |vpiParent:
      \_port: (rstn), line:3:21, endln:3:25
      |vpiName:rstn
      |vpiFullName:work@dut.rstn.rstn
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.rstn)
      |vpiParent:
      \_port: (rstn), line:3:21, endln:3:25
      |vpiFullName:work@dut.rstn
      |vpiActual:
      \_logic_typespec: , line:3:21, endln:3:21
  |vpiPort:
  \_port: (clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk.clk), line:4:21, endln:4:24
      |vpiParent:
      \_port: (clk), line:4:21, endln:4:24
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiTypedef:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_port: (clk), line:4:21, endln:4:24
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:4:21, endln:4:21
  |vpiPort:
  \_port: (q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.q.q), line:5:26, endln:5:27
      |vpiParent:
      \_port: (q), line:5:26, endln:5:27
      |vpiName:q
      |vpiFullName:work@dut.q.q
      |vpiActual:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiTypedef:
    \_ref_typespec: (work@dut.q)
      |vpiParent:
      \_port: (q), line:5:26, endln:5:27
      |vpiFullName:work@dut.q
      |vpiActual:
      \_logic_typespec: , line:5:22, endln:5:25
  |vpiProcess:
  \_always: , line:7:3, endln:13:10
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiStmt:
    \_event_control: , line:7:10, endln:7:41
      |vpiParent:
      \_always: , line:7:3, endln:13:10
      |vpiCondition:
      \_operation: , line:7:13, endln:7:40
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:7:13, endln:7:24
          |vpiParent:
          \_operation: , line:7:13, endln:7:40
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut.clk), line:7:21, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:4:21, endln:4:24
        |vpiOperand:
        \_operation: , line:7:28, endln:7:40
          |vpiParent:
          \_operation: , line:7:13, endln:7:40
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@dut.rstn), line:7:36, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
      |vpiStmt:
      \_begin: (work@dut), line:8:7, endln:13:10
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_else: , line:9:8, endln:12:18
          |vpiParent:
          \_begin: (work@dut), line:8:7, endln:13:10
          |vpiCondition:
          \_operation: , line:9:12, endln:9:17
            |vpiParent:
            \_begin: (work@dut), line:8:7, endln:13:10
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.rstn), line:9:13, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiName:rstn
              |vpiFullName:work@dut.rstn
              |vpiActual:
              \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
          |vpiStmt:
          \_assignment: , line:10:11, endln:10:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:10:16, endln:10:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:10:11, endln:10:12
              |vpiParent:
              \_assignment: , line:10:11, endln:10:17
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
          |vpiElseStmt:
          \_assignment: , line:12:11, endln:12:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@dut.d), line:12:16, endln:12:17
              |vpiParent:
              \_assignment: , line:12:11, endln:12:17
              |vpiName:d
              |vpiFullName:work@dut.d
              |vpiActual:
              \_logic_net: (work@dut.d), line:2:20, endln:2:21
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:12:11, endln:12:12
              |vpiParent:
              \_assignment: , line:12:11, endln:12:17
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.clk)
      |vpiParent:
      \_logic_net: (work@tb.clk), line:3:7, endln:3:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.rstn)
      |vpiParent:
      \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
      |vpiFullName:work@tb.rstn
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:13
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tb.d), line:5:9, endln:5:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.d)
      |vpiParent:
      \_logic_net: (work@tb.d), line:5:9, endln:5:10
      |vpiFullName:work@tb.d
      |vpiActual:
      \_logic_typespec: , line:5:3, endln:5:10
    |vpiName:d
    |vpiFullName:work@tb.d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tb.o), line:6:7, endln:6:8
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.o)
      |vpiParent:
      \_logic_net: (work@tb.o), line:6:7, endln:6:8
      |vpiFullName:work@tb.o
      |vpiActual:
      \_logic_typespec: , line:6:3, endln:6:6
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:48
  |vpiProcess:
  \_initial: , line:8:3, endln:13:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiStmt:
    \_begin: (work@tb), line:8:11, endln:13:6
      |vpiParent:
      \_initial: , line:8:3, endln:13:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:9:5, endln:9:26
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiArgument:
        \_constant: , line:9:15, endln:9:25
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:9:5, endln:9:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:10:5, endln:10:14
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:11:5, endln:11:51
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiArgument:
        \_constant: , line:11:14, endln:11:37
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51
          |vpiDecompile:"@%0dns clk = %0d, %0d"
          |vpiSize:168
          |STRING:@%0dns clk = %0d, %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:11:38, endln:11:43
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@tb.clk), line:11:44, endln:11:47
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10
        |vpiArgument:
        \_ref_obj: (work@tb.o), line:11:49, endln:11:50
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51
          |vpiName:o
          |vpiFullName:work@tb.o
          |vpiActual:
          \_logic_net: (work@tb.o), line:6:7, endln:6:8
        |vpiName:$monitor
      |vpiStmt:
      \_delay_control: , line:12:5, endln:12:9
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:12:10, endln:12:19
          |vpiParent:
          \_delay_control: , line:12:5, endln:12:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: , line:15:3, endln:26:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiStmt:
    \_begin: (work@tb), line:16:5, endln:26:6
      |vpiParent:
      \_initial: , line:15:3, endln:26:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:13
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:12, endln:17:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.rstn), line:17:5, endln:17:9
          |vpiParent:
          \_assignment: , line:17:5, endln:17:13
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
      |vpiStmt:
      \_assignment: , line:18:5, endln:18:12
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:18:11, endln:18:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:18:5, endln:18:8
          |vpiParent:
          \_assignment: , line:18:5, endln:18:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10
      |vpiStmt:
      \_assignment: , line:19:5, endln:19:10
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:19:9, endln:19:10
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.d), line:19:5, endln:19:6
          |vpiParent:
          \_assignment: , line:19:5, endln:19:10
          |vpiName:d
          |vpiFullName:work@tb.d
          |vpiActual:
          \_logic_net: (work@tb.d), line:5:9, endln:5:10
      |vpiStmt:
      \_delay_control: , line:20:5, endln:20:7
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#2
        |vpiStmt:
        \_assignment: , line:20:8, endln:20:16
          |vpiParent:
          \_delay_control: , line:20:5, endln:20:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:20:15, endln:20:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.rstn), line:20:8, endln:20:12
            |vpiParent:
            \_assignment: , line:20:8, endln:20:16
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
      |vpiStmt:
      \_immediate_assert: , line:21:5, endln:21:72
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiExpr:
        \_operation: , line:21:12, endln:21:18
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@tb.o), line:21:12, endln:21:13
            |vpiParent:
            \_operation: , line:21:12, endln:21:18
            |vpiName:o
            |vpiFullName:work@tb.o
            |vpiActual:
            \_logic_net: (work@tb.o), line:6:7, endln:6:8
          |vpiOperand:
          \_constant: , line:21:17, endln:21:18
            |vpiParent:
            \_operation: , line:21:12, endln:21:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_sys_func_call: ($display), line:21:20, endln:21:35
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72
          |vpiArgument:
          \_constant: , line:21:29, endln:21:34
            |vpiParent:
            \_sys_func_call: ($display), line:21:20, endln:21:35
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:$display
        |vpiElseStmt:
        \_sys_func_call: ($fatal), line:21:42, endln:21:71
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72
          |vpiArgument:
          \_constant: , line:21:49, endln:21:50
            |vpiParent:
            \_sys_func_call: ($fatal), line:21:42, endln:21:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_constant: , line:21:52, endln:21:70
            |vpiParent:
            \_sys_func_call: ($fatal), line:21:42, endln:21:71
            |vpiDecompile:"FAILED ASSERTION"
            |vpiSize:128
            |STRING:FAILED ASSERTION
            |vpiConstType:6
          |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:22:5, endln:22:8
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#10
        |vpiStmt:
        \_assignment: , line:22:9, endln:22:14
          |vpiParent:
          \_delay_control: , line:22:5, endln:22:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:22:13, endln:22:14
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.d), line:22:9, endln:22:10
            |vpiParent:
            \_assignment: , line:22:9, endln:22:14
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiActual:
            \_logic_net: (work@tb.d), line:5:9, endln:5:10
      |vpiStmt:
      \_delay_control: , line:23:5, endln:23:7
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#5
        |vpiStmt:
        \_immediate_assert: , line:23:8, endln:23:75
          |vpiParent:
          \_delay_control: , line:23:5, endln:23:7
          |vpiExpr:
          \_operation: , line:23:15, endln:23:21
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.o), line:23:15, endln:23:16
              |vpiParent:
              \_operation: , line:23:15, endln:23:21
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), line:6:7, endln:6:8
            |vpiOperand:
            \_constant: , line:23:20, endln:23:21
              |vpiParent:
              \_operation: , line:23:15, endln:23:21
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiStmt:
          \_sys_func_call: ($display), line:23:23, endln:23:38
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiArgument:
            \_constant: , line:23:32, endln:23:37
              |vpiParent:
              \_sys_func_call: ($display), line:23:23, endln:23:38
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:23:45, endln:23:74
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiArgument:
            \_constant: , line:23:52, endln:23:53
              |vpiParent:
              \_sys_func_call: ($fatal), line:23:45, endln:23:74
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:23:55, endln:23:73
              |vpiParent:
              \_sys_func_call: ($fatal), line:23:45, endln:23:74
              |vpiDecompile:"FAILED ASSERTION"
              |vpiSize:128
              |STRING:FAILED ASSERTION
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:24:5, endln:24:8
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#20
        |vpiStmt:
        \_assignment: , line:24:9, endln:24:14
          |vpiParent:
          \_delay_control: , line:24:5, endln:24:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:24:13, endln:24:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.d), line:24:9, endln:24:10
            |vpiParent:
            \_assignment: , line:24:9, endln:24:14
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiActual:
            \_logic_net: (work@tb.d), line:5:9, endln:5:10
      |vpiStmt:
      \_delay_control: , line:25:5, endln:25:8
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#10
        |vpiStmt:
        \_immediate_assert: , line:25:9, endln:25:76
          |vpiParent:
          \_delay_control: , line:25:5, endln:25:8
          |vpiExpr:
          \_operation: , line:25:16, endln:25:22
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.o), line:25:16, endln:25:17
              |vpiParent:
              \_operation: , line:25:16, endln:25:22
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), line:6:7, endln:6:8
            |vpiOperand:
            \_constant: , line:25:21, endln:25:22
              |vpiParent:
              \_operation: , line:25:16, endln:25:22
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiStmt:
          \_sys_func_call: ($display), line:25:24, endln:25:39
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiArgument:
            \_constant: , line:25:33, endln:25:38
              |vpiParent:
              \_sys_func_call: ($display), line:25:24, endln:25:39
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:25:46, endln:25:75
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiArgument:
            \_constant: , line:25:53, endln:25:54
              |vpiParent:
              \_sys_func_call: ($fatal), line:25:46, endln:25:75
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:25:56, endln:25:74
              |vpiParent:
              \_sys_func_call: ($fatal), line:25:46, endln:25:75
              |vpiDecompile:"FAILED ASSERTION"
              |vpiSize:128
              |STRING:FAILED ASSERTION
              |vpiConstType:6
            |vpiName:$fatal
  |vpiProcess:
  \_always: , line:28:3, endln:29:19
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiStmt:
    \_delay_control: , line:29:5, endln:29:7
      |vpiParent:
      \_always: , line:28:3, endln:29:19
      |#5
      |vpiStmt:
      \_assignment: , line:29:8, endln:29:18
        |vpiParent:
        \_delay_control: , line:29:5, endln:29:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:29:14, endln:29:18
          |vpiParent:
          \_assignment: , line:29:8, endln:29:18
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), line:29:15, endln:29:18
            |vpiParent:
            \_operation: , line:29:14, endln:29:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), line:3:7, endln:3:10
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:29:8, endln:29:11
          |vpiParent:
          \_assignment: , line:29:8, endln:29:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
  |vpiName:work@tb
  |vpiVariables:
  \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.rstn)
      |vpiParent:
      \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
      |vpiFullName:work@tb.rstn
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:8
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@tb.d), line:5:9, endln:5:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.d)
      |vpiParent:
      \_logic_var: (work@tb.d), line:5:9, endln:5:10
      |vpiFullName:work@tb.d
      |vpiActual:
      \_logic_typespec: , line:5:3, endln:5:8
    |vpiName:d
    |vpiFullName:work@tb.d
    |vpiVisibility:1
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.clk)
      |vpiParent:
      \_logic_net: (work@tb.clk), line:3:7, endln:3:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@tb.o), line:6:7, endln:6:8
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.o)
      |vpiParent:
      \_logic_net: (work@tb.o), line:6:7, endln:6:8
      |vpiFullName:work@tb.o
      |vpiActual:
      \_logic_typespec: , line:6:3, endln:6:6
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:48
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:8:3, endln:13:6
  |vpiProcess:
  \_initial: , line:15:3, endln:26:6
  |vpiProcess:
  \_always: , line:28:3, endln:29:19
  |vpiModule:
  \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/OneFF/dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.d)
        |vpiParent:
        \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21
        |vpiFullName:work@tb.dut1.d
        |vpiActual:
        \_logic_typespec: , line:2:20, endln:2:20
      |vpiName:d
      |vpiFullName:work@tb.dut1.d
    |vpiNet:
    \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.rstn)
        |vpiParent:
        \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_typespec: , line:3:21, endln:3:21
      |vpiName:rstn
      |vpiFullName:work@tb.dut1.rstn
    |vpiNet:
    \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.clk)
        |vpiParent:
        \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_typespec: , line:4:21, endln:4:21
      |vpiName:clk
      |vpiFullName:work@tb.dut1.clk
    |vpiNet:
    \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.q)
        |vpiParent:
        \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27
        |vpiFullName:work@tb.dut1.q
        |vpiActual:
        \_logic_typespec: , line:5:22, endln:5:25
      |vpiName:q
      |vpiFullName:work@tb.dut1.q
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:2:1, endln:33:10
    |vpiPort:
    \_port: (d), line:2:20, endln:2:21
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiName:d
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.d), line:31:12, endln:31:13
        |vpiParent:
        \_port: (d), line:2:20, endln:2:21
        |vpiName:d
        |vpiFullName:work@tb.d
        |vpiActual:
        \_logic_var: (work@tb.d), line:5:9, endln:5:10
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.d), line:2:20, endln:2:21
        |vpiParent:
        \_port: (d), line:2:20, endln:2:21
        |vpiName:d
        |vpiFullName:work@tb.dut1.d
        |vpiActual:
        \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.d)
        |vpiParent:
        \_port: (d), line:2:20, endln:2:21
        |vpiFullName:work@tb.dut1.d
        |vpiActual:
        \_logic_typespec: , line:2:20, endln:2:20
    |vpiPort:
    \_port: (rstn), line:3:21, endln:3:25
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.rstn), line:31:15, endln:31:19
        |vpiParent:
        \_port: (rstn), line:3:21, endln:3:25
        |vpiName:rstn
        |vpiFullName:work@tb.rstn
        |vpiActual:
        \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.rstn), line:3:21, endln:3:25
        |vpiParent:
        \_port: (rstn), line:3:21, endln:3:25
        |vpiName:rstn
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.rstn)
        |vpiParent:
        \_port: (rstn), line:3:21, endln:3:25
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_typespec: , line:3:21, endln:3:21
    |vpiPort:
    \_port: (clk), line:4:21, endln:4:24
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.clk), line:31:21, endln:31:24
        |vpiParent:
        \_port: (clk), line:4:21, endln:4:24
        |vpiName:clk
        |vpiFullName:work@tb.clk
        |vpiActual:
        \_logic_net: (work@tb.clk), line:3:7, endln:3:10
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.clk), line:4:21, endln:4:24
        |vpiParent:
        \_port: (clk), line:4:21, endln:4:24
        |vpiName:clk
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.clk)
        |vpiParent:
        \_port: (clk), line:4:21, endln:4:24
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_typespec: , line:4:21, endln:4:21
    |vpiPort:
    \_port: (q), line:5:26, endln:5:27
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneFF/tb.v, line:31:3, endln:31:29
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@tb.o), line:31:26, endln:31:27
        |vpiParent:
        \_port: (q), line:5:26, endln:5:27
        |vpiName:o
        |vpiFullName:work@tb.o
        |vpiActual:
        \_logic_net: (work@tb.o), line:6:7, endln:6:8
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.q), line:5:26, endln:5:27
        |vpiParent:
        \_port: (q), line:5:26, endln:5:27
        |vpiName:q
        |vpiFullName:work@tb.dut1.q
        |vpiActual:
        \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.q)
        |vpiParent:
        \_port: (q), line:5:26, endln:5:27
        |vpiFullName:work@tb.dut1.q
        |vpiActual:
        \_logic_typespec: , line:5:22, endln:5:25
    |vpiProcess:
    \_always: , line:7:3, endln:13:10
\_weaklyReferenced:
\_logic_typespec: , line:3:3, endln:3:6
  |vpiParent:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10
\_logic_typespec: , line:4:3, endln:4:8
  |vpiParent:
  \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
\_logic_typespec: , line:5:3, endln:5:8
  |vpiParent:
  \_logic_var: (work@tb.d), line:5:9, endln:5:10
\_logic_typespec: , line:6:3, endln:6:6
  |vpiParent:
  \_logic_net: (work@tb.o), line:6:7, endln:6:8
\_logic_typespec: , line:2:20, endln:2:20
\_logic_typespec: , line:3:21, endln:3:21
\_logic_typespec: , line:4:21, endln:4:21
\_logic_typespec: , line:5:22, endln:5:25
\_logic_typespec: , line:2:20, endln:2:20
  |vpiParent:
  \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21
\_logic_typespec: , line:3:21, endln:3:21
  |vpiParent:
  \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25
\_logic_typespec: , line:4:21, endln:4:21
  |vpiParent:
  \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24
\_logic_typespec: , line:5:22, endln:5:25
  |vpiParent:
  \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27
\_logic_typespec: , line:2:20, endln:2:20
\_logic_typespec: , line:3:21, endln:3:21
\_logic_typespec: , line:4:21, endln:4:21
\_logic_typespec: , line:5:22, endln:5:25
\_logic_typespec: , line:3:3, endln:3:6
\_logic_typespec: , line:4:3, endln:4:13
\_logic_typespec: , line:5:3, endln:5:10
\_logic_typespec: , line:6:3, endln:6:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneFF/dut.v | ${SURELOG_DIR}/build/regression/OneFF/roundtrip/dut_000.v | 4 | 14 |
[roundtrip]: ${SURELOG_DIR}/tests/OneFF/tb.v  | ${SURELOG_DIR}/build/regression/OneFF/roundtrip/tb_000.v  | 7 | 33 |