Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "alu.v" in library work
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "alu.v".
WARNING:Xst:646 - Signal <tmp<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit 32-to-1 multiplexer for signal <ALU_Result>.
    Found 16-bit adder for signal <ALU_Result$addsub0000>.
    Found 8-bit adder carry out for signal <ALU_Result$addsub0001> created at line 35.
    Found 8-bit adder carry out for signal <ALU_Result$addsub0002> created at line 39.
    Found 8-bit comparator equal for signal <ALU_Result$cmp_eq0001> created at line 66.
    Found 8-bit comparator greater for signal <ALU_Result$cmp_gt0000> created at line 65.
    Found 8x8-bit multiplier for signal <ALU_Result$mult0000> created at line 37.
    Found 10-bit subtractor for signal <ALU_Result$sub0000> created at line 36.
    Found 10-bit subtractor for signal <ALU_Result$sub0001> created at line 38.
    Found 10-bit subtractor for signal <ALU_Result$sub0002> created at line 40.
    Found 8-bit xor2 for signal <ALU_Result$xor0000> created at line 64.
    Found 9-bit adder for signal <tmp>.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 3
 16-bit adder                                          : 1
 8-bit adder carry out                                 : 2
 9-bit adder                                           : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 16-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 3
 16-bit adder                                          : 1
 8-bit adder carry out                                 : 2
 9-bit adder                                           : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 16-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 363
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 55
#      LUT3                        : 108
#      LUT4                        : 59
#      MUXCY                       : 42
#      MUXF5                       : 56
#      MUXF6                       : 11
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 28
# IO Buffers                       : 38
#      IBUF                        : 21
#      OBUF                        : 17
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      120  out of   4656     2%  
 Number of 4 input LUTs:                223  out of   9312     2%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    232    16%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 17.832ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2329 / 17
-------------------------------------------------------------------------
Delay:               17.832ns (Levels of Logic = 13)
  Source:            Opcode<1> (PAD)
  Destination:       ALU_Out<7> (PAD)

  Data Path: Opcode<1> to ALU_Out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.451  Opcode_1_IBUF (Opcode_1_IBUF)
     LUT2:I0->O            2   0.704   0.526  Mmux_ALU_Result3211 (N5)
     LUT4:I1->O           14   0.704   1.175  ALU_Result_cmp_eq00001 (ALU_Result_cmp_eq0000)
     LUT3:I0->O            2   0.704   0.622  ALU_Result_mux0000<0>1 (Madd_ALU_Result_addsub0000_cy<0>)
     LUT4:I0->O            4   0.704   0.591  Madd_ALU_Result_addsub0000_cy<1>11 (Madd_ALU_Result_addsub0000_cy<1>)
     LUT4:I3->O            5   0.704   0.668  Madd_ALU_Result_addsub0000_cy<4>11 (Madd_ALU_Result_addsub0000_cy<4>)
     LUT3:I2->O            1   0.704   0.595  Madd_ALU_Result_addsub0000_cy<6>11 (Madd_ALU_Result_addsub0000_cy<6>)
     LUT4:I0->O            1   0.704   0.000  ALU_Result_addsub0000<7>1_inv1 (ALU_Result_addsub0000<7>1_inv)
     MUXF5:I1->O           1   0.321   0.000  Mmux_ALU_Result_8_f5_13 (Mmux_ALU_Result_8_f514)
     MUXF6:I1->O           1   0.521   0.499  Mmux_ALU_Result_7_f6_6 (Mmux_ALU_Result_7_f67)
     LUT3:I1->O            1   0.704   0.000  Mmux_ALU_Result_461 (Mmux_ALU_Result_46)
     MUXF5:I0->O           1   0.321   0.420  Mmux_ALU_Result_2_f5_5 (ALU_Out_7_OBUF)
     OBUF:I->O                 3.272          ALU_Out_7_OBUF (ALU_Out<7>)
    ----------------------------------------
    Total                     17.832ns (11.285ns logic, 6.547ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.74 secs
 
--> 

Total memory usage is 4521456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

