

================================================================
== Vivado HLS Report for 'lut_mul7_chunk'
================================================================
* Date:           Tue Aug 28 14:12:20 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version_with_mul
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.664|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%d_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %d_V)"   --->   Operation 3 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = zext i6 %d_V_read to i64" [fdtd-2d.cpp:241]   --->   Operation 4 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q01_addr = getelementptr [64 x i1]* @q01, i64 0, i64 %tmp" [fdtd-2d.cpp:241]   --->   Operation 5 'getelementptr' 'q01_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.66ns)   --->   "%q01_load = load i1* %q01_addr, align 1" [fdtd-2d.cpp:241]   --->   Operation 6 'load' 'q01_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q12_addr = getelementptr [64 x i1]* @q12, i64 0, i64 %tmp" [fdtd-2d.cpp:242]   --->   Operation 7 'getelementptr' 'q12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.66ns)   --->   "%q12_load = load i1* %q12_addr, align 1" [fdtd-2d.cpp:242]   --->   Operation 8 'load' 'q12_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%q23_addr = getelementptr [64 x i1]* @q23, i64 0, i64 %tmp" [fdtd-2d.cpp:243]   --->   Operation 9 'getelementptr' 'q23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%q23_load = load i1* %q23_addr, align 1" [fdtd-2d.cpp:243]   --->   Operation 10 'load' 'q23_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q3_addr = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp" [fdtd-2d.cpp:244]   --->   Operation 11 'getelementptr' 'q3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.66ns)   --->   "%q3_load = load i1* %q3_addr, align 1" [fdtd-2d.cpp:244]   --->   Operation 12 'load' 'q3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q4_addr = getelementptr [64 x i1]* @q4, i64 0, i64 %tmp" [fdtd-2d.cpp:245]   --->   Operation 13 'getelementptr' 'q4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.66ns)   --->   "%q4_load = load i1* %q4_addr, align 1" [fdtd-2d.cpp:245]   --->   Operation 14 'load' 'q4_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%q5_addr = getelementptr [64 x i1]* @q5, i64 0, i64 %tmp" [fdtd-2d.cpp:246]   --->   Operation 15 'getelementptr' 'q5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.66ns)   --->   "%q5_load = load i1* %q5_addr, align 1" [fdtd-2d.cpp:246]   --->   Operation 16 'load' 'q5_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%q6_addr = getelementptr [64 x i1]* @q6, i64 0, i64 %tmp" [fdtd-2d.cpp:247]   --->   Operation 17 'getelementptr' 'q6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.66ns)   --->   "%q6_load = load i1* %q6_addr, align 1" [fdtd-2d.cpp:247]   --->   Operation 18 'load' 'q6_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%q7_addr = getelementptr [64 x i1]* @q7, i64 0, i64 %tmp" [fdtd-2d.cpp:248]   --->   Operation 19 'getelementptr' 'q7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.66ns)   --->   "%q7_load = load i1* %q7_addr, align 1" [fdtd-2d.cpp:248]   --->   Operation 20 'load' 'q7_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%q8_addr = getelementptr [64 x i1]* @q8, i64 0, i64 %tmp" [fdtd-2d.cpp:249]   --->   Operation 21 'getelementptr' 'q8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.66ns)   --->   "%q8_load = load i1* %q8_addr, align 1" [fdtd-2d.cpp:249]   --->   Operation 22 'load' 'q8_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/2] (2.66ns)   --->   "%q01_load = load i1* %q01_addr, align 1" [fdtd-2d.cpp:241]   --->   Operation 23 'load' 'q01_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/2] (2.66ns)   --->   "%q12_load = load i1* %q12_addr, align 1" [fdtd-2d.cpp:242]   --->   Operation 24 'load' 'q12_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 25 [1/2] (2.66ns)   --->   "%q23_load = load i1* %q23_addr, align 1" [fdtd-2d.cpp:243]   --->   Operation 25 'load' 'q23_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/2] (2.66ns)   --->   "%q3_load = load i1* %q3_addr, align 1" [fdtd-2d.cpp:244]   --->   Operation 26 'load' 'q3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/2] (2.66ns)   --->   "%q4_load = load i1* %q4_addr, align 1" [fdtd-2d.cpp:245]   --->   Operation 27 'load' 'q4_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 28 [1/2] (2.66ns)   --->   "%q5_load = load i1* %q5_addr, align 1" [fdtd-2d.cpp:246]   --->   Operation 28 'load' 'q5_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/2] (2.66ns)   --->   "%q6_load = load i1* %q6_addr, align 1" [fdtd-2d.cpp:247]   --->   Operation 29 'load' 'q6_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/2] (2.66ns)   --->   "%q7_load = load i1* %q7_addr, align 1" [fdtd-2d.cpp:248]   --->   Operation 30 'load' 'q7_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 31 [1/2] (2.66ns)   --->   "%q8_load = load i1* %q8_addr, align 1" [fdtd-2d.cpp:249]   --->   Operation 31 'load' 'q8_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %q8_load, i1 %q7_load, i1 %q6_load, i1 %q5_load, i1 %q4_load, i1 %q3_load, i1 %q23_load, i1 %q12_load, i1 %q01_load)" [fdtd-2d.cpp:249]   --->   Operation 32 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret i9 %p_Result_s" [fdtd-2d.cpp:250]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q01]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_V_read    (read          ) [ 000]
tmp         (zext          ) [ 000]
q01_addr    (getelementptr ) [ 001]
q12_addr    (getelementptr ) [ 001]
q23_addr    (getelementptr ) [ 001]
q3_addr     (getelementptr ) [ 001]
q4_addr     (getelementptr ) [ 001]
q5_addr     (getelementptr ) [ 001]
q6_addr     (getelementptr ) [ 001]
q7_addr     (getelementptr ) [ 001]
q8_addr     (getelementptr ) [ 001]
q01_load    (load          ) [ 000]
q12_load    (load          ) [ 000]
q23_load    (load          ) [ 000]
q3_load     (load          ) [ 000]
q4_load     (load          ) [ 000]
q5_load     (load          ) [ 000]
q6_load     (load          ) [ 000]
q7_load     (load          ) [ 000]
q8_load     (load          ) [ 000]
p_Result_s  (bitconcatenate) [ 000]
StgValue_33 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q01"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="q7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="q8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="d_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="6" slack="0"/>
<pin id="28" dir="0" index="1" bw="6" slack="0"/>
<pin id="29" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="q01_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="6" slack="0"/>
<pin id="36" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q01_addr/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="6" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q01_load/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="q12_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="6" slack="0"/>
<pin id="49" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q12_addr/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q12_load/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="q23_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q23_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q23_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="q3_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q3_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q3_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="q4_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q4_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q4_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="q5_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q5_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q5_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="q6_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q6_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q6_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="q7_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q7_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q7_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="q8_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q8_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q8_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="0" index="4" bw="1" slack="0"/>
<pin id="168" dir="0" index="5" bw="1" slack="0"/>
<pin id="169" dir="0" index="6" bw="1" slack="0"/>
<pin id="170" dir="0" index="7" bw="1" slack="0"/>
<pin id="171" dir="0" index="8" bw="1" slack="0"/>
<pin id="172" dir="0" index="9" bw="1" slack="0"/>
<pin id="173" dir="1" index="10" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="q01_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q01_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="q12_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q12_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="q23_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q23_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="q3_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q3_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="q4_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="1"/>
<pin id="206" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q4_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="q5_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q5_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="q6_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q6_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="q7_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="1"/>
<pin id="221" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q7_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="q8_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q8_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="20" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="22" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="22" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="26" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="158"><net_src comp="149" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="160"><net_src comp="149" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="143" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="176"><net_src comp="130" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="177"><net_src comp="117" pin="3"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="104" pin="3"/><net_sink comp="162" pin=4"/></net>

<net id="179"><net_src comp="91" pin="3"/><net_sink comp="162" pin=5"/></net>

<net id="180"><net_src comp="78" pin="3"/><net_sink comp="162" pin=6"/></net>

<net id="181"><net_src comp="65" pin="3"/><net_sink comp="162" pin=7"/></net>

<net id="182"><net_src comp="52" pin="3"/><net_sink comp="162" pin=8"/></net>

<net id="183"><net_src comp="39" pin="3"/><net_sink comp="162" pin=9"/></net>

<net id="187"><net_src comp="32" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="192"><net_src comp="45" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="197"><net_src comp="58" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="202"><net_src comp="71" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="207"><net_src comp="84" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="212"><net_src comp="97" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="217"><net_src comp="110" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="222"><net_src comp="123" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="227"><net_src comp="136" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: lut_mul7_chunk : d_V | {1 }
	Port: lut_mul7_chunk : q01 | {1 2 }
	Port: lut_mul7_chunk : q12 | {1 2 }
	Port: lut_mul7_chunk : q23 | {1 2 }
	Port: lut_mul7_chunk : q3 | {1 2 }
	Port: lut_mul7_chunk : q4 | {1 2 }
	Port: lut_mul7_chunk : q5 | {1 2 }
	Port: lut_mul7_chunk : q6 | {1 2 }
	Port: lut_mul7_chunk : q7 | {1 2 }
	Port: lut_mul7_chunk : q8 | {1 2 }
  - Chain level:
	State 1
		q01_addr : 1
		q01_load : 2
		q12_addr : 1
		q12_load : 2
		q23_addr : 1
		q23_load : 2
		q3_addr : 1
		q3_load : 2
		q4_addr : 1
		q4_load : 2
		q5_addr : 1
		q5_load : 2
		q6_addr : 1
		q6_load : 2
		q7_addr : 1
		q7_load : 2
		q8_addr : 1
		q8_load : 2
	State 2
		p_Result_s : 1
		StgValue_33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   | d_V_read_read_fu_26 |
|----------|---------------------|
|   zext   |      tmp_fu_149     |
|----------|---------------------|
|bitconcatenate|  p_Result_s_fu_162  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|q01_addr_reg_184|    6   |
|q12_addr_reg_189|    6   |
|q23_addr_reg_194|    6   |
| q3_addr_reg_199|    6   |
| q4_addr_reg_204|    6   |
| q5_addr_reg_209|    6   |
| q6_addr_reg_214|    6   |
| q7_addr_reg_219|    6   |
| q8_addr_reg_224|    6   |
+----------------+--------+
|      Total     |   54   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_39 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_52 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_91 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  9.549  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   54   |   81   |
+-----------+--------+--------+--------+
