# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MIPS-v5.srcs/sources_1/new/Alu.v" \
"../../../../MIPS-v5.srcs/sources_1/new/Main_Control.v" \
"../../../../MIPS-v5.srcs/sources_1/new/adder_4.v" \
"../../../../MIPS-v5.srcs/sources_1/new/data_memory.v" \
"../../../../MIPS-v5.srcs/sources_1/new/extend_sign.v" \
"../../../../MIPS-v5.srcs/sources_1/new/instr_memory.v" \
"../../../../MIPS-v5.srcs/sources_1/new/mux2_1.v" \
"../../../../MIPS-v5.srcs/sources_1/new/register.v" \
"../../../../MIPS-v5.srcs/sources_1/new/register_bank.v" \
"../../../../MIPS-v5.srcs/sources_1/new/top.v" \
"../../../../MIPS-v5.srcs/sources_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
