0.7
2020.2
May 22 2024
19:03:11
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v,,AND,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND_32.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v,,AND_32,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/Adder_32.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v,,Adder_32,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitAdder.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v,,EightBitAdder,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/EightBitSubtractor.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v,,EightBitSubtractor,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/FourBitAdder.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v,,FourBitAdder,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v,,HAMM,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/HAMM_32.v,1727790079,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v,,HAMM_32bit,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v,,MUX_16_to_1,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_2_to_1.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v,,MUX_2_to_1,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_32_to_1.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v,,MUX_32_to_1,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_4_to_1.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v,,MUX_4_to_1,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_8_to_1.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v,,MUX_8_to_1,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v,,OR,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/OR_32.v,1727790080,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v,,OR_32,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v,,SixteenAdder,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v,,XOR,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/XOR_32.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v,,XOR_32,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/arithmetic_right_shift_32bit.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v,,arithmetic_right_shift_32bit,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_32.v,1730805491,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v,,comparator_32,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_4.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v,,comparator_4,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/comparator_8.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v,,comparator_8,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/complementer.v,1727790079,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v,,complementer,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v,1727790079,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/half_adder.v,1727790079,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v,,half_adder,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v,1727790080,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v,,left_shift_32bit,,,,,,,,
C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/logical_right_shift_32bit.v,1727790080,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v,,logical_right_shift_32bit,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v,1730890262,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v,,data_memory,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/instr_memory/sim/instr_memory.v,1730892164,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.gen/sources_1/ip/data_memory/sim/data_memory.v,,instr_memory,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v,1730891794,verilog,,,,test_bench,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU.v,1730020869,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v,,ALU,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/ALU_function.v,1730022031,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/AND.v,,ALU_function,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/IN_REG.v,1729750854,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v,,IN_REG,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/LMD.v,1729679627,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v,,LMD,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX.v,1729594794,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v,,MUX,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/MUX1.v,1729677967,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/MUX_16_to_1.v,,MUX1,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/PC.v,1730287921,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v,,PC,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/RB.v,1730890002,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/SixteenAdder.v,,RB,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/control_path.v,1730892312,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v,,control_path,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/data_path.v,1730889785,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/full_adder.v,,data_path,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/instruction_decoder.v,1730021996,verilog,,C:/Users/Sujan/Downloads/ALU_final.srcs/ALU_final.srcs/sources_1/new/left_shift_32bit.v,,instruction_decoder,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/sign_ext.v,1729677388,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v,,sign_ext,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/step_decoder.v,1730021978,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v,,step_decoder,,,,,,,,
C:/Users/Sujan/Downloads/final_project/final_project.srcs/sources_1/new/top_module.v,1730889772,verilog,,C:/Users/Sujan/Downloads/final_project/final_project.srcs/sim_1/new/test_bench.v,,top_module,,,,,,,,
