// Seed: 1674031162
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4
    , id_13,
    input wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    input wor id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10
);
  rnmos (1, id_9 - ~id_0);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_7,
      id_2,
      id_6,
      id_8,
      id_3,
      id_10,
      id_10,
      id_9
  );
  assign modCall_1.id_5 = 0;
  wire id_12;
endmodule
