var pairs =
{
"pdpw8kc":{"primitive":1}
,"pseudo":{"dual":1}
,"dual":{"port":1}
,"port":{"block":1,"name":1,"definition":1}
,"block":{"ram":1}
,"architectures":{"supported":1}
,"platform":{"manager":1}
,"inputs":{"di17":1}
,"di17":{"di16":1}
,"di16":{"di15":1}
,"di15":{"di14":1}
,"di14":{"di13":1}
,"di13":{"di12":1}
,"di12":{"di11":1}
,"di11":{"di10":1}
,"di10":{"di9":1}
,"di9":{"di8":1}
,"di8":{"di7":1}
,"di7":{"di6":1}
,"di6":{"di5":1}
,"di5":{"di4":1}
,"di4":{"di3":1}
,"di3":{"di2":1}
,"di2":{"di1":1}
,"di1":{"di0":1}
,"di0":{"adw8":1}
,"adw8":{"adw7":1}
,"adw7":{"adw6":1}
,"adw6":{"adw5":1}
,"adw5":{"adw4":1}
,"adw4":{"adw3":1}
,"adw3":{"adw2":1}
,"adw2":{"adw1":1}
,"adw1":{"adw0":1}
,"adw0":{"be1":1}
,"be1":{"be0":1}
,"be0":{"cew":1}
,"cew":{"clkw":1}
,"clkw":{"csw2":1}
,"csw2":{"csw1":1}
,"csw1":{"csw0":1}
,"csw0":{"adr12":1}
,"adr12":{"adr11":1}
,"adr11":{"adr10":1}
,"adr10":{"adr9":1}
,"adr9":{"adr8":1}
,"adr8":{"adr7":1}
,"adr7":{"adr6":1}
,"adr6":{"adr5":1}
,"adr5":{"adr4":1}
,"adr4":{"adr3":1}
,"adr3":{"adr2":1}
,"adr2":{"adr1":1}
,"adr1":{"adr0":1}
,"adr0":{"cer":1}
,"cer":{"clkr":1}
,"clkr":{"csr2":1}
,"csr2":{"csr1":1}
,"csr1":{"csr0":1}
,"csr0":{"rst":1}
,"rst":{"ocer":1}
,"outputs":{"do17":1}
,"do17":{"do16":1}
,"do16":{"do15":1}
,"do15":{"do14":1}
,"do14":{"do13":1}
,"do13":{"do12":1}
,"do12":{"do11":1}
,"do11":{"do10":1}
,"do10":{"do9":1}
,"do9":{"do8":1}
,"do8":{"do7":1}
,"do7":{"do6":1}
,"do6":{"do5":1}
,"do5":{"do4":1}
,"do4":{"do3":1}
,"do3":{"do2":1}
,"do2":{"do1":1}
,"do1":{"do0":1}
,"data_width_w":{"default":1}
,"data_width_r":{"default":1}
,"regmode":{"noreg":1}
,"noreg":{"default":1}
,"default":{"outreg":1,"async":1,"zeros":1,"disabled":1,"dynamic":1}
,"resetmode":{"sync":1}
,"sync":{"default":1}
,"csdecode_w":{"3-bit":1}
,"3-bit":{"binary":1}
,"binary":{"value":1}
,"value":{"default":1}
,"csdecode_r":{"3-bit":1}
,"gsr":{"enabled":1}
,"enabled":{"default":1}
,"async_reset_release":{"sync":1}
,"init_data":{"static":1}
,"static":{"default":1}
,"initval_00":{"initval_1f":1}
,"initval_1f":{"verilog":1}
,"verilog":{"320":1}
,"320":{"\u0027hxxx":1}
,"\u0027hxxx":{"80-bit":1}
,"80-bit":{"hex":1}
,"hex":{"string":1}
,"string":{"vhdl":1,"default":1}
,"vhdl":{"0xxxx":1}
,"0xxxx":{"80-bit":1}
,"following":{"table":1,"technical":1}
,"table":{"describes":1}
,"describes":{"ports":1}
,"ports":{"pdpw8kc":1}
,"read":{"clock":1,"output":1,"address":1,"data":1}
,"write":{"clock":1,"data":1,"address":1}
,"csw":{"1:0":1}
,"chip":{"select":1}
,"select":{"write":1,"read":1}
,"csr":{"1:0":1}
,"clock":{"enable":1}
,"output":{"clock":1}
,"byte":{"enable":1}
,"adw":{"8:0":1}
,"adr":{"12:0":1}
,"refer":{"following":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"site":{"details":1}
,"details":{"ebr":1}
,"ebr":{"port":1}
,"definition":{"attribute":1,"usage":1}
,"attribute":{"definition":1}
,"tn1201":{"memory":1}
,"memory":{"usage":1}
,"usage":{"guide":1}
,"guide":{"machxo2":1}
,"machxo2":{"devices":1}
}
;Search.control.loadWordPairs(pairs);
