{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543687532957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543687532957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 16:05:32 2018 " "Processing started: Sat Dec 01 16:05:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543687532957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543687532957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP --analyze_file=D:/Documentos/UFMG/Matérias/ArqComp/final/topo/topo.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP --analyze_file=D:/Documentos/UFMG/Matérias/ArqComp/final/topo/topo.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543687532957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543687533294 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_rom1rw.sv(164) " "Verilog HDL Expression warning at ahb3lite_rom1rw.sv(164): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_rom1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543687533334 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_rom1rw.sv(165) " "Verilog HDL Expression warning at ahb3lite_rom1rw.sv(165): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_rom1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543687533334 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_sram1rw.sv(164) " "Verilog HDL Expression warning at ahb3lite_sram1rw.sv(164): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_sram1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543687533336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_sram1rw.sv(165) " "Verilog HDL Expression warning at ahb3lite_sram1rw.sv(165): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_sram1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543687533336 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "riscv_icache_ahb3lite.sv(165) " "Verilog HDL Module Instantiation warning at riscv_icache_ahb3lite.sv(165): ignored dangling comma in List of Port Connections" {  } { { "proc/ahb3lite/riscv_icache_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/riscv_icache_ahb3lite.sv" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1543687533341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_pmpchk.sv(220) " "Verilog HDL warning at riscv_pmpchk.sv(220): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_pmpchk.sv" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_pmpchk.sv(229) " "Verilog HDL warning at riscv_pmpchk.sv(229): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_pmpchk.sv" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(233) " "Verilog HDL warning at biu_mux.sv(233): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(234) " "Verilog HDL warning at biu_mux.sv(234): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(235) " "Verilog HDL warning at biu_mux.sv(235): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(236) " "Verilog HDL warning at biu_mux.sv(236): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(237) " "Verilog HDL warning at biu_mux.sv(237): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(238) " "Verilog HDL warning at biu_mux.sv(238): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(239) " "Verilog HDL warning at biu_mux.sv(239): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(227) " "Verilog HDL warning at riscv_noicache_core.sv(227): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(228) " "Verilog HDL warning at riscv_noicache_core.sv(228): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(252) " "Verilog HDL warning at riscv_noicache_core.sv(252): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(253) " "Verilog HDL warning at riscv_noicache_core.sv(253): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(261) " "Verilog HDL warning at riscv_noicache_core.sv(261): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(262) " "Verilog HDL warning at riscv_noicache_core.sv(262): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(263) " "Verilog HDL warning at riscv_noicache_core.sv(263): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(264) " "Verilog HDL warning at riscv_noicache_core.sv(264): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(783) " "Verilog HDL warning at riscv_icache_core.sv(783): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 783 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(800) " "Verilog HDL warning at riscv_icache_core.sv(800): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 800 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(805) " "Verilog HDL warning at riscv_icache_core.sv(805): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 805 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1046) " "Verilog HDL warning at riscv_dcache_core.sv(1046): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1046 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1047) " "Verilog HDL warning at riscv_dcache_core.sv(1047): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1047 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1054) " "Verilog HDL warning at riscv_dcache_core.sv(1054): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1054 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1076) " "Verilog HDL warning at riscv_dcache_core.sv(1076): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1076 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1083) " "Verilog HDL warning at riscv_dcache_core.sv(1083): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1083 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1084) " "Verilog HDL warning at riscv_dcache_core.sv(1084): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1084 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_mul.sv(203) " "Verilog HDL warning at riscv_mul.sv(203): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_mul.sv" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533369 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(194) " "Verilog HDL warning at riscv_lsu.sv(194): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(208) " "Verilog HDL warning at riscv_lsu.sv(208): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(209) " "Verilog HDL warning at riscv_lsu.sv(209): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(261) " "Verilog HDL warning at riscv_lsu.sv(261): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(286) " "Verilog HDL warning at riscv_lsu.sv(286): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 286 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(175) " "Verilog HDL warning at riscv_div.sv(175): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(177) " "Verilog HDL warning at riscv_div.sv(177): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(178) " "Verilog HDL warning at riscv_div.sv(178): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(418) " "Verilog HDL warning at riscv_div.sv(418): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_bu.sv(38) " "Verilog HDL Declaration information at riscv_bu.sv(38): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_bu.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533374 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_alu.sv(179) " "Verilog HDL warning at riscv_alu.sv(179): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533375 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_alu.sv(268) " "Verilog HDL warning at riscv_alu.sv(268): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 268 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_alu.sv(36) " "Verilog HDL Declaration information at riscv_alu.sv(36): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533375 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_wb.sv(193) " "Verilog HDL warning at riscv_wb.sv(193): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_wb.sv" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_wb.sv(209) " "Verilog HDL warning at riscv_wb.sv(209): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_wb.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IS_RV32E is_rv32e riscv_state1.10.sv(39) " "Verilog HDL Declaration information at riscv_state1.10.sv(39): object \"IS_RV32E\" differs only in case from object \"is_rv32e\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_state1.10.sv(41) " "Verilog HDL Declaration information at riscv_state1.10.sv(41): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_FPU has_fpu riscv_state1.10.sv(42) " "Verilog HDL Declaration information at riscv_state1.10.sv(42): object \"HAS_FPU\" differs only in case from object \"has_fpu\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_MMU has_mmu riscv_state1.10.sv(43) " "Verilog HDL Declaration information at riscv_state1.10.sv(43): object \"HAS_MMU\" differs only in case from object \"has_mmu\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_EXT has_ext riscv_state1.10.sv(49) " "Verilog HDL Declaration information at riscv_state1.10.sv(49): object \"HAS_EXT\" differs only in case from object \"has_ext\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533380 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_if.sv(257) " "Verilog HDL warning at riscv_if.sv(257): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_if.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533384 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_id.sv(417) " "Verilog HDL warning at riscv_id.sv(417): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_id.sv(418) " "Verilog HDL warning at riscv_id.sv(418): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543687533385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XLEN xlen riscv_id.sv(40) " "Verilog HDL Declaration information at riscv_id.sv(40): object \"XLEN\" differs only in case from object \"xlen\" in the same scope" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_FPU has_fpu riscv_id.sv(45) " "Verilog HDL Declaration information at riscv_id.sv(45): object \"HAS_FPU\" differs only in case from object \"has_fpu\" in the same scope" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543687533386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543687533402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 16:05:33 2018 " "Processing ended: Sat Dec 01 16:05:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543687533402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543687533402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543687533402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543687533402 ""}
