1、功能说明
    1、ATIM1 一个周期后同时改变周期和占空比
2、使用环境
    软件开发环境：KEIL MDK-ARM 5.34
                  IAR EWARM 8.50.1
    硬件开发环境：
        N32H473系列：
        基于评估板N32H473VEL7_STB V1.0开发
        N32H474系列：
        基于评估板N32H474VEL7_STB V1.0开发
        N32H475系列：
        基于评估板N32H475UEQ7_STB V1.0开发
        N32H482系列：
        基于评估板N32H482ZEL7_STB V1.0开发
        N32H487系列：
        基于评估板N32H487ZEL7_EVB V1.0开发
3、使用说明
    系统配置:
        1、时钟源：HSI+PLL
        2、时钟频率：
        	N32H473/474系列：
			    HSI=8M,SYS_CLK=200M,PCLK2=100M,ATIM1_CLK=200M
       	    N32H475/482/487系列：
			    HSI=8M,SYS_CLK=240M,PCLK2=120M,ATIM1_CLK=240M
        3、端口配置：
				PC0选择为ATIM1 CH1输出
        4、TIM：
				ATIM1 CH1 输出，周期触发DMA burst传输，加载CCDAT1，CCDAT2，CCDAT3，CCDAT4，CCDAT5，CCDAT6，PSC, AR寄存器，改变占空比和周期和重复计数器
        5、DMA：
				DMA1_CH5通道非循环模式搬运8个字SRC_Buffer[8]变量到ATIM1寄存器
    使用方法：
        1、编译后打开调试模式，用示波器或者逻辑分析仪观察ATIM1 CH1的波形
        2、ATIM1的第一个周期结束后，后面的波形为DMA搬运的改变周期和占空比的波形
4、注意事项
    无
    

1. Function description
     1. ATIM1 changes the period and duty cycle at the same time after one cycle
2. Use environment
	Software development environment: KEIL MDK-ARM 5.34
                                          IAR EWARM 8.50.1
    Hardware development environment:
        N32H473 series:
        Developed based on the evaluation board N32H473VEL7_STB V1.0
        N32H474 series:
        Developed based on the evaluation board N32H474VEL7_STB V1.0
        N32H475 series:
        Developed based on the evaluation board N32H475UEQ7_STB V1.0
        N32H482 series:
        Developed based on the evaluation board N32H482ZEL7_STB V1.0
        N32H487 series:
        Developed based on the evaluation board N32H487ZEL7_EVB V1.0
3. Instructions for use
    System Configuration;
        1. Clock source: HSI+PLL
        2. Clock frequency: 
            N32H473/474 series:
			    HSI=8M,SYS_CLK=200M,PCLK2=100M,ATIM1_CLK=200M
            N32H475/482/487 series:
			    HSI=8M,SYS_CLK=240M,PCLK2=120M,ATIM1_CLK=240M
        3. Port configuration:
				PC0 selected as ATIM1 CH1 Output
        4. TIM:
				ATIM1 CH1 output, periodically triggered DMA burst transmission, loading CCDAT1，CCDAT2，CCDAT3，CCDAT4，CCDAT5，CCDAT6，PSC, AR registers, changing duty cycle, period and repeat counter
        5. DMA:
				DMA1_CH5 channel normal mode carry 8 words SRC_Buffer[8] variable to ATIM1 registers
     Instructions:
         1. After compiling, turn on the debug mode, and use an oscilloscope or logic analyzer to observe the waveform of ATIM1 CH1
         2. After the first cycle of ATIM1 is over, the following waveforms are the waveforms of changing cycle and duty cycle of DMA transport
4. Matters needing attention
    without

