Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 15:06:39 2025
| Host         : DarrenLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          6           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.083      -20.689                     22                  751        0.098        0.000                      0                  751        4.500        0.000                       0                   321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.083      -20.689                     22                  751        0.098        0.000                      0                  751        4.500        0.000                       0                   321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           22  Failing Endpoints,  Worst Slack       -1.083ns,  Total Violation      -20.689ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.971ns  (logic 2.440ns (22.240%)  route 8.531ns (77.760%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.592    15.991    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.124    16.115 r  alu_auto/D_aluout_q[14]_i_1/O
                         net (fo=1, routed)           0.000    16.115    alu_auto/D_aluout_d[14]
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452    14.857    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[14]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.031    15.032    alu_auto/D_aluout_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 2.469ns (22.432%)  route 8.537ns (77.568%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.598    15.997    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.153    16.150 r  alu_auto/D_aluout_q[22]_i_1/O
                         net (fo=1, routed)           0.000    16.150    alu_auto/D_aluout_d[22]
    SLICE_X53Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453    14.858    alu_auto/CLK
    SLICE_X53Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[22]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)        0.075    15.077    alu_auto/D_aluout_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -16.150    
  -------------------------------------------------------------------
                         slack                                 -1.073    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.966ns  (logic 2.435ns (22.204%)  route 8.531ns (77.796%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.592    15.991    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.119    16.110 r  alu_auto/D_aluout_q[15]_i_1/O
                         net (fo=1, routed)           0.000    16.110    alu_auto/D_aluout_d[15]
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452    14.857    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[15]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.075    15.076    alu_auto/D_aluout_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -1.026ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.915ns  (logic 2.440ns (22.354%)  route 8.475ns (77.646%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.536    15.935    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124    16.059 r  alu_auto/D_aluout_q[20]_i_1/O
                         net (fo=1, routed)           0.000    16.059    alu_auto/D_aluout_d[20]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453    14.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[20]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)        0.031    15.033    alu_auto/D_aluout_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -16.059    
  -------------------------------------------------------------------
                         slack                                 -1.026    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 2.469ns (22.559%)  route 8.475ns (77.441%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.536    15.935    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.153    16.088 r  alu_auto/D_aluout_q[21]_i_1/O
                         net (fo=1, routed)           0.000    16.088    alu_auto/D_aluout_d[21]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453    14.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[21]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)        0.075    15.077    alu_auto/D_aluout_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 2.440ns (22.257%)  route 8.523ns (77.743%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.731    11.353    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.477 r  alu_auto/D_aluout_q[7]_i_4/O
                         net (fo=2, routed)           0.161    11.638    alu_auto/D_aluout_q[7]_i_4_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I2_O)        0.124    11.762 f  alu_auto/D_aluout_q[8]_i_7/O
                         net (fo=2, routed)           0.319    12.081    alu_auto/D_aluout_q[8]_i_7_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.205 r  alu_auto/D_aluout_q[9]_i_11/O
                         net (fo=5, routed)           0.582    12.787    alu_auto/D_aluout_q[9]_i_11_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.911 r  alu_auto/D_aluout_q[31]_i_37/O
                         net (fo=4, routed)           0.623    13.534    alu_auto/D_aluout_q[31]_i_37_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  alu_auto/D_aluout_q[31]_i_33/O
                         net (fo=2, routed)           0.773    14.431    alu_auto/D_aluout_q[31]_i_33_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.555 r  alu_auto/D_aluout_q[31]_i_24_comp/O
                         net (fo=2, routed)           0.438    14.993    alu_auto/D_aluout_q[31]_i_24_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.117 r  alu_auto/D_aluout_q[31]_i_19/O
                         net (fo=1, routed)           0.402    15.519    alu_auto/D_aluout_q[31]_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124    15.643 r  alu_auto/D_aluout_q[31]_i_10/O
                         net (fo=1, routed)           0.340    15.983    alu_auto/D_aluout_q[31]_i_10_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.107 r  alu_auto/D_aluout_q[31]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    16.107    alu_auto/D_aluout_d[31]
    SLICE_X49Y51         FDRE                                         r  alu_auto/D_aluout_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.442    14.846    alu_auto/CLK
    SLICE_X49Y51         FDRE                                         r  alu_auto/D_aluout_q_reg[31]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.031    15.100    alu_auto/D_aluout_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.941ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 2.440ns (22.529%)  route 8.391ns (77.471%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.451    15.851    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124    15.975 r  alu_auto/D_aluout_q[18]_i_1/O
                         net (fo=1, routed)           0.000    15.975    alu_auto/D_aluout_d[18]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453    14.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[18]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)        0.031    15.033    alu_auto/D_aluout_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -15.975    
  -------------------------------------------------------------------
                         slack                                 -0.941    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 2.440ns (22.533%)  route 8.388ns (77.467%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.449    15.848    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.972 r  alu_auto/D_aluout_q[16]_i_1/O
                         net (fo=1, routed)           0.000    15.972    alu_auto/D_aluout_d[16]
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452    14.857    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[16]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.031    15.032    alu_auto/D_aluout_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.827ns  (logic 2.440ns (22.537%)  route 8.387ns (77.463%))
  Logic Levels:           16  (LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.600    15.275    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.124    15.399 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.447    15.847    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124    15.971 r  alu_auto/D_aluout_q[12]_i_1/O
                         net (fo=1, routed)           0.000    15.971    alu_auto/D_aluout_d[12]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453    14.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[12]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)        0.029    15.031    alu_auto/D_aluout_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.971    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 alu_auto/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.822ns  (logic 2.564ns (23.692%)  route 8.258ns (76.308%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X57Y50         FDRE                                         r  alu_auto/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_auto/D_a_q_reg[1]/Q
                         net (fo=39, routed)          0.898     6.498    alu_auto/D_a_q_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.622 f  alu_auto/D_aluout_q[4]_i_12/O
                         net (fo=4, routed)           0.345     6.967    alu_auto/D_aluout_q[4]_i_12_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.091 r  alu_auto/D_aluout_q[4]_i_10_comp_2/O
                         net (fo=5, routed)           0.844     7.935    alu_auto/D_aluout_q[4]_i_10_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.059 f  alu_auto/D_aluout_q[5]_i_8_comp/O
                         net (fo=2, routed)           0.786     8.845    alu_auto/D_aluout_q[5]_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.969 r  alu_auto/D_aluout_q[8]_i_14/O
                         net (fo=4, routed)           0.307     9.276    alu_auto/D_aluout_q[8]_i_14_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  alu_auto/D_aluout_q[8]_i_16_comp_1/O
                         net (fo=1, routed)           0.565     9.966    alu_auto/D_aluout_q[8]_i_16_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.090 r  alu_auto/D_aluout_q[8]_i_9_comp/O
                         net (fo=3, routed)           0.409    10.498    alu_auto/D_aluout_q[8]_i_9_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.622 r  alu_auto/D_aluout_q[7]_i_6/O
                         net (fo=2, routed)           0.314    10.936    alu_auto/D_aluout_q[7]_i_6_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  alu_auto/D_aluout_q[8]_i_6_comp/O
                         net (fo=4, routed)           0.693    11.753    alu_auto/D_aluout_q[8]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.877 f  alu_auto/D_aluout_q[31]_i_39/O
                         net (fo=2, routed)           0.296    12.173    alu_auto/D_aluout_q[31]_i_39_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  alu_auto/D_aluout_q[29]_i_16/O
                         net (fo=3, routed)           0.623    12.920    alu_auto/D_aluout_q[29]_i_16_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.044 r  alu_auto/D_aluout_q[29]_i_14/O
                         net (fo=6, routed)           0.455    13.499    alu_auto/D_aluout_q[29]_i_14_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  alu_auto/D_aluout_q[29]_i_13_comp/O
                         net (fo=1, routed)           0.496    14.119    alu_auto/D_aluout_q[29]_i_13_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124    14.243 r  alu_auto/D_aluout_q[29]_i_11/O
                         net (fo=3, routed)           0.309    14.551    alu_auto/D_aluout_q[29]_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    14.675 f  alu_auto/D_aluout_q[31]_i_14/O
                         net (fo=4, routed)           0.179    14.854    alu_auto/D_aluout_q[31]_i_14_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    14.978 f  alu_auto/D_aluout_q[29]_i_6/O
                         net (fo=1, routed)           0.264    15.243    alu_auto/D_aluout_q[29]_i_6_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.124    15.367 r  alu_auto/D_aluout_q[29]_i_3/O
                         net (fo=9, routed)           0.475    15.842    alu_auto/D_aluout_q[29]_i_3_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.124    15.966 r  alu_auto/D_aluout_q[27]_i_1/O
                         net (fo=1, routed)           0.000    15.966    alu_auto/D_aluout_d[27]
    SLICE_X48Y48         FDRE                                         r  alu_auto/D_aluout_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452    14.857    alu_auto/CLK
    SLICE_X48Y48         FDRE                                         r  alu_auto/D_aluout_q_reg[27]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X48Y48         FDRE (Setup_fdre_C_D)        0.031    15.032    alu_auto/D_aluout_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.966    
  -------------------------------------------------------------------
                         slack                                 -0.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.595     1.539    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y49         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.038    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.052    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.595     1.539    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y49         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.051 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.051    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.052    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.595     1.539    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y49         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.074 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.074    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.052    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.595     1.539    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y49         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.076 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.076    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.052    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y50         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.595     1.539    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y49         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.025 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.078 r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.078    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X60Y51         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.052    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/CLK
    SLICE_X60Y51         FDRE                                         r  alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_auto/forLoop_idx_0_566647804[1].io_button_cond/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 alu_auto/D_test_sel_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_test_sel_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.490%)  route 0.146ns (43.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.564     1.508    alu_auto/CLK
    SLICE_X55Y56         FDRE                                         r  alu_auto/D_test_sel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  alu_auto/D_test_sel_q_reg[0]/Q
                         net (fo=38, routed)          0.146     1.794    alu_auto/D_test_sel_q_reg[0]
    SLICE_X54Y56         LUT3 (Prop_lut3_I1_O)        0.048     1.842 r  alu_auto/D_test_sel_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    alu_auto/D_test_sel_q[2]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  alu_auto/D_test_sel_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.834     2.024    alu_auto/CLK
    SLICE_X54Y56         FDRE                                         r  alu_auto/D_test_sel_q_reg[2]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.131     1.652    alu_auto/D_test_sel_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 alu_auto/D_test_sel_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_test_sel_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.564     1.508    alu_auto/CLK
    SLICE_X55Y56         FDRE                                         r  alu_auto/D_test_sel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  alu_auto/D_test_sel_q_reg[0]/Q
                         net (fo=38, routed)          0.146     1.794    alu_auto/D_test_sel_q_reg[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  alu_auto/D_test_sel_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    alu_auto/p_0_in[1]
    SLICE_X54Y56         FDRE                                         r  alu_auto/D_test_sel_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.834     2.024    alu_auto/CLK
    SLICE_X54Y56         FDRE                                         r  alu_auto/D_test_sel_q_reg[1]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.120     1.641    alu_auto/D_test_sel_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 alu_auto/FSM_sequential_D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_slow_clock_enable_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.897%)  route 0.166ns (47.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.565     1.509    alu_auto/CLK
    SLICE_X57Y59         FDRE                                         r  alu_auto/FSM_sequential_D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  alu_auto/FSM_sequential_D_states_q_reg[0]/Q
                         net (fo=29, routed)          0.166     1.815    alu_auto/D_states_q[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.860 r  alu_auto/D_slow_clock_enable_q_i_1/O
                         net (fo=1, routed)           0.000     1.860    alu_auto/D_slow_clock_enable_q_i_1_n_0
    SLICE_X55Y58         FDRE                                         r  alu_auto/D_slow_clock_enable_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     2.023    alu_auto/CLK
    SLICE_X55Y58         FDRE                                         r  alu_auto/D_slow_clock_enable_q_reg/C
                         clock pessimism             -0.480     1.544    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.091     1.635    alu_auto/D_slow_clock_enable_q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alu_auto/D_pass_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_pass_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.591     1.535    alu_auto/CLK
    SLICE_X60Y57         FDRE                                         r  alu_auto/D_pass_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  alu_auto/D_pass_counter_q_reg[5]/Q
                         net (fo=18, routed)          0.149     1.848    alu_auto/D_pass_counter_q_reg[5]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  alu_auto/D_pass_counter_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.893    alu_auto/p_0_in__1[5]
    SLICE_X60Y57         FDRE                                         r  alu_auto/D_pass_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.860     2.050    alu_auto/CLK
    SLICE_X60Y57         FDRE                                         r  alu_auto/D_pass_counter_q_reg[5]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.121     1.656    alu_auto/D_pass_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alu_auto/D_aluout_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/D_aluout_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.511    alu_auto/CLK
    SLICE_X50Y48         FDRE                                         r  alu_auto/D_aluout_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  alu_auto/D_aluout_q_reg[10]/Q
                         net (fo=3, routed)           0.149     1.824    alu_auto/in28[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  alu_auto/D_aluout_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.869    alu_auto/D_aluout_d[10]
    SLICE_X50Y48         FDRE                                         r  alu_auto/D_aluout_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.838     2.028    alu_auto/CLK
    SLICE_X50Y48         FDRE                                         r  alu_auto/D_aluout_q_reg[10]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.121     1.632    alu_auto/D_aluout_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50   alu_auto/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   alu_auto/D_a_q_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y50   alu_auto/D_a_q_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50   alu_auto/D_a_q_reg[0]_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50   alu_auto/D_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   alu_auto/D_a_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y50   alu_auto/D_a_q_reg[2]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y51   alu_auto/D_a_q_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y54   alu_auto/D_a_q_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   alu_auto/D_a_q_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   alu_auto/D_a_q_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y50   alu_auto/D_a_q_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y50   alu_auto/D_a_q_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   alu_auto/D_a_q_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   alu_auto/D_a_q_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y50   alu_auto/D_a_q_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y50   alu_auto/D_a_q_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   alu_auto/D_a_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.885ns  (logic 8.601ns (27.848%)  route 22.285ns (72.152%))
  Logic Levels:           25  (IBUF=1 LUT4=3 LUT5=3 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 f  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 f  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 f  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 f  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           1.657    21.017    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.141 f  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.682    21.822    alu_manual/seg/ctr/D_state_counter_q_reg[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.946 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.721    22.667    alu_auto/seg/ctr/io_segment[6]
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.791 r  alu_auto/seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.526    27.317    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    30.885 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.885    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.609ns  (logic 8.709ns (28.453%)  route 21.900ns (71.547%))
  Logic Levels:           24  (IBUF=1 LUT4=4 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 f  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 f  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 f  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 f  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           1.657    21.017    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.152    21.169 f  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.942    22.111    alu_auto/seg/ctr/io_segment[5]_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I1_O)        0.326    22.437 r  alu_auto/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.602    27.038    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    30.609 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.609    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.868ns  (logic 8.487ns (28.415%)  route 21.381ns (71.585%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 r  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 r  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           1.255    20.615    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    20.739 f  alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.725    21.464    alu_auto/seg/ctr/io_segment[3]
    SLICE_X58Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.588 r  alu_auto/seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.702    26.290    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    29.868 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.868    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.842ns  (logic 8.476ns (28.404%)  route 21.365ns (71.596%))
  Logic Levels:           24  (IBUF=1 LUT4=3 LUT5=2 LUT6=17 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 r  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 r  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           1.117    20.477    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    20.601 f  alu_manual/seg/ctr/io_segment_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.798    21.399    alu_auto/seg/ctr/io_segment[2]
    SLICE_X58Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.523 r  alu_auto/seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.751    26.274    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    29.842 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.842    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.531ns  (logic 8.472ns (28.690%)  route 21.058ns (71.310%))
  Logic Levels:           24  (IBUF=1 LUT4=4 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 r  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 r  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           1.508    20.868    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y45         LUT4 (Prop_lut4_I3_O)        0.124    20.992 f  alu_manual/seg/ctr/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.264    21.256    alu_manual/seg/ctr/io_segment_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.380 r  alu_manual/seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.587    25.967    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    29.531 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.531    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.820ns  (logic 8.363ns (29.017%)  route 20.458ns (70.983%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 f  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 f  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 f  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 f  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           1.106    20.466    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I2_O)        0.124    20.590 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.652    25.242    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    28.820 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.820    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.857ns  (logic 8.352ns (29.982%)  route 19.505ns (70.018%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 r  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 r  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           1.116    18.609    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.152    18.761 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.267    19.028    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.332    19.360 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           0.305    19.665    alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  alu_manual/seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.500    24.289    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    27.857 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.857    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.602ns  (logic 8.061ns (30.304%)  route 18.540ns (69.696%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=3 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 f  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.460    17.370    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.494 f  alu_manual/led_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.983    18.477    alu_manual/led_OBUF[0]_inst_i_6_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.601 r  alu_manual/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.452    19.052    alu_manual/led_OBUF[0]_inst_i_4_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.176 r  alu_manual/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.417    19.594    alu_auto/M_alu_manual_led[0]
    SLICE_X54Y44         LUT5 (Prop_lut5_I0_O)        0.124    19.718 r  alu_auto/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.371    23.089    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    26.602 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.602    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.416ns  (logic 7.601ns (31.133%)  route 16.814ns (68.867%))
  Logic Levels:           21  (IBUF=1 LUT4=1 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 r  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 r  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 r  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 r  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 r  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 r  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 r  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 r  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 r  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 r  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124    15.933 r  alu_manual/io_led[2][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.609    16.542    alu_manual/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.666 f  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.655    17.321    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.445 r  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.194    18.639    alu_auto/M_alu_manual_io_led[2][1]
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.124    18.763 r  alu_auto/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.124    20.887    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    24.416 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    24.416    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.382ns  (logic 7.832ns (32.120%)  route 16.550ns (67.880%))
  Logic Levels:           21  (IBUF=1 LUT4=2 LUT5=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][7]_INST_0_i_12/O
                         net (fo=151, routed)         2.214     3.700    alu_manual/led_OBUF[1]_inst_i_8_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.152     3.852 f  alu_manual/led_OBUF[5]_inst_i_17/O
                         net (fo=3, routed)           1.051     4.903    alu_manual/led_OBUF[5]_inst_i_17_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.229 f  alu_manual/led_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.325     5.553    alu_manual/led_OBUF[5]_inst_i_11_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.677 f  alu_manual/led_OBUF[7]_inst_i_19/O
                         net (fo=3, routed)           0.828     6.505    alu_manual/led_OBUF[7]_inst_i_19_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.629 f  alu_manual/io_led[0][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.657     7.286    alu_manual/io_led[0][1]_INST_0_i_12_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  alu_manual/io_led[0][3]_INST_0_i_14/O
                         net (fo=3, routed)           0.817     8.227    alu_manual/io_led[0][3]_INST_0_i_14_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  alu_manual/io_led[0][5]_INST_0_i_10/O
                         net (fo=3, routed)           0.808     9.159    alu_manual/io_led[0][5]_INST_0_i_10_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  alu_manual/io_led[0][7]_INST_0_i_12/O
                         net (fo=3, routed)           0.576     9.858    alu_manual/io_led[0][7]_INST_0_i_12_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.982 f  alu_manual/io_led[1][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.830    10.812    alu_manual/io_led[1][1]_INST_0_i_14_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.936 f  alu_manual/io_led[1][3]_INST_0_i_10/O
                         net (fo=3, routed)           0.589    11.525    alu_manual/io_led[1][3]_INST_0_i_10_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  alu_manual/io_led[1][5]_INST_0_i_12/O
                         net (fo=3, routed)           0.180    11.829    alu_manual/io_led[1][5]_INST_0_i_12_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.953 f  alu_manual/io_led[2][1]_INST_0_i_17/O
                         net (fo=3, routed)           0.458    12.410    alu_manual/io_led[2][1]_INST_0_i_17_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.534 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.686    13.220    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.344 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.322    13.666    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.790 f  alu_manual/io_led[2][4]_INST_0_i_11/O
                         net (fo=3, routed)           1.193    14.984    alu_manual/io_led[2][4]_INST_0_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.108 f  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.701    15.809    alu_manual/io_led[2][7]_INST_0_i_33_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.150    15.959 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=3, routed)           0.625    16.584    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.326    16.910 r  alu_manual/io_led[2][7]_INST_0_i_8/O
                         net (fo=3, routed)           0.586    17.496    alu_manual/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.620 f  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.632    18.253    alu_manual/io_led[2][7]_INST_0_i_2_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.377 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.474    20.851    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    24.382 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    24.382    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 1.496ns (48.898%)  route 1.563ns (51.102%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          1.007     1.227    alu_auto/io_segment[2]
    SLICE_X55Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.272 r  alu_auto/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.557     1.829    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.059 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.059    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.495ns (48.465%)  route 1.590ns (51.535%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          0.993     1.214    alu_auto/io_segment[2]
    SLICE_X54Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.259 r  alu_auto/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.596     1.856    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.085 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.085    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.220ns  (logic 1.467ns (45.568%)  route 1.753ns (54.432%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          1.115     1.336    alu_auto/io_segment[2]
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.381 r  alu_auto/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.638     2.019    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.220 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.220    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.316ns  (logic 1.543ns (46.528%)  route 1.773ns (53.472%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          0.723     0.944    alu_auto/io_segment[2]
    SLICE_X54Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.989 f  alu_auto/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.326     1.315    alu_manual/io_led[2][7]
    SLICE_X53Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.360 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.724     2.084    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.316 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.316    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.439ns  (logic 1.489ns (43.296%)  route 1.950ns (56.704%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          1.183     1.404    alu_manual/io_segment[0]
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.449 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.767     2.216    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.439 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.439    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.471ns  (logic 1.500ns (43.216%)  route 1.971ns (56.784%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          1.265     1.486    alu_manual/io_segment[0]
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.531 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.706     2.237    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.471 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.471    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.516ns  (logic 1.512ns (43.012%)  route 2.003ns (56.988%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          0.876     1.096    alu_auto/io_segment[2]
    SLICE_X54Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.141 r  alu_auto/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.128     2.269    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.516 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.516    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.540ns  (logic 1.488ns (42.040%)  route 2.052ns (57.960%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          1.269     1.489    alu_manual/io_segment[0]
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.534 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.783     2.317    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.540 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.540    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.514ns (42.556%)  route 2.044ns (57.444%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  led_OBUF[7]_inst_i_5/O
                         net (fo=54, routed)          1.198     1.419    alu_auto/io_segment[2]
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.464 r  alu_auto/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.845     2.309    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.557 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.557    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.755ns  (logic 12.399ns (23.958%)  route 39.356ns (76.042%))
  Logic Levels:           37  (LUT4=4 LUT5=13 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.913    38.558    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.326    38.884 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_12/O
                         net (fo=3, routed)           0.729    39.613    alu_manual/alu/multiplier/p_184_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.737 f  alu_manual/alu/multiplier/io_led[2][2]_INST_0_i_14/O
                         net (fo=5, routed)           1.172    40.909    alu_manual/alu/multiplier/io_led[2][2]_INST_0_i_14_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.152    41.061 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_19/O
                         net (fo=4, routed)           0.627    41.687    alu_manual/alu/multiplier/p_157_in
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.352    42.039 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_123/O
                         net (fo=4, routed)           1.210    43.249    alu_manual/alu/multiplier/p_155_in
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.348    43.597 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_101/O
                         net (fo=1, routed)           0.814    44.412    alu_manual/alu/multiplier/p_103_in
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    44.536 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_77/O
                         net (fo=4, routed)           1.068    45.603    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_77_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124    45.727 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_66/O
                         net (fo=1, routed)           0.793    46.520    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_66_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    46.644 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_37/O
                         net (fo=1, routed)           1.146    47.790    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_37_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124    47.914 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           0.825    48.739    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    48.863 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_10/O
                         net (fo=1, routed)           1.160    50.022    alu_manual/multiplier/M_fa_s_494
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.124    50.146 f  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.632    50.779    alu_manual/io_led[2][7]_INST_0_i_2_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124    50.903 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.474    53.377    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    56.908 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    56.908    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.261ns  (logic 12.153ns (23.708%)  route 39.108ns (76.292%))
  Logic Levels:           37  (LUT4=4 LUT5=14 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.744    38.389    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.354    38.743 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.160    39.903    alu_manual/alu/multiplier/p_297_in
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.332    40.235 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_19/O
                         net (fo=4, routed)           0.860    41.096    alu_manual/alu/multiplier/p_182_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.124    41.220 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_22/O
                         net (fo=7, routed)           0.868    42.087    alu_manual/alu/multiplier/p_196_in
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    42.211 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_118/O
                         net (fo=9, routed)           1.457    43.669    alu_manual/alu/multiplier/p_137_in
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.124    43.793 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_104/O
                         net (fo=2, routed)           1.010    44.803    alu_manual/alu/multiplier/p_151_in
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    44.927 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_78/O
                         net (fo=4, routed)           0.761    45.688    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[478].fa/s1__0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    45.812 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_40/O
                         net (fo=5, routed)           0.750    46.562    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_40_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    46.686 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_34/O
                         net (fo=2, routed)           0.815    47.501    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_34_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I4_O)        0.124    47.625 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.916    48.541    alu_manual/M_multiplier_mul[30]
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    48.665 f  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.655    49.320    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    49.444 r  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.194    50.638    alu_auto/M_alu_manual_io_led[2][1]
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.124    50.762 r  alu_auto/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.124    52.885    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    56.414 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    56.414    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.451ns  (logic 12.029ns (23.842%)  route 38.422ns (76.158%))
  Logic Levels:           36  (LUT4=5 LUT5=13 LUT6=17 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.744    38.389    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.354    38.743 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.160    39.903    alu_manual/alu/multiplier/p_297_in
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.332    40.235 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_19/O
                         net (fo=4, routed)           0.860    41.096    alu_manual/alu/multiplier/p_182_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.124    41.220 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_22/O
                         net (fo=7, routed)           0.868    42.087    alu_manual/alu/multiplier/p_196_in
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    42.211 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_118/O
                         net (fo=9, routed)           1.457    43.669    alu_manual/alu/multiplier/p_137_in
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.124    43.793 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_104/O
                         net (fo=2, routed)           1.010    44.803    alu_manual/alu/multiplier/p_151_in
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    44.927 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_78/O
                         net (fo=4, routed)           0.761    45.688    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[478].fa/s1__0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    45.812 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_40/O
                         net (fo=5, routed)           0.979    46.791    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_40_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I3_O)        0.124    46.915 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.728    47.644    alu_manual/M_multiplier_mul[29]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    47.768 f  alu_manual/io_led[2][5]_INST_0_i_5/O
                         net (fo=1, routed)           0.695    48.463    alu_manual/io_led[2][5]_INST_0_i_5_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    48.587 r  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           1.111    49.697    alu_auto/M_alu_manual_io_led[2][0]
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.124    49.821 r  alu_auto/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.254    52.076    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    55.604 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    55.604    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.025ns  (logic 11.662ns (24.799%)  route 35.364ns (75.201%))
  Logic Levels:           33  (LUT4=5 LUT5=13 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.744    38.389    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.354    38.743 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.160    39.903    alu_manual/alu/multiplier/p_297_in
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.332    40.235 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_19/O
                         net (fo=4, routed)           0.446    40.682    alu_manual/alu/multiplier/p_182_in
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124    40.806 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_12/O
                         net (fo=2, routed)           1.016    41.822    alu_manual/alu/multiplier/p_143_in
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124    41.946 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_13/O
                         net (fo=7, routed)           1.206    43.152    alu_manual/alu/multiplier/p_119_in
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124    43.276 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_7/O
                         net (fo=4, routed)           0.969    44.245    alu_manual/alu/multiplier/D_b_q_reg[26]
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    44.369 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.812    45.181    alu_manual/alu_n_10
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    45.305 f  alu_manual/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.821    46.126    alu_manual/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.124    46.250 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.395    48.645    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    52.179 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    52.179    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.307ns  (logic 11.526ns (24.891%)  route 34.781ns (75.109%))
  Logic Levels:           32  (LUT4=5 LUT5=13 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.744    38.389    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.354    38.743 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_24/O
                         net (fo=4, routed)           1.160    39.903    alu_manual/alu/multiplier/p_297_in
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.332    40.235 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_19/O
                         net (fo=4, routed)           0.446    40.682    alu_manual/alu/multiplier/p_182_in
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124    40.806 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_12/O
                         net (fo=2, routed)           1.016    41.822    alu_manual/alu/multiplier/p_143_in
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124    41.946 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_13/O
                         net (fo=7, routed)           1.206    43.152    alu_manual/alu/multiplier/p_119_in
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124    43.276 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_7/O
                         net (fo=4, routed)           0.691    43.967    alu_manual/multiplier/p_52_in
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    44.091 f  alu_manual/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           1.167    45.258    alu_manual/io_led[2][3]_INST_0_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.124    45.382 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.556    47.938    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    51.460 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    51.460    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.147ns  (logic 11.361ns (25.165%)  route 33.785ns (74.835%))
  Logic Levels:           31  (LUT4=3 LUT5=13 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.913    38.558    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.326    38.884 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_12/O
                         net (fo=3, routed)           0.725    39.609    alu_manual/alu/multiplier/p_184_in
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.118    39.727 r  alu_manual/alu/multiplier/io_led[2][1]_INST_0_i_12/O
                         net (fo=7, routed)           0.889    40.616    alu_manual/alu/multiplier/p_200_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.326    40.942 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_15/O
                         net (fo=3, routed)           1.038    41.981    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[462].fa/s1__0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    42.105 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.667    42.772    alu_manual/multiplier/p_78_in
    SLICE_X46Y42         LUT6 (Prop_lut6_I3_O)        0.124    42.896 f  alu_manual/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           1.168    44.064    alu_manual/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I1_O)        0.124    44.188 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.591    46.779    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    50.300 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    50.300    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.948ns  (logic 11.046ns (25.134%)  route 32.902ns (74.866%))
  Logic Levels:           30  (LUT4=3 LUT5=13 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.913    38.558    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.326    38.884 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_12/O
                         net (fo=3, routed)           0.729    39.613    alu_manual/alu/multiplier/p_184_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.737 r  alu_manual/alu/multiplier/io_led[2][2]_INST_0_i_14/O
                         net (fo=5, routed)           1.172    40.909    alu_manual/alu/multiplier/io_led[2][2]_INST_0_i_14_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124    41.033 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.569    41.602    alu_manual/multiplier/p_109_in
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.124    41.726 f  alu_manual/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.943    42.668    alu_manual/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.792 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.783    45.576    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    49.101 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    49.101    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.893ns  (logic 10.921ns (25.460%)  route 31.973ns (74.540%))
  Logic Levels:           29  (LUT4=3 LUT5=13 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.688    37.293    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.352    37.645 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_23/O
                         net (fo=5, routed)           0.913    38.558    alu_manual/alu/multiplier/p_299_in
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.326    38.884 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_12/O
                         net (fo=3, routed)           1.119    40.003    alu_manual/multiplier/p_184_in
    SLICE_X44Y41         LUT5 (Prop_lut5_I3_O)        0.124    40.127 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=1, routed)           0.414    40.541    alu_manual/multiplier/p_145_in
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    40.665 f  alu_manual/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.804    41.469    alu_manual/io_led[2][0]_INST_0_i_2_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I1_O)        0.124    41.593 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.929    44.522    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    48.047 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    48.047    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.631ns  (logic 9.747ns (23.412%)  route 31.885ns (76.588%))
  Logic Levels:           27  (LUT4=3 LUT5=9 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           1.142    32.702    alu_manual/alu/multiplier/p_563_in
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.355    33.057 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_8/O
                         net (fo=2, routed)           0.918    33.975    alu_manual/alu/multiplier/p_464_in
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.331    34.306 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_8/O
                         net (fo=6, routed)           1.223    35.530    alu_manual/alu/multiplier/p_422_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.124    35.654 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_5/O
                         net (fo=3, routed)           0.612    36.266    alu_manual/alu/multiplier/p_283_in
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.390 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.644    37.033    alu_manual/multiplier/p_232_in
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    37.157 f  alu_manual/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.949    38.106    alu_manual/io_led[1][6]_INST_0_i_3_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    38.230 r  alu_manual/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.144    39.375    alu_auto/M_alu_manual_io_led[1][6]
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124    39.499 r  alu_auto/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.783    43.282    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    46.785 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    46.785    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.524ns  (logic 10.545ns (25.394%)  route 30.979ns (74.606%))
  Logic Levels:           28  (LUT4=3 LUT5=12 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.569     5.153    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  alu_manual/D_a_q_reg[0]/Q
                         net (fo=74, routed)          4.917    10.527    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_19/O
                         net (fo=8, routed)           0.838    11.488    alu_manual/alu/multiplier/p_4_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.612 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_13/O
                         net (fo=5, routed)           0.978    12.590    alu_manual/alu/multiplier/p_2054_in
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.148    12.738 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.834    13.573    alu_manual/alu/multiplier/p_2110_in
    SLICE_X59Y35         LUT5 (Prop_lut5_I3_O)        0.356    13.929 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.657    14.586    alu_manual/alu/multiplier/p_1967_in
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.326    14.912 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_24/O
                         net (fo=3, routed)           1.055    15.967    alu_manual/alu/multiplier/p_1963_in
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.091 r  alu_manual/alu/multiplier/i_/io_led[0][2]_INST_0_i_19/O
                         net (fo=5, routed)           1.202    17.293    alu_manual/alu/multiplier/p_1771_in
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124    17.417 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_22/O
                         net (fo=5, routed)           1.098    18.514    alu_manual/alu/multiplier/p_1640_in
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.638 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=1, routed)           0.815    19.454    alu_manual/alu/multiplier/forLoop_idx_0_2103394595[174].fa/s1__0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.150    19.604 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_10/O
                         net (fo=6, routed)           1.144    20.747    alu_manual/alu/multiplier/p_1443_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.348    21.095 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=2, routed)           0.727    21.823    alu_manual/alu/multiplier/p_1214_in
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.947 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.808    22.755    alu_manual/alu/multiplier/p_1066_in
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.152    22.907 r  alu_manual/alu/multiplier/io_led[0][5]_INST_0_i_8/O
                         net (fo=7, routed)           0.846    23.753    alu_manual/alu/multiplier/p_1106_in
    SLICE_X49Y34         LUT5 (Prop_lut5_I3_O)        0.360    24.113 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_14/O
                         net (fo=4, routed)           0.759    24.872    alu_manual/alu/multiplier/p_1003_in
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.352    25.224 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_27/O
                         net (fo=3, routed)           0.828    26.052    alu_manual/alu/multiplier/p_1001_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.358    26.410 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_20/O
                         net (fo=3, routed)           0.820    27.230    alu_manual/alu/multiplier/p_903_in
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.356    27.586 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_10/O
                         net (fo=5, routed)           1.318    28.903    alu_manual/alu/multiplier/p_810_in
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.354    29.257 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_13/O
                         net (fo=5, routed)           0.850    30.107    alu_manual/alu/multiplier/p_722_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.326    30.433 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.975    31.409    alu_manual/alu/multiplier/p_535_in
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152    31.561 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_8/O
                         net (fo=7, routed)           0.852    32.412    alu_manual/alu/multiplier/p_563_in
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.354    32.766 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_16/O
                         net (fo=4, routed)           1.018    33.785    alu_manual/alu/multiplier/p_490_in
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.348    34.133 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_41/O
                         net (fo=3, routed)           0.814    34.947    alu_manual/alu/multiplier/p_488_in
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.350    35.297 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_33/O
                         net (fo=3, routed)           0.952    36.249    alu_manual/alu/multiplier/p_420_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.356    36.605 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_18/O
                         net (fo=5, routed)           0.677    37.282    alu_manual/alu/multiplier/p_357_in
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.326    37.608 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_11/O
                         net (fo=4, routed)           1.014    38.622    alu_manual/multiplier/p_186_in
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.124    38.746 f  alu_manual/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.900    39.646    alu_manual/io_led[1][7]_INST_0_i_3_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    39.770 r  alu_manual/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           1.007    40.777    alu_auto/M_alu_manual_io_led[1][7]
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124    40.901 r  alu_auto/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.276    43.176    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    46.677 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    46.677    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.388ns (61.622%)  route 0.864ns (38.378%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.511    alu_auto/CLK
    SLICE_X48Y48         FDRE                                         r  alu_auto/D_aluout_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  alu_auto/D_aluout_q_reg[23]/Q
                         net (fo=3, routed)           0.227     1.878    alu_auto/in32[7]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  alu_auto/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.638     2.561    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.763 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.763    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.416ns (59.979%)  route 0.945ns (40.021%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.565     1.509    alu_auto/CLK
    SLICE_X49Y50         FDRE                                         r  alu_auto/D_aluout_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_auto/D_aluout_q_reg[30]/Q
                         net (fo=4, routed)           0.388     2.038    alu_auto/in37[6]
    SLICE_X55Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.083 r  alu_auto/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.557     2.640    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.869 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.869    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.428ns (57.045%)  route 1.075ns (42.955%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.510    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  alu_auto/D_aluout_q_reg[14]/Q
                         net (fo=3, routed)           0.212     1.863    alu_auto/in28[6]
    SLICE_X51Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.908 r  alu_auto/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.863     2.771    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.013 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.013    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.468ns (58.588%)  route 1.038ns (41.412%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.510    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  alu_auto/D_aluout_q_reg[15]/Q
                         net (fo=3, routed)           0.116     1.754    alu_auto/in28[7]
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.098     1.852 r  alu_auto/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.922     2.774    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.016 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.016    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_a_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.460ns (57.573%)  route 1.076ns (42.427%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.565     1.509    alu_auto/CLK
    SLICE_X55Y50         FDRE                                         r  alu_auto/D_a_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_auto/D_a_q_reg[7]/Q
                         net (fo=71, routed)          0.273     1.923    alu_auto/D_a_q_reg_n_0_[7]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  alu_auto/io_led[2][5]_INST_0_i_3/O
                         net (fo=3, routed)           0.207     2.175    alu_auto/io_led[2][5]_INST_0_i_3_n_0
    SLICE_X54Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.220 r  alu_auto/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.596     2.816    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.045 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     4.045    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.463ns (57.633%)  route 1.076ns (42.367%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.510    alu_manual/CLK
    SLICE_X51Y43         FDRE                                         r  alu_manual/D_b_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  alu_manual/D_b_q_reg[31]/Q
                         net (fo=6, routed)           0.146     1.797    alu_manual/D_b_q_reg_n_0_[31]
    SLICE_X51Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.842 f  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.205     2.047    alu_manual/io_led[2][7]_INST_0_i_2_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.092 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.724     2.816    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.048 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     4.048    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.462ns (57.048%)  route 1.101ns (42.952%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.511    alu_auto/CLK
    SLICE_X50Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  alu_auto/D_aluout_q_reg[7]/Q
                         net (fo=3, routed)           0.250     1.924    alu_auto/D_aluout_q_reg_n_0_[7]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.969 r  alu_auto/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.851     2.820    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     4.073 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.073    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.434ns (55.943%)  route 1.129ns (44.057%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.510    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  alu_auto/D_aluout_q_reg[16]/Q
                         net (fo=3, routed)           0.284     1.935    alu_auto/in32[0]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.980 r  alu_auto/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.845     2.825    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.073 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.073    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_auto/D_aluout_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.476ns (57.258%)  route 1.102ns (42.742%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.510    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  alu_auto/D_aluout_q_reg[17]/Q
                         net (fo=3, routed)           0.228     1.866    alu_auto/in32[1]
    SLICE_X50Y45         LUT5 (Prop_lut5_I3_O)        0.098     1.964 r  alu_auto/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.873     2.837    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.087 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.087    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.466ns (55.538%)  route 1.173ns (44.462%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.510    alu_manual/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/D_b_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  alu_manual/D_b_q_reg[28]/Q
                         net (fo=14, routed)          0.181     1.831    alu_manual/D_b_q_reg_n_0_[28]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.876 f  alu_manual/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.287     2.163    alu_manual/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.208 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.706     2.914    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     4.148 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     4.148    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 1.634ns (24.777%)  route 4.960ns (75.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.915     5.425    reset_cond/rst_n_IBUF
    SLICE_X58Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.045     6.594    reset_cond/M_reset_cond_in
    SLICE_X54Y45         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.857    reset_cond/CLK
    SLICE_X54Y45         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 1.989ns (30.277%)  route 4.580ns (69.723%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.598     6.415    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.153     6.568 r  alu_auto/D_aluout_q[22]_i_1/O
                         net (fo=1, routed)           0.000     6.568    alu_auto/D_aluout_d[22]
    SLICE_X53Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453     4.858    alu_auto/CLK
    SLICE_X53Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[22]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.533ns  (logic 1.960ns (29.996%)  route 4.574ns (70.004%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.592     6.409    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.533 r  alu_auto/D_aluout_q[14]_i_1/O
                         net (fo=1, routed)           0.000     6.533    alu_auto/D_aluout_d[14]
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.857    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.528ns  (logic 1.955ns (29.942%)  route 4.574ns (70.058%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.592     6.409    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.119     6.528 r  alu_auto/D_aluout_q[15]_i_1/O
                         net (fo=1, routed)           0.000     6.528    alu_auto/D_aluout_d[15]
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.857    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.989ns (30.566%)  route 4.518ns (69.435%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.536     6.353    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.153     6.506 r  alu_auto/D_aluout_q[21]_i_1/O
                         net (fo=1, routed)           0.000     6.506    alu_auto/D_aluout_d[21]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453     4.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 1.712ns (26.358%)  route 4.782ns (73.642%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.780     3.243    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.367 f  alu_auto/D_aluout_q[31]_i_2/O
                         net (fo=33, routed)          3.003     6.370    alu_auto/D_aluout_q[31]_i_2_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.494 r  alu_auto/D_aluout_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.494    alu_auto/D_aluout_d[2]
    SLICE_X50Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.857    alu_auto/CLK
    SLICE_X50Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.477ns  (logic 1.960ns (30.255%)  route 4.518ns (69.745%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.536     6.353    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.477 r  alu_auto/D_aluout_q[20]_i_1/O
                         net (fo=1, routed)           0.000     6.477    alu_auto/D_aluout_d[20]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453     4.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[20]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.960ns (30.657%)  route 4.433ns (69.343%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.451     6.268    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  alu_auto/D_aluout_q[18]_i_1/O
                         net (fo=1, routed)           0.000     6.392    alu_auto/D_aluout_d[18]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453     4.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[18]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.390ns  (logic 1.960ns (30.667%)  route 4.431ns (69.333%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.449     6.266    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.390 r  alu_auto/D_aluout_q[16]_i_1/O
                         net (fo=1, routed)           0.000     6.390    alu_auto/D_aluout_d[16]
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.857    alu_auto/CLK
    SLICE_X51Y46         FDRE                                         r  alu_auto/D_aluout_q_reg[16]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            alu_auto/D_aluout_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.960ns (30.676%)  route 4.429ns (69.324%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_aluout_q_reg[31]_i_5/O
                         net (fo=2, routed)           1.691     3.155    alu_auto/D_aluout_q_reg[1]_0
    SLICE_X55Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.279 f  alu_auto/D_aluout_q[31]_i_3/O
                         net (fo=23, routed)          1.676     4.954    alu_auto/D_aluout_q[31]_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     5.078 r  alu_auto/D_aluout_q[29]_i_6_comp_2/O
                         net (fo=1, routed)           0.615     5.693    alu_auto/D_aluout_q[29]_i_6_n_0_repN_1
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  alu_auto/D_aluout_q[22]_i_2_comp/O
                         net (fo=11, routed)          0.447     6.264    alu_auto/D_aluout_q[22]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.388 r  alu_auto/D_aluout_q[12]_i_1/O
                         net (fo=1, routed)           0.000     6.388    alu_auto/D_aluout_d[12]
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.453     4.858    alu_auto/CLK
    SLICE_X51Y47         FDRE                                         r  alu_auto/D_aluout_q_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.230ns (25.775%)  route 0.662ns (74.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.662     0.892    alu_manual/D[5]
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.053    alu_manual/CLK
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.254ns (22.859%)  route 0.857ns (77.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_a_q_reg[19]_i_1/O
                         net (fo=4, routed)           0.857     1.111    alu_manual/D[3]
    SLICE_X56Y41         FDRE                                         r  alu_manual/D_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     2.026    alu_manual/CLK
    SLICE_X56Y41         FDRE                                         r  alu_manual/D_a_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.253ns (22.539%)  route 0.871ns (77.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  D_a_q_reg[18]_i_1/O
                         net (fo=4, routed)           0.871     1.124    alu_manual/D[2]
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.835     2.025    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.236ns (20.491%)  route 0.915ns (79.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.915     1.151    alu_manual/D[4]
    SLICE_X56Y41         FDRE                                         r  alu_manual/D_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     2.026    alu_manual/CLK
    SLICE_X56Y41         FDRE                                         r  alu_manual/D_a_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.242ns (20.974%)  route 0.911ns (79.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           0.911     1.152    alu_manual/D[0]
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.835     2.025    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.230ns (19.572%)  route 0.945ns (80.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.945     1.175    alu_manual/D[5]
    SLICE_X51Y39         FDRE                                         r  alu_manual/D_b_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.835     2.025    alu_manual/CLK
    SLICE_X51Y39         FDRE                                         r  alu_manual/D_b_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.239ns (20.281%)  route 0.939ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_q_reg[17]_i_1/O
                         net (fo=4, routed)           0.939     1.178    alu_manual/D[1]
    SLICE_X56Y41         FDRE                                         r  alu_manual/D_a_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     2.026    alu_manual/CLK
    SLICE_X56Y41         FDRE                                         r  alu_manual/D_a_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.230ns (19.469%)  route 0.951ns (80.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.951     1.181    alu_manual/D[5]
    SLICE_X52Y38         FDRE                                         r  alu_manual/D_a_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.835     2.025    alu_manual/CLK
    SLICE_X52Y38         FDRE                                         r  alu_manual/D_a_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.272ns (22.714%)  route 0.924ns (77.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  D_a_q_reg[26]_i_1/O
                         net (fo=4, routed)           0.924     1.196    alu_manual/D[10]
    SLICE_X54Y38         FDRE                                         r  alu_manual/D_a_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.835     2.025    alu_manual/CLK
    SLICE_X54Y38         FDRE                                         r  alu_manual/D_a_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.260ns (21.722%)  route 0.937ns (78.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  D_a_q_reg[24]_i_1/O
                         net (fo=4, routed)           0.937     1.197    alu_manual/D[8]
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.835     2.025    alu_manual/CLK
    SLICE_X57Y39         FDRE                                         r  alu_manual/D_a_q_reg[8]/C





