INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HIBIKI/Desktop/EECS_LAB_TRAINING/lab2/hdl/PATTERN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PATTERN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HIBIKI/Desktop/EECS_LAB_TRAINING/lab2/hdl/TT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TT
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HIBIKI/Desktop/EECS_LAB_TRAINING/lab2/hdl/TESTBED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PATTERN
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PATTERN' [C:/Users/HIBIKI/Desktop/EECS_LAB_TRAINING/lab2/hdl/PATTERN.v:4]
INFO: [VRFC 10-311] analyzing module TESTBED
