<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="random_flip_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="random_flip_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="random_flip_input" output_port_id="0" />
	</map>
	<map>
		<framework name="random_flip_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="random_flip_input" output_port_id="0" />
	</map>
	<map>
		<framework name="random_flip_input" output_port_id="random_flip_input:0" />
		<IR name="random_flip_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="random_flip_input:0" />
		<IR name="random_flip_input" output_port_id="0" />
	</map>
	<map>
		<framework name="random_flip_input" output_port_id="random_flip_input:0" />
		<IR name="random_flip_input" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/Cast/x" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/Cast/x:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/Cast/x" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/Cast/x" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/Cast/x:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/Cast/x" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/mul" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/mul:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/mul" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/mul:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/mul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/Cast_1/x" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/Cast_1/x:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/Cast_1/x" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/Cast_1/x" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/Cast_1/x:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/Cast_1/x" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/add" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/add:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/rescaling_1/add" output_port_id="StatefulPartitionedCall/sequential/rescaling_1/add:0" />
		<IR name="StatefulPartitionedCall/sequential/rescaling_1/add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/Relu" output_port_id="StatefulPartitionedCall/sequential/conv2d/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d/Relu" output_port_id="StatefulPartitionedCall/sequential/conv2d/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/Relu" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_1/Relu" output_port_id="StatefulPartitionedCall/sequential/conv2d_1/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_1/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_1/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_1/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_1/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/Relu" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/conv2d_2/Relu" output_port_id="StatefulPartitionedCall/sequential/conv2d_2/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/conv2d_2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="StatefulPartitionedCall/sequential/dropout/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout/Identity" output_port_id="StatefulPartitionedCall/sequential/dropout/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool" output_port_id="StatefulPartitionedCall/sequential/dropout/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dropout/Identity" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool" output_port_id="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten/Const" output_port_id="StatefulPartitionedCall/sequential/flatten/Const:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten/Const" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten/Const" output_port_id="StatefulPartitionedCall/sequential/flatten/Const:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten/Const" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten/Reshape" output_port_id="StatefulPartitionedCall/sequential/flatten/Reshape:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/flatten/Reshape" output_port_id="StatefulPartitionedCall/sequential/flatten/Reshape:0" />
		<IR name="StatefulPartitionedCall/sequential/flatten/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="StatefulPartitionedCall/sequential/dense/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="StatefulPartitionedCall/sequential/dense/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="Func/StatefulPartitionedCall/output/_11:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_11" output_port_id="Func/StatefulPartitionedCall/output/_11:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_11:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_11:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd" output_port_id="Func/StatefulPartitionedCall/output/_11:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_11" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_11" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_11" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
</mapping>
