\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}{C\+P\+U\+ID}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}{I\+C\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}{V\+T\+OR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}{A\+I\+R\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}{S\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}{C\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a7ad5506df4709580091a9af0a9f6a28e}{S\+H\+PR}} \mbox{[}12\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}{S\+H\+C\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}{C\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}{H\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}{D\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}{M\+M\+F\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}{B\+F\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}{A\+F\+SR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a294fd7c7494a55a8f25b0a6333939473}{I\+D\+\_\+\+P\+FR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a883f7e28417c51d3a3bf03185baf448f}{I\+D\+\_\+\+D\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a394a63fd0c3f9d7a52d7b220e31a2ef4}{I\+D\+\_\+\+A\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2337a27929a11c9ef8d3ec77cf12255a}{I\+D\+\_\+\+M\+M\+FR}} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae6615f4da8c7691bf3b474f70f29a43c}{I\+D\+\_\+\+I\+S\+AR}} \mbox{[}6\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a40b4dc749a25d1c95c2125e88683a591}{C\+L\+I\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aad937861e203bb05ae22c4369c458561}{C\+TR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a90c793639fc9470e50e4f4fc4b3464da}{C\+C\+S\+I\+DR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae627674bc3ccfc2d67caccfc1f4ea4ed}{C\+S\+S\+E\+LR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}{C\+P\+A\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3b7fa817ab498ce63563c73ae316c9b6}{N\+S\+A\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a605e2c2287a3d6efd274b9ba3e5d1253}\label{struct_s_c_b___type_a605e2c2287a3d6efd274b9ba3e5d1253}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}92\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ada9cbba14ab1cc3fddd585f870932db8}{S\+T\+IR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a0711ee752d54c93f03410a3a57181e07}\label{struct_s_c_b___type_a0711ee752d54c93f03410a3a57181e07}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9b0103b438c8922eaea5624f71afbbc8}{M\+V\+F\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0a610dc4212de3ce1ad62e9afa76c728}{M\+V\+F\+R1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a8353348c9336aa1aadcbf86b6f0f18c9}{M\+V\+F\+R2}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a171526446695fcdbfaf7992e567f881d}\label{struct_s_c_b___type_a171526446695fcdbfaf7992e567f881d}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a011024c365e7c5bd13a63830af60b10c}{I\+C\+I\+A\+L\+LU}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a5009eeafbfdd33771613e8f36c4e6a34}\label{struct_s_c_b___type_a5009eeafbfdd33771613e8f36c4e6a34}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a1a8ecda7b1e4a1100dd82fc694bb4eb5}{I\+C\+I\+M\+V\+AU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a72402d657f9e448afce57bbd8577864d}{D\+C\+I\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aca1ec746911b0934dd11c31d93a369be}{D\+C\+I\+SW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9d4029e220311690756d836948e71393}{D\+C\+C\+M\+V\+AU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acc23dc74d8f0378d81bc72302e325e50}{D\+C\+C\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2bf149d6d8f4fa59e25aee340512cb79}{D\+C\+C\+SW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a18ef4bf4fbbb205544985598b1bb64f4}{D\+C\+C\+I\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab6e447723358e736a9f69ffc88a97ba1}{D\+C\+C\+I\+SW}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a673086408889531c2e8220a306411a43}\label{struct_s_c_b___type_a673086408889531c2e8220a306411a43}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}6\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a18d1734811b40e7edf6e5213bf336ca8}{I\+T\+C\+M\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad5a9c8098433fa3ac108487e0ccd9cfc}{D\+T\+C\+M\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a209b4026c2994d0e18e883aa9af5c3cc}{A\+H\+B\+P\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a39711bf09810b078ac81b2c76c6908f6}{C\+A\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a25bb4ac449a4122217e2ca74b9ad4e3e}{A\+H\+B\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_ac51834a471d74e0522dd2734079d57cb}\label{struct_s_c_b___type_ac51834a471d74e0522dd2734079d57cb}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aa104b9e01b129abe3de43c439916f655}{A\+B\+F\+SR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}\label{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a67fd6058e3196a723d64df2d22ae6daa}{S\+H\+PR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9976ebb49caa4da93e1dad137071b9ee}{S\+HP}} \mbox{[}2\+U\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_aa104b9e01b129abe3de43c439916f655}\label{struct_s_c_b___type_aa104b9e01b129abe3de43c439916f655}} 
\index{SCB\_Type@{SCB\_Type}!ABFSR@{ABFSR}}
\index{ABFSR@{ABFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ABFSR}{ABFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+B\+F\+SR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}\label{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}} 
\index{SCB\_Type@{SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+F\+SR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a209b4026c2994d0e18e883aa9af5c3cc}\label{struct_s_c_b___type_a209b4026c2994d0e18e883aa9af5c3cc}} 
\index{SCB\_Type@{SCB\_Type}!AHBPCR@{AHBPCR}}
\index{AHBPCR@{AHBPCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AHBPCR}{AHBPCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+H\+B\+P\+CR}

Offset\+: 0x298 (R/W) A\+H\+BP Control Register \mbox{\Hypertarget{struct_s_c_b___type_a25bb4ac449a4122217e2ca74b9ad4e3e}\label{struct_s_c_b___type_a25bb4ac449a4122217e2ca74b9ad4e3e}} 
\index{SCB\_Type@{SCB\_Type}!AHBSCR@{AHBSCR}}
\index{AHBSCR@{AHBSCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AHBSCR}{AHBSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+H\+B\+S\+CR}

Offset\+: 0x2\+A0 (R/W) A\+HB Slave Control Register \mbox{\Hypertarget{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}\label{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}} 
\index{SCB\_Type@{SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+I\+R\+CR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register \mbox{\Hypertarget{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}\label{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}} 
\index{SCB\_Type@{SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t B\+F\+AR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a39711bf09810b078ac81b2c76c6908f6}\label{struct_s_c_b___type_a39711bf09810b078ac81b2c76c6908f6}} 
\index{SCB\_Type@{SCB\_Type}!CACR@{CACR}}
\index{CACR@{CACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+A\+CR}

Offset\+: 0x29C (R/W) L1 Cache Control Register \mbox{\Hypertarget{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}\label{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}} 
\index{SCB\_Type@{SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+CR}

Offset\+: 0x014 (R/W) Configuration Control Register \mbox{\Hypertarget{struct_s_c_b___type_a90c793639fc9470e50e4f4fc4b3464da}\label{struct_s_c_b___type_a90c793639fc9470e50e4f4fc4b3464da}} 
\index{SCB\_Type@{SCB\_Type}!CCSIDR@{CCSIDR}}
\index{CCSIDR@{CCSIDR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CCSIDR}{CCSIDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+C\+S\+I\+DR}

Offset\+: 0x080 (R/ ) Cache Size ID Register \mbox{\Hypertarget{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}\label{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}} 
\index{SCB\_Type@{SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+F\+SR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a40b4dc749a25d1c95c2125e88683a591}\label{struct_s_c_b___type_a40b4dc749a25d1c95c2125e88683a591}} 
\index{SCB\_Type@{SCB\_Type}!CLIDR@{CLIDR}}
\index{CLIDR@{CLIDR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CLIDR}{CLIDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+L\+I\+DR}

Offset\+: 0x078 (R/ ) Cache Level ID register \mbox{\Hypertarget{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}\label{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}} 
\index{SCB\_Type@{SCB\_Type}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+P\+A\+CR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register \mbox{\Hypertarget{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}\label{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}} 
\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+P\+U\+ID}

Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register \mbox{\Hypertarget{struct_s_c_b___type_ae627674bc3ccfc2d67caccfc1f4ea4ed}\label{struct_s_c_b___type_ae627674bc3ccfc2d67caccfc1f4ea4ed}} 
\index{SCB\_Type@{SCB\_Type}!CSSELR@{CSSELR}}
\index{CSSELR@{CSSELR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CSSELR}{CSSELR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+S\+S\+E\+LR}

Offset\+: 0x084 (R/W) Cache Size Selection Register \mbox{\Hypertarget{struct_s_c_b___type_aad937861e203bb05ae22c4369c458561}\label{struct_s_c_b___type_aad937861e203bb05ae22c4369c458561}} 
\index{SCB\_Type@{SCB\_Type}!CTR@{CTR}}
\index{CTR@{CTR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CTR}{CTR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+TR}

Offset\+: 0x07C (R/ ) Cache Type register \mbox{\Hypertarget{struct_s_c_b___type_a18ef4bf4fbbb205544985598b1bb64f4}\label{struct_s_c_b___type_a18ef4bf4fbbb205544985598b1bb64f4}} 
\index{SCB\_Type@{SCB\_Type}!DCCIMVAC@{DCCIMVAC}}
\index{DCCIMVAC@{DCCIMVAC}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCIMVAC}{DCCIMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+I\+M\+V\+AC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_ab6e447723358e736a9f69ffc88a97ba1}\label{struct_s_c_b___type_ab6e447723358e736a9f69ffc88a97ba1}} 
\index{SCB\_Type@{SCB\_Type}!DCCISW@{DCCISW}}
\index{DCCISW@{DCCISW}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCISW}{DCCISW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+I\+SW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_acc23dc74d8f0378d81bc72302e325e50}\label{struct_s_c_b___type_acc23dc74d8f0378d81bc72302e325e50}} 
\index{SCB\_Type@{SCB\_Type}!DCCMVAC@{DCCMVAC}}
\index{DCCMVAC@{DCCMVAC}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCMVAC}{DCCMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+M\+V\+AC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_a9d4029e220311690756d836948e71393}\label{struct_s_c_b___type_a9d4029e220311690756d836948e71393}} 
\index{SCB\_Type@{SCB\_Type}!DCCMVAU@{DCCMVAU}}
\index{DCCMVAU@{DCCMVAU}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCMVAU}{DCCMVAU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+M\+V\+AU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by M\+VA to PoU \mbox{\Hypertarget{struct_s_c_b___type_a2bf149d6d8f4fa59e25aee340512cb79}\label{struct_s_c_b___type_a2bf149d6d8f4fa59e25aee340512cb79}} 
\index{SCB\_Type@{SCB\_Type}!DCCSW@{DCCSW}}
\index{DCCSW@{DCCSW}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCSW}{DCCSW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+SW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_a72402d657f9e448afce57bbd8577864d}\label{struct_s_c_b___type_a72402d657f9e448afce57bbd8577864d}} 
\index{SCB\_Type@{SCB\_Type}!DCIMVAC@{DCIMVAC}}
\index{DCIMVAC@{DCIMVAC}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCIMVAC}{DCIMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+I\+M\+V\+AC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_aca1ec746911b0934dd11c31d93a369be}\label{struct_s_c_b___type_aca1ec746911b0934dd11c31d93a369be}} 
\index{SCB\_Type@{SCB\_Type}!DCISW@{DCISW}}
\index{DCISW@{DCISW}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCISW}{DCISW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+I\+SW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}\label{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}} 
\index{SCB\_Type@{SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+F\+SR}

Offset\+: 0x030 (R/W) Debug Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_ad5a9c8098433fa3ac108487e0ccd9cfc}\label{struct_s_c_b___type_ad5a9c8098433fa3ac108487e0ccd9cfc}} 
\index{SCB\_Type@{SCB\_Type}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DTCMCR}{DTCMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+T\+C\+M\+CR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers \mbox{\Hypertarget{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}\label{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}} 
\index{SCB\_Type@{SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t H\+F\+SR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a011024c365e7c5bd13a63830af60b10c}\label{struct_s_c_b___type_a011024c365e7c5bd13a63830af60b10c}} 
\index{SCB\_Type@{SCB\_Type}!ICIALLU@{ICIALLU}}
\index{ICIALLU@{ICIALLU}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICIALLU}{ICIALLU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+C\+I\+A\+L\+LU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU \mbox{\Hypertarget{struct_s_c_b___type_a1a8ecda7b1e4a1100dd82fc694bb4eb5}\label{struct_s_c_b___type_a1a8ecda7b1e4a1100dd82fc694bb4eb5}} 
\index{SCB\_Type@{SCB\_Type}!ICIMVAU@{ICIMVAU}}
\index{ICIMVAU@{ICIMVAU}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICIMVAU}{ICIMVAU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+C\+I\+M\+V\+AU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by M\+VA to PoU \mbox{\Hypertarget{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}\label{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}} 
\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+C\+SR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_a394a63fd0c3f9d7a52d7b220e31a2ef4}\label{struct_s_c_b___type_a394a63fd0c3f9d7a52d7b220e31a2ef4}} 
\index{SCB\_Type@{SCB\_Type}!ID\_ADR@{ID\_ADR}}
\index{ID\_ADR@{ID\_ADR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_ADR}{ID\_ADR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a883f7e28417c51d3a3bf03185baf448f}\label{struct_s_c_b___type_a883f7e28417c51d3a3bf03185baf448f}} 
\index{SCB\_Type@{SCB\_Type}!ID\_DFR@{ID\_DFR}}
\index{ID\_DFR@{ID\_DFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_DFR}{ID\_DFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register \mbox{\Hypertarget{struct_s_c_b___type_ae6615f4da8c7691bf3b474f70f29a43c}\label{struct_s_c_b___type_ae6615f4da8c7691bf3b474f70f29a43c}} 
\index{SCB\_Type@{SCB\_Type}!ID\_ISAR@{ID\_ISAR}}
\index{ID\_ISAR@{ID\_ISAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_ISAR}{ID\_ISAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+I\+S\+AR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \mbox{\Hypertarget{struct_s_c_b___type_a2337a27929a11c9ef8d3ec77cf12255a}\label{struct_s_c_b___type_a2337a27929a11c9ef8d3ec77cf12255a}} 
\index{SCB\_Type@{SCB\_Type}!ID\_MMFR@{ID\_MMFR}}
\index{ID\_MMFR@{ID\_MMFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_MMFR}{ID\_MMFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+M\+M\+FR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a294fd7c7494a55a8f25b0a6333939473}\label{struct_s_c_b___type_a294fd7c7494a55a8f25b0a6333939473}} 
\index{SCB\_Type@{SCB\_Type}!ID\_PFR@{ID\_PFR}}
\index{ID\_PFR@{ID\_PFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_PFR}{ID\_PFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+P\+FR}

Offset\+: 0x040 (R/ ) Processor Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a18d1734811b40e7edf6e5213bf336ca8}\label{struct_s_c_b___type_a18d1734811b40e7edf6e5213bf336ca8}} 
\index{SCB\_Type@{SCB\_Type}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ITCMCR}{ITCMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+C\+M\+CR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register \mbox{\Hypertarget{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}\label{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}} 
\index{SCB\_Type@{SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t M\+M\+F\+AR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a9b0103b438c8922eaea5624f71afbbc8}\label{struct_s_c_b___type_a9b0103b438c8922eaea5624f71afbbc8}} 
\index{SCB\_Type@{SCB\_Type}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MVFR0}{MVFR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+V\+F\+R0}

Offset\+: 0x240 (R/ ) Media and V\+FP Feature Register 0 \mbox{\Hypertarget{struct_s_c_b___type_a0a610dc4212de3ce1ad62e9afa76c728}\label{struct_s_c_b___type_a0a610dc4212de3ce1ad62e9afa76c728}} 
\index{SCB\_Type@{SCB\_Type}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MVFR1}{MVFR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+V\+F\+R1}

Offset\+: 0x244 (R/ ) Media and V\+FP Feature Register 1 \mbox{\Hypertarget{struct_s_c_b___type_a8353348c9336aa1aadcbf86b6f0f18c9}\label{struct_s_c_b___type_a8353348c9336aa1aadcbf86b6f0f18c9}} 
\index{SCB\_Type@{SCB\_Type}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MVFR2}{MVFR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+V\+F\+R2}

Offset\+: 0x248 (R/ ) Media and V\+FP Feature Register 2 \mbox{\Hypertarget{struct_s_c_b___type_a3b7fa817ab498ce63563c73ae316c9b6}\label{struct_s_c_b___type_a3b7fa817ab498ce63563c73ae316c9b6}} 
\index{SCB\_Type@{SCB\_Type}!NSACR@{NSACR}}
\index{NSACR@{NSACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{NSACR}{NSACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+S\+A\+CR}

Offset\+: 0x08C (R/W) Non-\/\+Secure Access Control Register \mbox{\Hypertarget{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}\label{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}} 
\index{SCB\_Type@{SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+CR}

Offset\+: 0x010 (R/W) System Control Register \mbox{\Hypertarget{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}\label{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}} 
\index{SCB\_Type@{SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+H\+C\+SR}

Offset\+: 0x024 (R/W) System Handler Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_a9976ebb49caa4da93e1dad137071b9ee}\label{struct_s_c_b___type_a9976ebb49caa4da93e1dad137071b9ee}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+HP\mbox{[}2\+U\mbox{]}}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED \mbox{\Hypertarget{struct_s_c_b___type_a67fd6058e3196a723d64df2d22ae6daa}\label{struct_s_c_b___type_a67fd6058e3196a723d64df2d22ae6daa}} 
\index{SCB\_Type@{SCB\_Type}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHPR}{SHPR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+H\+PR\mbox{[}2\+U\mbox{]}}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED \mbox{\Hypertarget{struct_s_c_b___type_a7ad5506df4709580091a9af0a9f6a28e}\label{struct_s_c_b___type_a7ad5506df4709580091a9af0a9f6a28e}} 
\index{SCB\_Type@{SCB\_Type}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHPR}{SHPR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+H\+PR}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_ada9cbba14ab1cc3fddd585f870932db8}\label{struct_s_c_b___type_ada9cbba14ab1cc3fddd585f870932db8}} 
\index{SCB\_Type@{SCB\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+T\+IR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register \mbox{\Hypertarget{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}\label{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}} 
\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t V\+T\+OR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\end{DoxyCompactItemize}
