

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Nov 18 09:36:22 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.916 us |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        5|        5| 4.578 us | 4.578 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_lookup_invert_sqr_config2_s_fu_78  |lookup_invert_sqr_config2_s  |        2|        2| 1.831 us | 1.831 us |    1|    1| function |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     12|        -|        -|     -|
|Expression           |        -|      -|        0|      342|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|      -|       67|    24334|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      595|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     12|      662|    24836|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP| FF |  LUT  | URAM|
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+
    |grp_lookup_invert_sqr_config2_s_fu_78  |lookup_invert_sqr_config2_s  |        2|   0|  67|  24334|    0|
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+
    |Total                                  |                             |        2|   0|  67|  24334|    0|
    +---------------------------------------+-----------------------------+---------+----+----+-------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_19s_12ns_31_1_1_U3   |mul_mul_19s_12ns_31_1_1  |  i0 * i1  |
    |mul_mul_19s_12ns_31_1_1_U9   |mul_mul_19s_12ns_31_1_1  |  i0 * i1  |
    |mul_mul_19s_19s_32_1_1_U4    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U5    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U6    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U7    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U8    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_25ns_44_1_1_U10  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U11  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U12  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U13  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    |mul_mul_19s_25ns_44_1_1_U14  |mul_mul_19s_25ns_44_1_1  |  i0 * i1  |
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_131_p2                    |     +    |   0|  0|  26|          19|          19|
    |add_ln703_2_fu_137_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_3_fu_143_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_4_fu_255_p2                    |     +    |   0|  0|  26|          19|          19|
    |add_ln703_5_fu_261_p2                    |     +    |   0|  0|  26|          19|          19|
    |add_ln703_6_fu_267_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_7_fu_271_p2                    |     +    |   0|  0|  19|          19|          19|
    |add_ln703_fu_125_p2                      |     +    |   0|  0|  26|          19|          19|
    |grp_lookup_invert_sqr_config2_s_fu_78_x  |     +    |   0|  0|  26|          19|           4|
    |data_diff_V_0_fu_165_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_1_fu_183_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_2_fu_201_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_3_fu_219_p2                  |     -    |   0|  0|  26|          19|          19|
    |data_diff_V_4_fu_237_p2                  |     -    |   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone              |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 342|         269|         255|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln703_4_reg_557                                 |  19|   0|   19|          0|
    |add_ln703_5_reg_562                                 |  19|   0|   19|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |data_diff_V_0_reg_527                               |  19|   0|   19|          0|
    |data_diff_V_1_reg_532                               |  19|   0|   19|          0|
    |data_diff_V_2_reg_537                               |  19|   0|   19|          0|
    |data_diff_V_3_reg_547                               |  19|   0|   19|          0|
    |data_diff_V_4_reg_552                               |  19|   0|   19|          0|
    |grp_lookup_invert_sqr_config2_s_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |mean_V_reg_522                                      |  18|   0|   18|          0|
    |shl_ln728_1_reg_502                                 |  16|   0|   19|          3|
    |shl_ln728_2_reg_507                                 |  16|   0|   19|          3|
    |shl_ln728_3_reg_512                                 |  16|   0|   19|          3|
    |shl_ln728_4_reg_517                                 |  16|   0|   19|          3|
    |shl_ln_reg_497                                      |  16|   0|   19|          3|
    |trunc_ln708_2_reg_542                               |  19|   0|   19|          0|
    |var_V_reg_567                                       |  18|   0|   18|          0|
    |data_diff_V_0_reg_527                               |  64|  32|   19|          0|
    |data_diff_V_1_reg_532                               |  64|  32|   19|          0|
    |data_diff_V_2_reg_537                               |  64|  32|   19|          0|
    |data_diff_V_3_reg_547                               |  64|  32|   19|          0|
    |data_diff_V_4_reg_552                               |  64|  32|   19|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 595| 160|  385|         15|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                   |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                   p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                   p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                   p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                   p_read4                                  |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_5, i3"   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_4, i3"   --->   Operation 13 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_3, i3"   --->   Operation 14 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_2, i3"   --->   Operation 15 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_1, i3"   --->   Operation 16 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln703 = add i19 %shl_ln, i19 %shl_ln728_1"   --->   Operation 17 'add' 'add_ln703' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln703_1 = add i19 %shl_ln728_4, i19 %shl_ln728_3"   --->   Operation 18 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i19 %shl_ln728_2, i19 %add_ln703_1"   --->   Operation 19 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i19 %add_ln703, i19 %add_ln703_2"   --->   Operation 20 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i19 %add_ln703_3"   --->   Operation 21 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i31 %sext_ln1118, i31"   --->   Operation 22 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mean_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V, i32, i32"   --->   Operation 23 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i18 %mean_V"   --->   Operation 24 'sext' 'sext_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%data_diff_V_0 = sub i19 %shl_ln, i19 %sext_ln708_5"   --->   Operation 25 'sub' 'data_diff_V_0' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i19 %data_diff_V_0"   --->   Operation 26 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708 = mul i32 %sext_ln1118_1, i32 %sext_ln1118_1"   --->   Operation 27 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708, i32, i32"   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%data_diff_V_1 = sub i19 %shl_ln728_1, i19 %sext_ln708_5"   --->   Operation 29 'sub' 'data_diff_V_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i19 %data_diff_V_1"   --->   Operation 30 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_1 = mul i32 %sext_ln1118_2, i32 %sext_ln1118_2"   --->   Operation 31 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_1, i32, i32"   --->   Operation 32 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%data_diff_V_2 = sub i19 %shl_ln728_2, i19 %sext_ln708_5"   --->   Operation 33 'sub' 'data_diff_V_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i19 %data_diff_V_2"   --->   Operation 34 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_2 = mul i32 %sext_ln1118_3, i32 %sext_ln1118_3"   --->   Operation 35 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_2, i32, i32"   --->   Operation 36 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%data_diff_V_3 = sub i19 %shl_ln728_3, i19 %sext_ln708_5"   --->   Operation 37 'sub' 'data_diff_V_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %data_diff_V_3"   --->   Operation 38 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_3 = mul i32 %sext_ln1118_4, i32 %sext_ln1118_4"   --->   Operation 39 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_3, i32, i32"   --->   Operation 40 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%data_diff_V_4 = sub i19 %shl_ln728_4, i19 %sext_ln708_5"   --->   Operation 41 'sub' 'data_diff_V_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %data_diff_V_4"   --->   Operation 42 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_4 = mul i32 %sext_ln1118_5, i32 %sext_ln1118_5"   --->   Operation 43 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_4, i32, i32"   --->   Operation 44 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln703_4 = add i19 %trunc_ln, i19 %trunc_ln708_1"   --->   Operation 45 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%add_ln703_5 = add i19 %trunc_ln708_4, i19 %trunc_ln708_3"   --->   Operation 46 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i19 %trunc_ln708_2, i19 %add_ln703_5"   --->   Operation 47 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i19 %add_ln703_4, i19 %add_ln703_6"   --->   Operation 48 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i19 %add_ln703_7"   --->   Operation 49 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %sext_ln1118_6, i31"   --->   Operation 50 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%var_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V_1, i32, i32"   --->   Operation 51 'partselect' 'var_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln708_6 = sext i18 %var_V"   --->   Operation 52 'sext' 'sext_ln708_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln703_8 = add i19 %sext_ln708_6, i19"   --->   Operation 53 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [3/3] (3.31ns)   --->   "%deno_inver_V = call i25 @lookup_invert_sqr<config2>, i19 %add_ln703_8, i25 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:121]   --->   Operation 54 'call' 'deno_inver_V' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 55 [2/3] (4.37ns)   --->   "%deno_inver_V = call i25 @lookup_invert_sqr<config2>, i19 %add_ln703_8, i25 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:121]   --->   Operation 55 'call' 'deno_inver_V' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/3] (1.77ns)   --->   "%deno_inver_V = call i25 @lookup_invert_sqr<config2>, i19 %add_ln703_8, i25 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:121]   --->   Operation 57 'call' 'deno_inver_V' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i25 %deno_inver_V"   --->   Operation 58 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %data_diff_V_0"   --->   Operation 59 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i44 %sext_ln1118_7, i44 %zext_ln1116"   --->   Operation 60 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118, i32, i32"   --->   Operation 61 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i31 %trunc_ln708_7"   --->   Operation 62 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %data_diff_V_1"   --->   Operation 63 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i44 %sext_ln1118_8, i44 %zext_ln1116"   --->   Operation 64 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_1, i32, i32"   --->   Operation 65 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i31 %trunc_ln708_8"   --->   Operation 66 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i19 %data_diff_V_2"   --->   Operation 67 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i44 %sext_ln1118_9, i44 %zext_ln1116"   --->   Operation 68 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_2, i32, i32"   --->   Operation 69 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i31 %trunc_ln708_9"   --->   Operation 70 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i19 %data_diff_V_3"   --->   Operation 71 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i44 %sext_ln1118_10, i44 %zext_ln1116"   --->   Operation 72 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_3, i32, i32"   --->   Operation 73 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i31 %trunc_ln708_s"   --->   Operation 74 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %data_diff_V_4"   --->   Operation 75 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i44 %sext_ln1118_11, i44 %zext_ln1116"   --->   Operation 76 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_4, i32, i32"   --->   Operation 77 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i31 %trunc_ln708_5"   --->   Operation 78 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165, i33 %sext_ln708" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 79 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %sext_ln708_1" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 80 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln708_2" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 81 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln708_3" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 82 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln708_4" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 83 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 84 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_sqr_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1         (read          ) [ 0000000]
p_read_2         (read          ) [ 0000000]
p_read_3         (read          ) [ 0000000]
p_read_4         (read          ) [ 0000000]
p_read_5         (read          ) [ 0000000]
shl_ln           (bitconcatenate) [ 0110000]
shl_ln728_1      (bitconcatenate) [ 0110000]
shl_ln728_2      (bitconcatenate) [ 0110000]
shl_ln728_3      (bitconcatenate) [ 0110000]
shl_ln728_4      (bitconcatenate) [ 0110000]
add_ln703        (add           ) [ 0000000]
add_ln703_1      (add           ) [ 0000000]
add_ln703_2      (add           ) [ 0000000]
add_ln703_3      (add           ) [ 0000000]
sext_ln1118      (sext          ) [ 0000000]
r_V              (mul           ) [ 0000000]
mean_V           (partselect    ) [ 0110000]
sext_ln708_5     (sext          ) [ 0000000]
data_diff_V_0    (sub           ) [ 0101111]
sext_ln1118_1    (sext          ) [ 0000000]
mul_ln708        (mul           ) [ 0000000]
trunc_ln         (partselect    ) [ 0000000]
data_diff_V_1    (sub           ) [ 0101111]
sext_ln1118_2    (sext          ) [ 0000000]
mul_ln708_1      (mul           ) [ 0000000]
trunc_ln708_1    (partselect    ) [ 0000000]
data_diff_V_2    (sub           ) [ 0101111]
sext_ln1118_3    (sext          ) [ 0000000]
mul_ln708_2      (mul           ) [ 0000000]
trunc_ln708_2    (partselect    ) [ 0101000]
data_diff_V_3    (sub           ) [ 0101111]
sext_ln1118_4    (sext          ) [ 0000000]
mul_ln708_3      (mul           ) [ 0000000]
trunc_ln708_3    (partselect    ) [ 0000000]
data_diff_V_4    (sub           ) [ 0101111]
sext_ln1118_5    (sext          ) [ 0000000]
mul_ln708_4      (mul           ) [ 0000000]
trunc_ln708_4    (partselect    ) [ 0000000]
add_ln703_4      (add           ) [ 0101000]
add_ln703_5      (add           ) [ 0101000]
add_ln703_6      (add           ) [ 0000000]
add_ln703_7      (add           ) [ 0000000]
sext_ln1118_6    (sext          ) [ 0000000]
r_V_1            (mul           ) [ 0000000]
var_V            (partselect    ) [ 0100100]
sext_ln708_6     (sext          ) [ 0000000]
add_ln703_8      (add           ) [ 0000000]
specpipeline_ln0 (specpipeline  ) [ 0000000]
deno_inver_V     (call          ) [ 0000000]
zext_ln1116      (zext          ) [ 0000000]
sext_ln1118_7    (sext          ) [ 0000000]
mul_ln1118       (mul           ) [ 0000000]
trunc_ln708_7    (partselect    ) [ 0000000]
sext_ln708       (sext          ) [ 0000000]
sext_ln1118_8    (sext          ) [ 0000000]
mul_ln1118_1     (mul           ) [ 0000000]
trunc_ln708_8    (partselect    ) [ 0000000]
sext_ln708_1     (sext          ) [ 0000000]
sext_ln1118_9    (sext          ) [ 0000000]
mul_ln1118_2     (mul           ) [ 0000000]
trunc_ln708_9    (partselect    ) [ 0000000]
sext_ln708_2     (sext          ) [ 0000000]
sext_ln1118_10   (sext          ) [ 0000000]
mul_ln1118_3     (mul           ) [ 0000000]
trunc_ln708_s    (partselect    ) [ 0000000]
sext_ln708_3     (sext          ) [ 0000000]
sext_ln1118_11   (sext          ) [ 0000000]
mul_ln1118_4     (mul           ) [ 0000000]
trunc_ln708_5    (partselect    ) [ 0000000]
sext_ln708_4     (sext          ) [ 0000000]
mrv              (insertvalue   ) [ 0000000]
mrv_1            (insertvalue   ) [ 0000000]
mrv_2            (insertvalue   ) [ 0000000]
mrv_3            (insertvalue   ) [ 0000000]
mrv_4            (insertvalue   ) [ 0000000]
ret_ln127        (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_sqr_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lookup_invert_sqr<config2>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_2_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_3_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_4_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_5_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_lookup_invert_sqr_config2_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="25" slack="0"/>
<pin id="80" dir="0" index="1" bw="19" slack="0"/>
<pin id="81" dir="0" index="2" bw="25" slack="0"/>
<pin id="82" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="deno_inver_V/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="shl_ln_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="19" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="shl_ln728_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="19" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="shl_ln728_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="19" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="shl_ln728_3_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="19" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln728_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="19" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln703_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="19" slack="0"/>
<pin id="127" dir="0" index="1" bw="19" slack="0"/>
<pin id="128" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln703_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="19" slack="0"/>
<pin id="133" dir="0" index="1" bw="19" slack="0"/>
<pin id="134" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln703_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="19" slack="0"/>
<pin id="139" dir="0" index="1" bw="19" slack="0"/>
<pin id="140" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln703_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="19" slack="0"/>
<pin id="145" dir="0" index="1" bw="19" slack="0"/>
<pin id="146" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln1118_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mean_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="0"/>
<pin id="155" dir="0" index="1" bw="31" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="0" index="3" bw="6" slack="0"/>
<pin id="158" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln708_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="1"/>
<pin id="164" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_5/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_diff_V_0_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="19" slack="1"/>
<pin id="167" dir="0" index="1" bw="18" slack="0"/>
<pin id="168" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_diff_V_0/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln1118_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="19" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="data_diff_V_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="1"/>
<pin id="185" dir="0" index="1" bw="18" slack="0"/>
<pin id="186" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_diff_V_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln1118_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="19" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln708_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="data_diff_V_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="1"/>
<pin id="203" dir="0" index="1" bw="18" slack="0"/>
<pin id="204" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_diff_V_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln1118_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="19" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln708_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="19" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="data_diff_V_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="1"/>
<pin id="221" dir="0" index="1" bw="18" slack="0"/>
<pin id="222" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_diff_V_3/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1118_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="19" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln708_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="data_diff_V_4_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="1"/>
<pin id="239" dir="0" index="1" bw="18" slack="0"/>
<pin id="240" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_diff_V_4/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1118_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="19" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln708_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="19" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln703_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="0"/>
<pin id="257" dir="0" index="1" bw="19" slack="0"/>
<pin id="258" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln703_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="19" slack="0"/>
<pin id="263" dir="0" index="1" bw="19" slack="0"/>
<pin id="264" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln703_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="19" slack="1"/>
<pin id="269" dir="0" index="1" bw="19" slack="1"/>
<pin id="270" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln703_7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="19" slack="1"/>
<pin id="273" dir="0" index="1" bw="19" slack="0"/>
<pin id="274" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1118_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="19" slack="0"/>
<pin id="278" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="var_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="18" slack="0"/>
<pin id="282" dir="0" index="1" bw="31" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="var_V/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln708_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="1"/>
<pin id="291" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_6/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln703_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln1116_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="0"/>
<pin id="301" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln1118_7_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="4"/>
<pin id="305" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln708_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="0" index="1" bw="44" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln708_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln1118_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="19" slack="4"/>
<pin id="321" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln708_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="0"/>
<pin id="324" dir="0" index="1" bw="44" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln708_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln1118_9_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="19" slack="4"/>
<pin id="337" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln708_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="0" index="1" bw="44" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln708_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="31" slack="0"/>
<pin id="349" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln1118_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="19" slack="4"/>
<pin id="353" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln708_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="0" index="1" bw="44" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln708_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_3/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1118_11_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="4"/>
<pin id="369" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln708_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="0" index="1" bw="44" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln708_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_4/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="mrv_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="165" slack="0"/>
<pin id="385" dir="0" index="1" bw="31" slack="0"/>
<pin id="386" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mrv_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="165" slack="0"/>
<pin id="391" dir="0" index="1" bw="31" slack="0"/>
<pin id="392" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mrv_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="165" slack="0"/>
<pin id="397" dir="0" index="1" bw="31" slack="0"/>
<pin id="398" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mrv_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="165" slack="0"/>
<pin id="403" dir="0" index="1" bw="31" slack="0"/>
<pin id="404" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mrv_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="165" slack="0"/>
<pin id="409" dir="0" index="1" bw="31" slack="0"/>
<pin id="410" dir="1" index="2" bw="165" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="413" class="1007" name="r_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="19" slack="0"/>
<pin id="415" dir="0" index="1" bw="31" slack="0"/>
<pin id="416" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="420" class="1007" name="mul_ln708_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="19" slack="0"/>
<pin id="422" dir="0" index="1" bw="19" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/2 "/>
</bind>
</comp>

<comp id="427" class="1007" name="mul_ln708_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="19" slack="0"/>
<pin id="429" dir="0" index="1" bw="19" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_1/2 "/>
</bind>
</comp>

<comp id="434" class="1007" name="mul_ln708_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="19" slack="0"/>
<pin id="436" dir="0" index="1" bw="19" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_2/2 "/>
</bind>
</comp>

<comp id="441" class="1007" name="mul_ln708_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="19" slack="0"/>
<pin id="443" dir="0" index="1" bw="19" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_3/2 "/>
</bind>
</comp>

<comp id="448" class="1007" name="mul_ln708_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="19" slack="0"/>
<pin id="450" dir="0" index="1" bw="19" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_4/2 "/>
</bind>
</comp>

<comp id="455" class="1007" name="r_V_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="0" index="1" bw="31" slack="0"/>
<pin id="458" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="462" class="1007" name="mul_ln1118_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="19" slack="0"/>
<pin id="464" dir="0" index="1" bw="25" slack="0"/>
<pin id="465" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/6 "/>
</bind>
</comp>

<comp id="469" class="1007" name="mul_ln1118_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="19" slack="0"/>
<pin id="471" dir="0" index="1" bw="25" slack="0"/>
<pin id="472" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/6 "/>
</bind>
</comp>

<comp id="476" class="1007" name="mul_ln1118_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="0"/>
<pin id="478" dir="0" index="1" bw="25" slack="0"/>
<pin id="479" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/6 "/>
</bind>
</comp>

<comp id="483" class="1007" name="mul_ln1118_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="19" slack="0"/>
<pin id="485" dir="0" index="1" bw="25" slack="0"/>
<pin id="486" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/6 "/>
</bind>
</comp>

<comp id="490" class="1007" name="mul_ln1118_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="19" slack="0"/>
<pin id="492" dir="0" index="1" bw="25" slack="0"/>
<pin id="493" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/6 "/>
</bind>
</comp>

<comp id="497" class="1005" name="shl_ln_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="19" slack="1"/>
<pin id="499" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="502" class="1005" name="shl_ln728_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="1"/>
<pin id="504" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="shl_ln728_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="19" slack="1"/>
<pin id="509" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="shl_ln728_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="19" slack="1"/>
<pin id="514" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="shl_ln728_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="1"/>
<pin id="519" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_4 "/>
</bind>
</comp>

<comp id="522" class="1005" name="mean_V_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="18" slack="1"/>
<pin id="524" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mean_V "/>
</bind>
</comp>

<comp id="527" class="1005" name="data_diff_V_0_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="19" slack="4"/>
<pin id="529" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="data_diff_V_0 "/>
</bind>
</comp>

<comp id="532" class="1005" name="data_diff_V_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="19" slack="4"/>
<pin id="534" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="data_diff_V_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="data_diff_V_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="19" slack="4"/>
<pin id="539" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="data_diff_V_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="trunc_ln708_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="19" slack="1"/>
<pin id="544" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="data_diff_V_3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="19" slack="4"/>
<pin id="549" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="data_diff_V_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="data_diff_V_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="19" slack="4"/>
<pin id="554" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="data_diff_V_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln703_4_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="19" slack="1"/>
<pin id="559" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln703_5_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="19" slack="1"/>
<pin id="564" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_5 "/>
</bind>
</comp>

<comp id="567" class="1005" name="var_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="1"/>
<pin id="569" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="var_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="66" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="60" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="85" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="93" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="109" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="101" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="131" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="125" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="162" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="162" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="162" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="162" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="174" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="192" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="246" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="228" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="302"><net_src comp="78" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="318"><net_src comp="306" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="334"><net_src comp="322" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="350"><net_src comp="338" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="366"><net_src comp="354" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="382"><net_src comp="370" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="315" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="331" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="347" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="363" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="379" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="149" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="413" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="424"><net_src comp="170" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="170" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="420" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="431"><net_src comp="188" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="188" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="427" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="438"><net_src comp="206" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="206" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="434" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="445"><net_src comp="224" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="224" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="441" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="452"><net_src comp="242" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="242" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="448" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="459"><net_src comp="276" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="466"><net_src comp="303" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="299" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="462" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="473"><net_src comp="319" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="299" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="480"><net_src comp="335" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="299" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="487"><net_src comp="351" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="299" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="483" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="494"><net_src comp="367" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="299" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="490" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="500"><net_src comp="85" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="505"><net_src comp="93" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="510"><net_src comp="101" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="515"><net_src comp="109" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="520"><net_src comp="117" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="525"><net_src comp="153" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="530"><net_src comp="165" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="535"><net_src comp="183" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="540"><net_src comp="201" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="545"><net_src comp="210" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="550"><net_src comp="219" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="555"><net_src comp="237" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="560"><net_src comp="255" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="565"><net_src comp="261" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="570"><net_src comp="280" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: invert_sqr_table_V | {}
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read1 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read2 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read3 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read4 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : invert_sqr_table_V | {5 6 }
  - Chain level:
	State 1
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 2
		add_ln703_3 : 3
		sext_ln1118 : 4
		r_V : 5
		mean_V : 6
	State 2
		data_diff_V_0 : 1
		sext_ln1118_1 : 2
		mul_ln708 : 3
		trunc_ln : 4
		data_diff_V_1 : 1
		sext_ln1118_2 : 2
		mul_ln708_1 : 3
		trunc_ln708_1 : 4
		data_diff_V_2 : 1
		sext_ln1118_3 : 2
		mul_ln708_2 : 3
		trunc_ln708_2 : 4
		data_diff_V_3 : 1
		sext_ln1118_4 : 2
		mul_ln708_3 : 3
		trunc_ln708_3 : 4
		data_diff_V_4 : 1
		sext_ln1118_5 : 2
		mul_ln708_4 : 3
		trunc_ln708_4 : 4
		add_ln703_4 : 5
		add_ln703_5 : 5
	State 3
		add_ln703_7 : 1
		sext_ln1118_6 : 2
		r_V_1 : 3
		var_V : 4
	State 4
		add_ln703_8 : 1
		deno_inver_V : 2
	State 5
	State 6
		zext_ln1116 : 1
		mul_ln1118 : 2
		trunc_ln708_7 : 3
		sext_ln708 : 4
		mul_ln1118_1 : 2
		trunc_ln708_8 : 3
		sext_ln708_1 : 4
		mul_ln1118_2 : 2
		trunc_ln708_9 : 3
		sext_ln708_2 : 4
		mul_ln1118_3 : 2
		trunc_ln708_s : 3
		sext_ln708_3 : 4
		mul_ln1118_4 : 2
		trunc_ln708_5 : 3
		sext_ln708_4 : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		mrv_4 : 9
		ret_ln127 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   | grp_lookup_invert_sqr_config2_s_fu_78 |    0    |  3.451  |    57   |  21600  |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            add_ln703_fu_125           |    0    |    0    |    0    |    26   |
|          |           add_ln703_1_fu_131          |    0    |    0    |    0    |    26   |
|          |           add_ln703_2_fu_137          |    0    |    0    |    0    |    19   |
|          |           add_ln703_3_fu_143          |    0    |    0    |    0    |    19   |
|    add   |           add_ln703_4_fu_255          |    0    |    0    |    0    |    26   |
|          |           add_ln703_5_fu_261          |    0    |    0    |    0    |    26   |
|          |           add_ln703_6_fu_267          |    0    |    0    |    0    |    19   |
|          |           add_ln703_7_fu_271          |    0    |    0    |    0    |    19   |
|          |           add_ln703_8_fu_292          |    0    |    0    |    0    |    25   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |          data_diff_V_0_fu_165         |    0    |    0    |    0    |    26   |
|          |          data_diff_V_1_fu_183         |    0    |    0    |    0    |    26   |
|    sub   |          data_diff_V_2_fu_201         |    0    |    0    |    0    |    26   |
|          |          data_diff_V_3_fu_219         |    0    |    0    |    0    |    26   |
|          |          data_diff_V_4_fu_237         |    0    |    0    |    0    |    26   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               r_V_fu_413              |    1    |    0    |    0    |    0    |
|          |            mul_ln708_fu_420           |    1    |    0    |    0    |    0    |
|          |           mul_ln708_1_fu_427          |    1    |    0    |    0    |    0    |
|          |           mul_ln708_2_fu_434          |    1    |    0    |    0    |    0    |
|          |           mul_ln708_3_fu_441          |    1    |    0    |    0    |    0    |
|    mul   |           mul_ln708_4_fu_448          |    1    |    0    |    0    |    0    |
|          |              r_V_1_fu_455             |    1    |    0    |    0    |    0    |
|          |           mul_ln1118_fu_462           |    1    |    0    |    0    |    0    |
|          |          mul_ln1118_1_fu_469          |    1    |    0    |    0    |    0    |
|          |          mul_ln1118_2_fu_476          |    1    |    0    |    0    |    0    |
|          |          mul_ln1118_3_fu_483          |    1    |    0    |    0    |    0    |
|          |          mul_ln1118_4_fu_490          |    1    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |          p_read_1_read_fu_48          |    0    |    0    |    0    |    0    |
|          |          p_read_2_read_fu_54          |    0    |    0    |    0    |    0    |
|   read   |          p_read_3_read_fu_60          |    0    |    0    |    0    |    0    |
|          |          p_read_4_read_fu_66          |    0    |    0    |    0    |    0    |
|          |          p_read_5_read_fu_72          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              shl_ln_fu_85             |    0    |    0    |    0    |    0    |
|          |           shl_ln728_1_fu_93           |    0    |    0    |    0    |    0    |
|bitconcatenate|           shl_ln728_2_fu_101          |    0    |    0    |    0    |    0    |
|          |           shl_ln728_3_fu_109          |    0    |    0    |    0    |    0    |
|          |           shl_ln728_4_fu_117          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           sext_ln1118_fu_149          |    0    |    0    |    0    |    0    |
|          |          sext_ln708_5_fu_162          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_1_fu_170         |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_2_fu_188         |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_3_fu_206         |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_4_fu_224         |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_5_fu_242         |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_6_fu_276         |    0    |    0    |    0    |    0    |
|          |          sext_ln708_6_fu_289          |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln1118_7_fu_303         |    0    |    0    |    0    |    0    |
|          |           sext_ln708_fu_315           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_8_fu_319         |    0    |    0    |    0    |    0    |
|          |          sext_ln708_1_fu_331          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_9_fu_335         |    0    |    0    |    0    |    0    |
|          |          sext_ln708_2_fu_347          |    0    |    0    |    0    |    0    |
|          |         sext_ln1118_10_fu_351         |    0    |    0    |    0    |    0    |
|          |          sext_ln708_3_fu_363          |    0    |    0    |    0    |    0    |
|          |         sext_ln1118_11_fu_367         |    0    |    0    |    0    |    0    |
|          |          sext_ln708_4_fu_379          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             mean_V_fu_153             |    0    |    0    |    0    |    0    |
|          |            trunc_ln_fu_174            |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_1_fu_192         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_2_fu_210         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_3_fu_228         |    0    |    0    |    0    |    0    |
|partselect|          trunc_ln708_4_fu_246         |    0    |    0    |    0    |    0    |
|          |              var_V_fu_280             |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_7_fu_306         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_8_fu_322         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_9_fu_338         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_s_fu_354         |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_5_fu_370         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   zext   |           zext_ln1116_fu_299          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               mrv_fu_383              |    0    |    0    |    0    |    0    |
|          |              mrv_1_fu_389             |    0    |    0    |    0    |    0    |
|insertvalue|              mrv_2_fu_395             |    0    |    0    |    0    |    0    |
|          |              mrv_3_fu_401             |    0    |    0    |    0    |    0    |
|          |              mrv_4_fu_407             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    12   |  3.451  |    57   |  21935  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln703_4_reg_557 |   19   |
| add_ln703_5_reg_562 |   19   |
|data_diff_V_0_reg_527|   19   |
|data_diff_V_1_reg_532|   19   |
|data_diff_V_2_reg_537|   19   |
|data_diff_V_3_reg_547|   19   |
|data_diff_V_4_reg_552|   19   |
|    mean_V_reg_522   |   18   |
| shl_ln728_1_reg_502 |   19   |
| shl_ln728_2_reg_507 |   19   |
| shl_ln728_3_reg_512 |   19   |
| shl_ln728_4_reg_517 |   19   |
|    shl_ln_reg_497   |   19   |
|trunc_ln708_2_reg_542|   19   |
|    var_V_reg_567    |   18   |
+---------------------+--------+
|        Total        |   283  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    3   |   57   |  21935 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   283  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    3   |   340  |  21935 |
+-----------+--------+--------+--------+--------+
