// Seed: 2343615946
module module_0 (
    output wire id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output supply0 id_7,
    output wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wor id_11
);
  assign id_10 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    output logic id_6
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_2,
      id_4,
      id_0,
      id_1,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  always @(*) id_6 = id_3;
endmodule
