[options]
multiclock on
mode bmc
depth 8

[engines]
btor btormc

[script]
read_verilog -sv top.v
prep -top top
design -stash gold

read_verilog top.new.v
read_verilog brams_sim.v TDP18K_FIFO.v ufifo_ctl.v sram1024x18_mem.v
prep -top top
design -stash gate


verific -sv pre_post_miter.sv
verific -import miter
design -copy-from gold -as gold top
design -import gate -as gate top
prep -top miter

[files]
params.vh
top.v
top.new.v
../../../../qlf_k6n10f/brams_sim.v
../../../../qlf_k6n10f/TDP18K_FIFO.v
../../../../qlf_k6n10f/ufifo_ctl.v
../../../../qlf_k6n10f/sram1024x18_mem.v
pre_post_miter.sv