<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v</a>
time_elapsed: 0.128s
ram usage: 15008 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:19</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-20" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:20</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:42</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:44</a>: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s COND generates 3 bits.
                                                                                                          : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.genblk2.genblk2.thermo.genblk2.genblk2.genblk2.big.encode_one_hot
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-48" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:48</a>: Output port connection &#39;addr_o&#39; expects 1 bits on the pin connection, but pin connection&#39;s VARREF &#39;aligned_addr&#39; generates 2 bits.
                                                                                                          : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.genblk2.genblk2.thermo.genblk2.genblk2.genblk2.big.encode_one_hot
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-83" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:83</a>: Replication value of 0 is only legal under a concatenation (IEEE 2017 11.4.12.1)
                                                                                                  : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.genblk2.genblk2.thermo.genblk2.genblk2.genblk2.big.encode_one_hot
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v.html#l-82" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_encode_one_hot.v:82</a>: Operator COND expects 2 bits on the Conditional False, but Conditional False&#39;s REPLICATE generates 1 bits.
                                                                                                          : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.genblk2.genblk2.thermo.genblk2.genblk2.genblk2.big.encode_one_hot
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v:9</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v.html#l-12" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v:12</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v.html#l-54" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v:54</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v.html#l-54" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_thermometer_count.v:54</a>: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS&#39;s AND generates 4 bits.
                                                                                                             : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.genblk2.genblk2.thermo
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:13</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:14</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:49</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:51</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-80" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:80</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-80" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:80</a>: Size-changing cast to zero or negative size
                                                                                        : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.and_scan
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-80" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:80</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.and_scan
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:89</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates -1 bits.
                                                                                                : ... In instance bsg_round_robin_fifo_to_fifo.brrf2fm.and_scan
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-233" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:233</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-234" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:234</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-235" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:235</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-236" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:236</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-239" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:239</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-240" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:240</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-144" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:144</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-174" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:174</a>: Size-changing cast to zero or negative size
                                                                                                                 : ... In instance bsg_round_robin_fifo_to_fifo.oc[0].out_chan.bsg_rr_ff_out
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-174" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:174</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                                         : ... In instance bsg_round_robin_fifo_to_fifo.oc[0].out_chan.bsg_rr_ff_out
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-195" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:195</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;optr_r_data&#39; generates 1 bits.
                                                                                                                         : ... In instance bsg_round_robin_fifo_to_fifo.oc[0].out_chan.bsg_rr_ff_out
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-305" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:305</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-307" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:307</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-322" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:322</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-324" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:324</a>: Little bit endian vector: MSB &lt; LSB of bit range: -6909559:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-325" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:325</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-326" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:326</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-327" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:327</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v.html#l-344" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v:344</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
%Error: Exiting due to 3 error(s)

</pre>
</body>