#LyX 2.2 created this file. For more info see http://www.lyx.org/
\lyxformat 508
\begin_document
\begin_header
\save_transient_properties true
\origin unavailable
\textclass article
\begin_preamble
% Added by lyx2lyx
\renewcommand{\textendash}{--}
\renewcommand{\textemdash}{---}
\end_preamble
\use_default_options true
\maintain_unincluded_children false
\language spanish
\language_package default
\inputencoding auto
\fontencoding global
\font_roman "default" "default"
\font_sans "default" "default"
\font_typewriter "default" "default"
\font_math "auto" "auto"
\font_default_family default
\use_non_tex_fonts false
\font_sc false
\font_osf false
\font_sf_scale 100 100
\font_tt_scale 100 100
\graphics default
\default_output_format default
\output_sync 0
\bibtex_command default
\index_command default
\float_placement H
\paperfontsize default
\spacing single
\use_hyperref false
\papersize default
\use_geometry true
\use_package amsmath 1
\use_package amssymb 1
\use_package cancel 1
\use_package esint 1
\use_package mathdots 1
\use_package mathtools 1
\use_package mhchem 1
\use_package stackrel 1
\use_package stmaryrd 1
\use_package undertilde 1
\cite_engine basic
\cite_engine_type default
\biblio_style plain
\use_bibtopic false
\use_indices false
\paperorientation portrait
\suppress_date false
\justification true
\use_refstyle 1
\index Index
\shortcut idx
\color #008000
\end_index
\leftmargin 19mm
\topmargin 25mm
\rightmargin 19mm
\bottommargin 25mm
\secnumdepth 3
\tocdepth 3
\paragraph_separation indent
\paragraph_indentation default
\quotes_language french
\papercolumns 1
\papersides 1
\paperpagestyle default
\tracking_changes false
\output_changes false
\html_math_output 0
\html_css_as_file 0
\html_be_strict false
\end_header

\begin_body

\begin_layout Standard
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%-------------------------------------------------------------------------------
---------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%	TITLE PAGE
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%-------------------------------------------------------------------------------
---------
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
begin{titlepage}
\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

% Suppresses displaying the page number on the title page and the subsequent
 page counts as page 1
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset FormulaMacro
\newcommand{\HRule}{\rule{\linewidth}{0.5mm}}
\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

% Defines a new command for horizontal lines, change thickness here
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
center
\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

% Centre everything on the page
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%	Headings
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\shape smallcaps
\size largest
Instituto Tecnológico de Buenos Aires
\shape default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash

\backslash
[1.5cm]
\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

% Main heading such as the name of your university/college
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\shape smallcaps
\size larger
22.59 Electrónica I
\shape default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash

\backslash
[0.5cm]
\end_layout

\end_inset

  
\end_layout

\begin_layout Standard

\series bold
\size huge
Experiencia de Laboratorio N°2
\size default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash

\backslash
[0.4cm]
\end_layout

\end_inset

 
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

% Title of your document
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
HRule
\end_layout

\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash

\backslash
[1.5cm]
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%	Author(s)
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset Box Frameless
position "c"
hor_pos "l"
has_inner_box 1
inner_pos "c"
use_parbox 0
use_makebox 0
width "40text%"
special "none"
height "1in"
height_special "totalheight"
thickness "0.4pt"
separation "3pt"
shadowsize "4pt"
framecolor "black"
backgroundcolor "none"
status open

\begin_layout Plain Layout
\align left

\shape italic
\size large
Grupo 5:
\shape default

\begin_inset Newline newline
\end_inset


\end_layout

\begin_layout Plain Layout
\align left

\shape smallcaps
\size large
Fernandez
\shape default
, Lucero Guadalupe
\shape smallcaps
 
\shape default

\begin_inset Newline newline
\end_inset

Leg.
 57485
\end_layout

\begin_layout Plain Layout
\align left

\shape smallcaps
\size large
Lago, 
\shape default
Valentina
\begin_inset Newline newline
\end_inset

Leg.
 57249
\end_layout

\begin_layout Plain Layout
\align left

\shape smallcaps
\size large
Romarís, 
\shape default
Juan Manuel
\shape smallcaps
 
\shape default

\begin_inset Newline newline
\end_inset

Leg.
 57108 
\end_layout

\begin_layout Plain Layout
\align left

\shape smallcaps
\size large
Vigón
\shape default
, Tomás 
\begin_inset Newline newline
\end_inset

Leg.
 57327
\end_layout

\begin_layout Plain Layout
\align left

\size large
\begin_inset ERT
status open

\begin_layout Plain Layout

% Your name
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\end_layout

\end_inset


\begin_inset space ~
\end_inset

 
\begin_inset Box Frameless
position "c"
hor_pos "l"
has_inner_box 1
inner_pos "c"
use_parbox 0
use_makebox 0
width "40text%"
special "none"
height "1in"
height_special "totalheight"
thickness "0.4pt"
separation "3pt"
shadowsize "4pt"
framecolor "black"
backgroundcolor "none"
status open

\begin_layout Plain Layout
\align right

\shape italic
\size large
Profesores:
\end_layout

\begin_layout Plain Layout
\align right

\size large
Alcocer, Fernando 
\end_layout

\begin_layout Plain Layout
\align right

\size large
Gardella, Pablo
\end_layout

\begin_layout Plain Layout
\align right

\size large
Oreglia, Eduardo
\end_layout

\begin_layout Plain Layout
\align right

\size large
\begin_inset ERT
status open

\begin_layout Plain Layout

% Supervisor's name
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

% If you don't want a supervisor, uncomment the two lines below and comment
 the code above
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status open

\begin_layout Plain Layout

%{
\backslash
large
\backslash
textit{Author}}
\backslash

\backslash

\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status open

\begin_layout Plain Layout

%John 
\backslash
textsc{Smith} % Your name
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status open

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status open

\begin_layout Plain Layout

%	Date
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset ERT
status open

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\begin_inset VSpace vfill
\end_inset


\begin_inset VSpace vfill
\end_inset


\begin_inset VSpace vfill
\end_inset


\size large

\begin_inset ERT
status open

\begin_layout Plain Layout

\end_layout

\begin_layout Plain Layout


\backslash
large{Presentado: 
\backslash
today}
\backslash

\backslash

\end_layout

\begin_layout Plain Layout


\backslash
begin{minipage}{0.4125
\backslash
textwidth}
\end_layout

\begin_layout Plain Layout


\backslash
vspace{5mm}
\end_layout

\begin_layout Plain Layout


\backslash
end{minipage}
\end_layout

\end_inset


\size default
 
\begin_inset ERT
status open

\begin_layout Plain Layout

% Date, change the 
\backslash
today to a set date if you want to be precise
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout

%	Logo
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout

%------------------------------------------------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout

%
\backslash
vfill
\backslash
vfill
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout

%
\backslash
includegraphics[width=0.2
\backslash
textwidth]{placeholder.jpg}
\backslash

\backslash
[1cm] % Include a department/university logo - this will require the graphicx
 package
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset ERT
status open

\begin_layout Plain Layout

%-------------------------------------------------------------------------------
---------
\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset

 
\begin_inset VSpace vfill
\end_inset


\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
end{titlepage}
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset CommandInset toc
LatexCommand tableofcontents

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Section

\lang spanish-mexico
Introducción
\end_layout

\begin_layout Standard

\lang spanish-mexico
El objetivo del presente trabajo es comprobar en la práctica algunos de
 los aspectos más destacados de circuitos amplifiadores utilizando transistores
 dentro de un marco de escasos recursos.
 A continuación se realiza una breve descripción de los elementos utilizados
 a lo largo de este trabajo practico.
\end_layout

\begin_layout Subsection

\lang spanish-mexico
Transistor darlington
\end_layout

\begin_layout Standard

\lang spanish-mexico
El par Darlington se basa en la conexión en cascada de dos BJT aprovechando
 el efecto de amplifiación de corriente del transistor en el cual la corriente
 de colector es beta veces la de base, 
\begin_inset Formula $\beta\,i_{B}=i_{C}$
\end_inset

.
 El emisor de uno de los transistores se conecta con la base del otro y
 además comparten colector de manera tal que la corriente amplificada por
 el primer transistor se amplifica aún más por el segundo .
 Se puede pensar al par Darlington como un solo transistor BJT con una gran
 ganancia de corriente.
 A continuación se muestra la configuración descrita
\end_layout

\begin_layout Standard

\lang spanish-mexico
\begin_inset Float figure
placement H
wide false
sideways false
status open

\begin_layout Plain Layout
\align center

\lang english
\begin_inset Graphics
	filename parDarlington.png
	lyxscale 20
	scale 8

\end_inset


\end_layout

\begin_layout Plain Layout

\lang spanish-mexico
\begin_inset Caption Standard

\begin_layout Plain Layout

\lang english
Par Darlington
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Subsection

\lang spanish-mexico
Transistor J-Fet
\end_layout

\begin_layout Standard

\lang spanish-mexico
El transistor de efecto campo utiliza el voltaje que se aplica a su terminal
 de entrada para controlar la corriente a través de este.
 La corriente de salida fluye por lo que se denomina el 'canal' del transistor
 que se agranda o achica dependiendo de la tensión controladora del terminal
 
\begin_inset Quotes eld
\end_inset

Gate
\begin_inset Quotes erd
\end_inset

.
 Se pueden clasificar los J-Fet por su canal, los tipo n y tipo p; se trabajará
 con los canal n cuya corriente es conducida por electrones.
 Análogamente al transistor BJT el emisor y colector se pueden pensar como
 el 
\begin_inset Quotes eld
\end_inset

Drain
\begin_inset Quotes erd
\end_inset

 y 
\begin_inset Quotes eld
\end_inset

Source
\begin_inset Quotes erd
\end_inset

.
\end_layout

\begin_layout Standard

\lang spanish-mexico
\begin_inset Float figure
placement H
wide false
sideways false
status open

\begin_layout Plain Layout
\align center

\lang english
\begin_inset Float figure
placement H
wide false
sideways false
status collapsed

\begin_layout Plain Layout

\lang english
\begin_inset Graphics
	filename JFET Symbol.gif
	scale 60

\end_inset


\end_layout

\begin_layout Plain Layout

\lang english
\begin_inset Caption Standard

\begin_layout Plain Layout

\lang english
Símbolo
\end_layout

\end_inset


\end_layout

\end_inset


\begin_inset Float figure
placement H
wide false
sideways false
status collapsed

\begin_layout Plain Layout

\lang english
\begin_inset Graphics
	filename jfet diagram.png
	scale 120

\end_inset


\end_layout

\begin_layout Plain Layout

\lang english
\begin_inset Caption Standard

\begin_layout Plain Layout

\lang english
Representación
\end_layout

\end_inset


\end_layout

\end_inset


\begin_inset Float figure
placement H
wide false
sideways false
status open

\begin_layout Plain Layout
\align center

\lang english
\begin_inset Graphics
	filename JFET_n-channel.svg.png
	scale 50

\end_inset


\end_layout

\begin_layout Plain Layout

\lang english
\begin_inset Caption Standard

\begin_layout Plain Layout

\lang english
Curvas características
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\lang spanish-mexico
\begin_inset Caption Standard

\begin_layout Plain Layout

\lang english
J-Fet
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard

\lang spanish-mexico
La tensión de compuerta en la que la corriente llega a cero se denomina
 "tensión de pinch-off", 
\begin_inset Formula $V_{p}$
\end_inset

.
 Debido al tipo de canal la tensión 
\begin_inset Formula $V_{GS}$
\end_inset

 debe ser negativa y esta puede variar entre 
\begin_inset Formula $(-V_{p},0)$
\end_inset

, para valores más negativos que 
\begin_inset Formula $V_{p}$
\end_inset

 el canal se estrangula impidiendo el pasaje de corriente.
 Se puede observar que para un valor dado de tensión en 
\begin_inset Quotes eld
\end_inset

Gate
\begin_inset Quotes erd
\end_inset

 la corriente es casi constante en un amplio rango de 
\begin_inset Formula $V_{DS}$
\end_inset

.
 
\end_layout

\begin_layout Standard

\lang spanish-mexico
La fórmula que describe el comportamiento de J-Fet es 
\begin_inset Formula $I_{d}=I_{dss}(1-\frac{V_{gs}}{V_{p}})^{2}$
\end_inset

.
 El valor de 
\begin_inset Formula $I_{DSS}$
\end_inset

 representa la corriente cuando la puerta está cortocircuitada a tierra
 y será proporcionado por el fabricante.
\end_layout

\begin_layout Section

\lang spanish-mexico
Análisis teórico
\end_layout

\begin_layout Standard

\lang spanish-mexico
Haciendo uso de las propiedades de los elementos mencionados anteriormente
 se procedió a implementar un amplificador de corriente.
 El amplificador se basa en el par Darlington con un J-Fet en el emisor
 del segundo transistor.
 Se analizará la polarización, el modelo incremental y el análisis incremental
 de la siguiente topología.
\end_layout

\begin_layout Standard

\lang spanish-mexico
\begin_inset Float figure
placement H
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename imagenes/circuito.png
	lyxscale 30
	scale 40

\end_inset


\end_layout

\begin_layout Plain Layout

\lang spanish-mexico
\begin_inset Caption Standard

\begin_layout Plain Layout
Circuito amplificador propesto
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Polarización 
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Analizando el circuito presentado, en régimen permanente se llegó al siguiente
 circuito de polarización equivalente:
\end_layout

\begin_layout Standard
\begin_inset Float figure
placement H
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename imagenes/circuito pol.png
	lyxscale 40
	scale 80

\end_inset


\begin_inset Caption Standard

\begin_layout Plain Layout
Circuito analizado para la polarización
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Para comenzar con nuestro análisis, se plantearon las siguientes ecuaciones:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\begin{cases}
V_{GS}=I_{D}R-V_{EE} & \,\,\,\,\,\,\,(1)\\
\\
I_{D}=I_{DSS}\left(1-\frac{V_{GS}}{V_{P}}\right)^{2} & \,\,\,\,\,\,\,(2)
\end{cases}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Teniendo los datos de 
\begin_inset Formula $I_{DSS}$
\end_inset

 y 
\begin_inset Formula $V_{P}$
\end_inset

 a partir de la hoja de datos del JFET: 
\begin_inset Formula $I_{DSS}=20mA$
\end_inset

 y 
\begin_inset Formula $V_{P}=-8V$
\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Despejando de las ecuaciones (1) y (2) los valores de 
\begin_inset Formula $I_{D}$
\end_inset

 y 
\begin_inset Formula $V_{GS}$
\end_inset

 sabiendo que 
\begin_inset Formula $R=3.4k\varOmega$
\end_inset

 y que 
\begin_inset Formula $V_{EE}=-15V$
\end_inset

 se obtuvo:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{D}=3mA
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS}=-4.8V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Por otro lado, recorremos la malla de entrada del circuito de la figura
 y obtenemos:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{DS}=2V_{CC}-I_{B_{1}}R_{B}-2V_{BE_{on}}-RI_{D}=18,26V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Notemos que el valor de 
\begin_inset Formula $V_{DS}$
\end_inset

 es mayor al modulo de 
\begin_inset Formula $V_{P}.$
\end_inset

 Eso nos indica que, como era deseado, estamos trabajando en la zona de
 saturación.
 Debemos aclarar que tomamos 
\begin_inset Formula $V_{BE_{on}}=0.6V$
\end_inset

 para ambos transistores BJT.
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Continuando con el análisis del circuito de la figura anterior, llegamos
 a las siguiente igualdades para las corrientes:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\beta=110
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\frac{I_{C_{1}}}{\beta}=I_{B_{1}}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{B_{2}}=I_{C_{1}}\,\,\,\,\,\,\,\Longrightarrow\,\,\,\,\,\,\,I_{B_{2}}=\beta I_{B_{1}}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\frac{I_{C_{2}}}{\beta}=I_{B_{2}}\,\,\,\,\,\,\Longrightarrow\,\,\,\,\,\,\,\,I_{C_{2}}=\beta^{2}I_{B_{1}}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{C_{2}}=I_{D}=3mA
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
En definitiva, nos quedan:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\begin{cases}
I_{B_{1}}=248\mu A\\
I_{B_{2}}=27.27\mu A\\
I_{C_{1}}=27.27\mu A\\
I_{C_{2}}=3mA
\end{cases}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Por otro lado, recorremos las mallas de salida de los transistores BJT y
 obtenemos las siguientes ecuaciones:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\begin{cases}
V_{CC}-V_{CE_{1}}-V_{BE_{2}}-RI_{D}=0\\
\\
V_{CC}-V_{CE_{2}}-I_{D}R=0
\end{cases}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Tomando 
\begin_inset Formula $V_{CC}=15V$
\end_inset

, obtenemos los siguientes resultados:
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{CE_{1}}=4.2V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{CE_{2}}=4.8V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
Con los valores obtenidos para 
\begin_inset Formula $I_{B}$
\end_inset

 y 
\begin_inset Formula $V_{CE}$
\end_inset

 de los transistores, se puede ver como nuestros transistores caen en la
 zona de operación segura.
 A continuación se mostrara el gráfico de la hoja de datos con el cual se
 verifico lo antes mencionado.
\end_layout

\begin_layout Standard
\begin_inset space ~
\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
placement H
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename imagenes/datasheer.png

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Verificación de zona de operacion segura
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard

\end_layout

\end_body
\end_document
