// Generated by stratus_hls 23.01-s004  (99406.080430)
// Sat Feb  1 13:19:25 2025
// from dimc_detail_model.cc

`timescale 1ps / 1ps


module dimc_macro( clk, rst, WL, wdata, ai, RE_, PREC, PREC_, S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15 );

    input clk;
    input rst;
    input [63:0] WL;
    input [127:0] wdata;
    input [63:0] ai;
    input RE_;
    input PREC;
    input PREC_;
    output [11:0] S0;
    reg [11:0] S0;
    output [11:0] S1;
    reg [11:0] S1;
    output [11:0] S2;
    reg [11:0] S2;
    output [11:0] S3;
    reg [11:0] S3;
    output [11:0] S4;
    reg [11:0] S4;
    output [11:0] S5;
    reg [11:0] S5;
    output [11:0] S6;
    reg [11:0] S6;
    output [11:0] S7;
    reg [11:0] S7;
    output [11:0] S8;
    reg [11:0] S8;
    output [11:0] S9;
    reg [11:0] S9;
    output [11:0] S10;
    reg [11:0] S10;
    output [11:0] S11;
    reg [11:0] S11;
    output [11:0] S12;
    reg [11:0] S12;
    output [11:0] S13;
    reg [11:0] S13;
    output [11:0] S14;
    reg [11:0] S14;
    output [11:0] S15;
    reg [11:0] S15;
    reg [2:0] global_state_next;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2418_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2417_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2416_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2415_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2414_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2413_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2412_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2411_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2410_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2409_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2408_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2407_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2406_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2405_in1;
    wire [3:0] dimc_macro_Mul_8Ux4U_12U_4_2404_in1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2402_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2401_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2400_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2399_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2398_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2397_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2396_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2395_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2394_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2393_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2392_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2391_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2390_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2389_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2388_out1;
    reg [7:0] dimc_macro_N_Mux_8_64_81_4_2387_out1;
    wire [63:0] dimc_macro_Xor_64U_70_4_2386_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_45_4_2385_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_39_4_2384_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_46_4_2383_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2382_out1;
    reg [3:0] dimc_macro_N_Mux_4_2_59_4_2381_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_2380_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2379_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2378_out1;
    reg [2:0] dimc_macro_N_Mux_3_2_36_4_2377_out1;
    reg [3:0] dimc_macro_N_Mux_4_2_48_4_2376_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_2375_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_2374_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2373_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2372_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2371_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2370_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2321_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2319_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2318_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2317_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2316_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2315_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2314_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2313_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2310_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2309_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2303_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2302_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2301_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2300_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2299_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2298_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2297_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2296_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2293_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2292_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2289_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2288_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2287_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2286_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2285_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2284_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2270_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2269_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2268_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2266_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2265_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2264_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2259_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2258_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2255_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2254_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2253_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2252_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2240_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2239_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2237_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2235_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2227_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2226_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2221_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_2220_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2214_out1;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1201_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1200_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1199_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1198_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1197_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1196_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1195_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1194_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1193_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1192_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1191_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1190_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1189_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1188_in2;
    wire [7:0] dimc_macro_N_Mux_8_2_28_4_1187_in2;
    wire  dimc_macro_OrReduction_6U_1U_4_1186_out1;
    wire  dimc_macro_Equal_1U_1_4_1174_out1;
    wire  dimc_macro_Equal_1U_2_4_1158_out1;
    wire  dimc_macro_Equal_1U_3_4_1142_out1;
    wire  dimc_macro_Equal_1U_4_4_1126_out1;
    wire  dimc_macro_Equal_1U_5_4_1110_out1;
    wire  dimc_macro_Equal_1U_6_4_1094_out1;
    wire  dimc_macro_Equal_1U_7_4_1078_out1;
    wire  dimc_macro_Equal_1U_8_4_1062_out1;
    wire  dimc_macro_Equal_1U_9_4_1046_out1;
    wire  dimc_macro_Equal_1U_10_4_1030_out1;
    wire  dimc_macro_Equal_1U_11_4_1014_out1;
    wire  dimc_macro_Equal_1U_12_4_998_out1;
    wire  dimc_macro_Equal_1U_13_4_982_out1;
    wire  dimc_macro_Equal_1U_14_4_966_out1;
    wire  dimc_macro_Equal_1U_15_4_950_out1;
    wire  dimc_macro_Equal_1U_16_4_934_out1;
    wire  dimc_macro_Equal_1U_17_4_918_out1;
    wire  dimc_macro_Equal_1U_18_4_902_out1;
    wire  dimc_macro_Equal_1U_19_4_886_out1;
    wire  dimc_macro_Equal_1U_20_4_870_out1;
    wire  dimc_macro_Equal_1U_21_4_854_out1;
    wire  dimc_macro_Equal_1U_22_4_838_out1;
    wire  dimc_macro_Equal_1U_41_4_822_out1;
    wire  dimc_macro_Equal_1U_23_4_806_out1;
    wire  dimc_macro_Equal_1U_31_4_790_out1;
    wire  dimc_macro_Equal_1U_24_4_774_out1;
    wire  dimc_macro_Equal_1U_25_4_758_out1;
    wire  dimc_macro_Equal_1U_35_4_742_out1;
    wire  dimc_macro_Equal_1U_33_4_726_out1;
    wire  dimc_macro_Equal_1U_26_4_710_out1;
    wire  dimc_macro_Equal_1U_58_4_694_out1;
    wire  dimc_macro_Equal_1U_80_4_678_out1;
    wire  dimc_macro_Equal_1U_47_4_662_out1;
    wire  dimc_macro_Equal_1U_57_4_646_out1;
    wire  dimc_macro_Equal_1U_79_4_630_out1;
    wire  dimc_macro_Equal_1U_40_4_614_out1;
    wire  dimc_macro_Equal_1U_54_4_598_out1;
    wire  dimc_macro_Equal_1U_78_4_582_out1;
    wire  dimc_macro_Equal_1U_77_4_566_out1;
    wire  dimc_macro_Equal_1U_76_4_550_out1;
    wire  dimc_macro_Equal_1U_75_4_534_out1;
    wire  dimc_macro_Equal_1U_74_4_518_out1;
    wire  dimc_macro_Equal_1U_29_4_502_out1;
    wire  dimc_macro_Equal_1U_73_4_486_out1;
    wire  dimc_macro_Equal_1U_72_4_470_out1;
    wire  dimc_macro_Equal_1U_71_4_454_out1;
    wire  dimc_macro_Equal_1U_69_4_438_out1;
    wire  dimc_macro_Equal_1U_68_4_422_out1;
    wire  dimc_macro_Equal_1U_67_4_406_out1;
    wire  dimc_macro_Equal_1U_66_4_390_out1;
    wire  dimc_macro_Equal_1U_65_4_374_out1;
    wire  dimc_macro_Equal_1U_64_4_358_out1;
    wire  dimc_macro_Equal_1U_62_4_342_out1;
    wire  dimc_macro_Equal_1U_61_4_326_out1;
    wire  dimc_macro_Equal_1U_60_4_310_out1;
    wire  dimc_macro_Equal_1U_44_4_294_out1;
    wire  dimc_macro_Equal_1U_55_4_278_out1;
    wire  dimc_macro_Equal_1U_37_4_262_out1;
    wire  dimc_macro_Equal_1U_49_4_246_out1;
    wire  dimc_macro_Equal_1U_52_4_230_out1;
    wire  dimc_macro_Equal_1U_27_4_214_out1;
    wire  dimc_macro_Equal_1U_50_4_198_out1;
    wire  dimc_macro_Equal_1U_30_4_182_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_45_4_177_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_39_4_176_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_46_4_175_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_174_out1;
    reg [3:0] dimc_macro_N_Mux_4_2_59_4_173_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_172_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_171_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_170_out1;
    reg [2:0] dimc_macro_N_Mux_3_2_36_4_169_out1;
    reg [3:0] dimc_macro_N_Mux_4_2_48_4_168_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_167_out1;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_166_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_165_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_164_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_163_out1;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_162_out1;
    reg [1:0] dimc_macro_N_Mux_2_2_32_4_161_out1;
    wire [1:0] dimc_macro_N_Mux_2_2_32_4_161_in2;
    reg [2:0] dimc_macro_N_Mux_3_2_34_4_160_out1;
    wire [2:0] dimc_macro_N_Mux_3_2_34_4_160_in2;
    wire [2:0] dimc_macro_N_Mux_3_2_34_4_160_in3;
    reg [3:0] dimc_macro_N_Mux_4_2_48_4_159_out1;
    wire [3:0] dimc_macro_N_Mux_4_2_48_4_159_in2;
    wire [3:0] dimc_macro_N_Mux_4_2_48_4_159_in3;
    reg [3:0] dimc_macro_N_Mux_4_2_48_4_158_out1;
    wire [3:0] dimc_macro_N_Mux_4_2_48_4_158_in2;
    wire [3:0] dimc_macro_N_Mux_4_2_48_4_158_in3;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_157_out1;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_157_in2;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_157_in3;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_2364_out1;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_2364_in2;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_2364_in3;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_155_out1;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_155_in2;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_155_in3;
    reg [4:0] dimc_macro_N_Mux_5_2_56_4_154_out1;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_154_in2;
    wire [4:0] dimc_macro_N_Mux_5_2_56_4_154_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_153_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_153_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_153_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_152_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_152_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_152_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_2359_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_2359_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_2359_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_150_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_150_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_150_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_149_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_149_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_149_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_148_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_148_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_148_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_147_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_147_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_147_in3;
    reg [5:0] dimc_macro_N_Mux_6_2_53_4_146_out1;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_146_in2;
    wire [5:0] dimc_macro_N_Mux_6_2_53_4_146_in3;
    wire  dimc_macro_Not_1U_1U_4_145_out1;
    wire  dimc_macro_Not_1U_1U_4_144_out1;
    wire  dimc_macro_Not_1U_1U_4_143_out1;
    wire  dimc_macro_Not_1U_1U_4_142_out1;
    wire  dimc_macro_Not_1U_1U_4_141_out1;
    wire  dimc_macro_Not_1U_1U_4_140_out1;
    wire  dimc_macro_Not_1U_1U_4_139_out1;
    wire  dimc_macro_Not_1U_1U_4_138_out1;
    wire  dimc_macro_Not_1U_1U_4_137_out1;
    wire  dimc_macro_Not_1U_1U_4_136_out1;
    wire  dimc_macro_Not_1U_1U_4_135_out1;
    wire  dimc_macro_Not_1U_1U_4_134_out1;
    wire  dimc_macro_Not_1U_1U_4_133_out1;
    wire  dimc_macro_Not_1U_1U_4_132_out1;
    wire  dimc_macro_Not_1U_1U_4_131_out1;
    wire  dimc_macro_Not_1U_1U_4_130_out1;
    wire  dimc_macro_Not_1U_1U_4_129_out1;
    wire  dimc_macro_Not_1U_1U_4_128_out1;
    wire  dimc_macro_Not_1U_1U_4_127_out1;
    wire  dimc_macro_Not_1U_1U_4_126_out1;
    wire  dimc_macro_Not_1U_1U_4_125_out1;
    wire  dimc_macro_Not_1U_1U_4_124_out1;
    wire  dimc_macro_Not_1U_1U_4_123_out1;
    wire  dimc_macro_Not_1U_1U_4_122_out1;
    wire  dimc_macro_Not_1U_1U_4_121_out1;
    wire  dimc_macro_Not_1U_1U_4_120_out1;
    wire  dimc_macro_Not_1U_1U_4_119_out1;
    wire  dimc_macro_Not_1U_1U_4_118_out1;
    wire  dimc_macro_Not_1U_1U_4_117_out1;
    wire  dimc_macro_Not_1U_1U_4_116_out1;
    wire  dimc_macro_Not_1U_1U_4_115_out1;
    wire  dimc_macro_Not_1U_1U_4_114_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_113_out1;
    wire  dimc_macro_Not_1U_1U_4_112_out1;
    wire  dimc_macro_Not_1U_1U_4_112_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_111_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_110_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_109_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_108_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_107_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_106_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_105_out1;
    wire  dimc_macro_Not_1U_1U_4_104_out1;
    wire  dimc_macro_Not_1U_1U_4_104_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_103_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_103_ctrl1;
    reg  dimc_macro_N_Mux_1_2_42_4_102_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_101_out1;
    wire  dimc_macro_Not_1U_1U_4_100_out1;
    wire  dimc_macro_Not_1U_1U_4_100_in1;
    wire  dimc_macro_Not_1U_1U_4_99_out1;
    wire  dimc_macro_Not_1U_1U_4_99_in1;
    wire  dimc_macro_Not_1U_1U_4_98_out1;
    wire  dimc_macro_Not_1U_1U_4_98_in1;
    wire  dimc_macro_Not_1U_1U_4_97_out1;
    wire  dimc_macro_Not_1U_1U_4_97_in1;
    wire  dimc_macro_Not_1U_1U_4_96_out1;
    wire  dimc_macro_Not_1U_1U_4_96_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_95_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_94_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_93_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_92_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_91_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_90_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_89_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_88_out1;
    wire  dimc_macro_Not_1U_1U_4_87_out1;
    wire  dimc_macro_Not_1U_1U_4_87_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_86_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_86_ctrl1;
    wire  dimc_macro_And_1Ux1U_1U_4_85_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_84_out1;
    wire  dimc_macro_Not_1U_1U_4_83_out1;
    wire  dimc_macro_Not_1U_1U_4_83_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_82_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_82_ctrl1;
    reg  dimc_macro_N_Mux_1_2_42_4_81_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_80_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_79_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_78_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_77_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_76_out1;
    wire  dimc_macro_Not_1U_1U_4_75_out1;
    wire  dimc_macro_Not_1U_1U_4_75_in1;
    wire  dimc_macro_Not_1U_1U_4_74_out1;
    wire  dimc_macro_Not_1U_1U_4_74_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_73_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_73_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_72_out1;
    wire  dimc_macro_Not_1U_1U_4_72_in1;
    wire  dimc_macro_Not_1U_1U_4_71_out1;
    wire  dimc_macro_Not_1U_1U_4_71_in1;
    wire  dimc_macro_Not_1U_1U_4_70_out1;
    wire  dimc_macro_Not_1U_1U_4_70_in1;
    wire  dimc_macro_Not_1U_1U_4_69_out1;
    wire  dimc_macro_Not_1U_1U_4_69_in1;
    wire  dimc_macro_Not_1U_1U_4_68_out1;
    wire  dimc_macro_Not_1U_1U_4_68_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_67_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_67_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_66_out1;
    wire  dimc_macro_Not_1U_1U_4_66_in1;
    wire  dimc_macro_Not_1U_1U_4_65_out1;
    wire  dimc_macro_Not_1U_1U_4_65_in1;
    wire  dimc_macro_Not_1U_1U_4_64_out1;
    wire  dimc_macro_Not_1U_1U_4_64_in1;
    wire  dimc_macro_Not_1U_1U_4_63_out1;
    wire  dimc_macro_Not_1U_1U_4_63_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_62_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_61_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_60_out1;
    wire  dimc_macro_Not_1U_1U_4_59_out1;
    wire  dimc_macro_Not_1U_1U_4_59_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_58_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_57_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_56_out1;
    wire  dimc_macro_Not_1U_1U_4_55_out1;
    wire  dimc_macro_Not_1U_1U_4_55_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_2262_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_2262_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_53_out1;
    wire  dimc_macro_Not_1U_1U_4_53_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_2260_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_2260_ctrl1;
    wire  dimc_macro_And_1Ux1U_1U_4_51_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_50_out1;
    wire  dimc_macro_Not_1U_1U_4_49_out1;
    wire  dimc_macro_Not_1U_1U_4_49_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_48_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_48_ctrl1;
    wire  dimc_macro_And_1Ux1U_1U_4_47_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_46_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_45_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_44_out1;
    wire  dimc_macro_Not_1U_1U_4_43_out1;
    wire  dimc_macro_Not_1U_1U_4_43_in1;
    wire  dimc_macro_Not_1U_1U_4_42_out1;
    wire  dimc_macro_Not_1U_1U_4_42_in1;
    wire  dimc_macro_Not_1U_1U_4_41_out1;
    wire  dimc_macro_Not_1U_1U_4_41_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_40_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_40_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_39_out1;
    wire  dimc_macro_Not_1U_1U_4_39_in1;
    wire  dimc_macro_Not_1U_1U_4_38_out1;
    wire  dimc_macro_Not_1U_1U_4_38_in1;
    wire  dimc_macro_Not_1U_1U_4_37_out1;
    wire  dimc_macro_Not_1U_1U_4_37_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_2244_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_2244_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_35_out1;
    wire  dimc_macro_Not_1U_1U_4_35_in1;
    wire  dimc_macro_Not_1U_1U_4_34_out1;
    wire  dimc_macro_Not_1U_1U_4_34_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_33_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_33_ctrl1;
    reg  dimc_macro_N_Mux_1_2_42_4_32_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_31_out1;
    wire  dimc_macro_Not_1U_1U_4_30_out1;
    wire  dimc_macro_Not_1U_1U_4_30_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_29_out1;
    wire  dimc_macro_Not_1U_1U_4_28_out1;
    wire  dimc_macro_Not_1U_1U_4_28_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_27_out1;
    wire  dimc_macro_Not_1U_1U_4_26_out1;
    wire  dimc_macro_Not_1U_1U_4_26_in1;
    wire  dimc_macro_Not_1U_1U_4_25_out1;
    wire  dimc_macro_Not_1U_1U_4_25_in1;
    wire  dimc_macro_Not_1U_1U_4_24_out1;
    wire  dimc_macro_Not_1U_1U_4_24_in1;
    wire  dimc_macro_Not_1U_1U_4_23_out1;
    wire  dimc_macro_Not_1U_1U_4_23_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_22_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_22_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_21_out1;
    wire  dimc_macro_Not_1U_1U_4_21_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_20_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_20_ctrl1;
    wire  dimc_macro_And_1Ux1U_1U_4_19_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_18_out1;
    wire  dimc_macro_Not_1U_1U_4_17_out1;
    wire  dimc_macro_Not_1U_1U_4_17_in1;
    wire  dimc_macro_Not_1U_1U_4_16_out1;
    wire  dimc_macro_Not_1U_1U_4_16_in1;
    wire  dimc_macro_Not_1U_1U_4_15_out1;
    wire  dimc_macro_Not_1U_1U_4_15_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_14_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_14_ctrl1;
    wire  dimc_macro_And_1Ux1U_1U_4_13_out1;
    reg  dimc_macro_N_Mux_1_2_42_4_12_out1;
    wire  dimc_macro_Not_1U_1U_4_11_out1;
    wire  dimc_macro_Not_1U_1U_4_11_in1;
    wire  dimc_macro_Not_1U_1U_4_10_out1;
    wire  dimc_macro_Not_1U_1U_4_10_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_2217_out1;
    wire  dimc_macro_N_Mux_1_2_43_4_2217_ctrl1;
    wire  dimc_macro_Not_1U_1U_4_8_out1;
    wire  dimc_macro_Not_1U_1U_4_8_in1;
    wire  dimc_macro_Not_1U_1U_4_7_out1;
    wire  dimc_macro_Not_1U_1U_4_7_in1;
    wire  dimc_macro_And_1Ux1U_1U_4_6_out1;
    wire  dimc_macro_Not_1U_1U_4_5_out1;
    wire  dimc_macro_Not_1U_1U_4_5_in1;
    reg  dimc_macro_N_Mux_1_2_43_4_4_out1;
    wire  dimc_macro_Not_1U_1U_4_3_out1;
    wire  dimc_macro_Not_1U_1U_4_3_in1;
    wire  dimc_macro_Not_1U_1U_4_1_out1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1187_out1;
    reg [7:0] macro_array_63_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1188_out1;
    reg [7:0] macro_array_63_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1189_out1;
    reg [7:0] macro_array_63_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1190_out1;
    reg [7:0] macro_array_63_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1191_out1;
    reg [7:0] macro_array_63_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1192_out1;
    reg [7:0] macro_array_63_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1193_out1;
    reg [7:0] macro_array_63_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1194_out1;
    reg [7:0] macro_array_63_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1195_out1;
    reg [7:0] macro_array_63_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1196_out1;
    reg [7:0] macro_array_63_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1197_out1;
    reg [7:0] macro_array_63_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1198_out1;
    reg [7:0] macro_array_63_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1199_out1;
    reg [7:0] macro_array_63_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1200_out1;
    reg [7:0] macro_array_63_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1201_out1;
    reg [7:0] macro_array_63_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1202_out1;
    reg [7:0] macro_array_63_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1203_out1;
    reg [7:0] macro_array_62_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1204_out1;
    reg [7:0] macro_array_62_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1205_out1;
    reg [7:0] macro_array_62_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1206_out1;
    reg [7:0] macro_array_62_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1207_out1;
    reg [7:0] macro_array_62_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1208_out1;
    reg [7:0] macro_array_62_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1209_out1;
    reg [7:0] macro_array_62_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1210_out1;
    reg [7:0] macro_array_62_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1211_out1;
    reg [7:0] macro_array_62_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1212_out1;
    reg [7:0] macro_array_62_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1213_out1;
    reg [7:0] macro_array_62_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1214_out1;
    reg [7:0] macro_array_62_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1215_out1;
    reg [7:0] macro_array_62_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1216_out1;
    reg [7:0] macro_array_62_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1217_out1;
    reg [7:0] macro_array_62_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1218_out1;
    reg [7:0] macro_array_62_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1219_out1;
    reg [7:0] macro_array_61_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1220_out1;
    reg [7:0] macro_array_61_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1221_out1;
    reg [7:0] macro_array_61_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1222_out1;
    reg [7:0] macro_array_61_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1223_out1;
    reg [7:0] macro_array_61_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1224_out1;
    reg [7:0] macro_array_61_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1225_out1;
    reg [7:0] macro_array_61_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1226_out1;
    reg [7:0] macro_array_61_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1227_out1;
    reg [7:0] macro_array_61_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1228_out1;
    reg [7:0] macro_array_61_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1229_out1;
    reg [7:0] macro_array_61_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1230_out1;
    reg [7:0] macro_array_61_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1231_out1;
    reg [7:0] macro_array_61_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1232_out1;
    reg [7:0] macro_array_61_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1233_out1;
    reg [7:0] macro_array_61_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1234_out1;
    reg [7:0] macro_array_61_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1235_out1;
    reg [7:0] macro_array_60_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1236_out1;
    reg [7:0] macro_array_60_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1237_out1;
    reg [7:0] macro_array_60_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1238_out1;
    reg [7:0] macro_array_60_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1239_out1;
    reg [7:0] macro_array_60_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1240_out1;
    reg [7:0] macro_array_60_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1241_out1;
    reg [7:0] macro_array_60_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1242_out1;
    reg [7:0] macro_array_60_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1243_out1;
    reg [7:0] macro_array_60_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1244_out1;
    reg [7:0] macro_array_60_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1245_out1;
    reg [7:0] macro_array_60_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1246_out1;
    reg [7:0] macro_array_60_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1247_out1;
    reg [7:0] macro_array_60_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1248_out1;
    reg [7:0] macro_array_60_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1249_out1;
    reg [7:0] macro_array_60_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1250_out1;
    reg [7:0] macro_array_60_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1251_out1;
    reg [7:0] macro_array_59_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1252_out1;
    reg [7:0] macro_array_59_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1253_out1;
    reg [7:0] macro_array_59_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1254_out1;
    reg [7:0] macro_array_59_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1255_out1;
    reg [7:0] macro_array_59_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1256_out1;
    reg [7:0] macro_array_59_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1257_out1;
    reg [7:0] macro_array_59_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1258_out1;
    reg [7:0] macro_array_59_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1259_out1;
    reg [7:0] macro_array_59_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1260_out1;
    reg [7:0] macro_array_59_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1261_out1;
    reg [7:0] macro_array_59_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1262_out1;
    reg [7:0] macro_array_59_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1263_out1;
    reg [7:0] macro_array_59_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1264_out1;
    reg [7:0] macro_array_59_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1265_out1;
    reg [7:0] macro_array_59_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1266_out1;
    reg [7:0] macro_array_59_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1267_out1;
    reg [7:0] macro_array_58_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1268_out1;
    reg [7:0] macro_array_58_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1269_out1;
    reg [7:0] macro_array_58_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1270_out1;
    reg [7:0] macro_array_58_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1271_out1;
    reg [7:0] macro_array_58_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1272_out1;
    reg [7:0] macro_array_58_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1273_out1;
    reg [7:0] macro_array_58_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1274_out1;
    reg [7:0] macro_array_58_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1275_out1;
    reg [7:0] macro_array_58_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1276_out1;
    reg [7:0] macro_array_58_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1277_out1;
    reg [7:0] macro_array_58_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1278_out1;
    reg [7:0] macro_array_58_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1279_out1;
    reg [7:0] macro_array_58_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1280_out1;
    reg [7:0] macro_array_58_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1281_out1;
    reg [7:0] macro_array_58_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1282_out1;
    reg [7:0] macro_array_58_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1283_out1;
    reg [7:0] macro_array_57_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1284_out1;
    reg [7:0] macro_array_57_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1285_out1;
    reg [7:0] macro_array_57_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1286_out1;
    reg [7:0] macro_array_57_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1287_out1;
    reg [7:0] macro_array_57_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1288_out1;
    reg [7:0] macro_array_57_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1289_out1;
    reg [7:0] macro_array_57_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1290_out1;
    reg [7:0] macro_array_57_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1291_out1;
    reg [7:0] macro_array_57_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1292_out1;
    reg [7:0] macro_array_57_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1293_out1;
    reg [7:0] macro_array_57_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1294_out1;
    reg [7:0] macro_array_57_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1295_out1;
    reg [7:0] macro_array_57_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1296_out1;
    reg [7:0] macro_array_57_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1297_out1;
    reg [7:0] macro_array_57_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1298_out1;
    reg [7:0] macro_array_57_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1299_out1;
    reg [7:0] macro_array_56_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1300_out1;
    reg [7:0] macro_array_56_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1301_out1;
    reg [7:0] macro_array_56_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1302_out1;
    reg [7:0] macro_array_56_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1303_out1;
    reg [7:0] macro_array_56_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1304_out1;
    reg [7:0] macro_array_56_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1305_out1;
    reg [7:0] macro_array_56_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1306_out1;
    reg [7:0] macro_array_56_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1307_out1;
    reg [7:0] macro_array_56_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1308_out1;
    reg [7:0] macro_array_56_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1309_out1;
    reg [7:0] macro_array_56_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1310_out1;
    reg [7:0] macro_array_56_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1311_out1;
    reg [7:0] macro_array_56_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1312_out1;
    reg [7:0] macro_array_56_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1313_out1;
    reg [7:0] macro_array_56_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1314_out1;
    reg [7:0] macro_array_56_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1315_out1;
    reg [7:0] macro_array_55_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1316_out1;
    reg [7:0] macro_array_55_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1317_out1;
    reg [7:0] macro_array_55_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1318_out1;
    reg [7:0] macro_array_55_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1319_out1;
    reg [7:0] macro_array_55_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1320_out1;
    reg [7:0] macro_array_55_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1321_out1;
    reg [7:0] macro_array_55_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1322_out1;
    reg [7:0] macro_array_55_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1323_out1;
    reg [7:0] macro_array_55_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1324_out1;
    reg [7:0] macro_array_55_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1325_out1;
    reg [7:0] macro_array_55_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1326_out1;
    reg [7:0] macro_array_55_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1327_out1;
    reg [7:0] macro_array_55_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1328_out1;
    reg [7:0] macro_array_55_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1329_out1;
    reg [7:0] macro_array_55_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1330_out1;
    reg [7:0] macro_array_55_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1331_out1;
    reg [7:0] macro_array_54_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1332_out1;
    reg [7:0] macro_array_54_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1333_out1;
    reg [7:0] macro_array_54_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1334_out1;
    reg [7:0] macro_array_54_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1335_out1;
    reg [7:0] macro_array_54_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1336_out1;
    reg [7:0] macro_array_54_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1337_out1;
    reg [7:0] macro_array_54_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1338_out1;
    reg [7:0] macro_array_54_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1339_out1;
    reg [7:0] macro_array_54_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1340_out1;
    reg [7:0] macro_array_54_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1341_out1;
    reg [7:0] macro_array_54_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1342_out1;
    reg [7:0] macro_array_54_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1343_out1;
    reg [7:0] macro_array_54_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1344_out1;
    reg [7:0] macro_array_54_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1345_out1;
    reg [7:0] macro_array_54_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1346_out1;
    reg [7:0] macro_array_54_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1347_out1;
    reg [7:0] macro_array_53_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1348_out1;
    reg [7:0] macro_array_53_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1349_out1;
    reg [7:0] macro_array_53_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1350_out1;
    reg [7:0] macro_array_53_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1351_out1;
    reg [7:0] macro_array_53_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1352_out1;
    reg [7:0] macro_array_53_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1353_out1;
    reg [7:0] macro_array_53_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1354_out1;
    reg [7:0] macro_array_53_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1355_out1;
    reg [7:0] macro_array_53_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1356_out1;
    reg [7:0] macro_array_53_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1357_out1;
    reg [7:0] macro_array_53_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1358_out1;
    reg [7:0] macro_array_53_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1359_out1;
    reg [7:0] macro_array_53_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1360_out1;
    reg [7:0] macro_array_53_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1361_out1;
    reg [7:0] macro_array_53_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1362_out1;
    reg [7:0] macro_array_53_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1363_out1;
    reg [7:0] macro_array_52_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1364_out1;
    reg [7:0] macro_array_52_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1365_out1;
    reg [7:0] macro_array_52_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1366_out1;
    reg [7:0] macro_array_52_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1367_out1;
    reg [7:0] macro_array_52_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1368_out1;
    reg [7:0] macro_array_52_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1369_out1;
    reg [7:0] macro_array_52_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1370_out1;
    reg [7:0] macro_array_52_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1371_out1;
    reg [7:0] macro_array_52_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1372_out1;
    reg [7:0] macro_array_52_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1373_out1;
    reg [7:0] macro_array_52_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1374_out1;
    reg [7:0] macro_array_52_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1375_out1;
    reg [7:0] macro_array_52_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1376_out1;
    reg [7:0] macro_array_52_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1377_out1;
    reg [7:0] macro_array_52_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1378_out1;
    reg [7:0] macro_array_52_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1379_out1;
    reg [7:0] macro_array_51_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1380_out1;
    reg [7:0] macro_array_51_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1381_out1;
    reg [7:0] macro_array_51_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1382_out1;
    reg [7:0] macro_array_51_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1383_out1;
    reg [7:0] macro_array_51_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1384_out1;
    reg [7:0] macro_array_51_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1385_out1;
    reg [7:0] macro_array_51_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1386_out1;
    reg [7:0] macro_array_51_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1387_out1;
    reg [7:0] macro_array_51_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1388_out1;
    reg [7:0] macro_array_51_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1389_out1;
    reg [7:0] macro_array_51_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1390_out1;
    reg [7:0] macro_array_51_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1391_out1;
    reg [7:0] macro_array_51_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1392_out1;
    reg [7:0] macro_array_51_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1393_out1;
    reg [7:0] macro_array_51_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1394_out1;
    reg [7:0] macro_array_51_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1395_out1;
    reg [7:0] macro_array_50_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1396_out1;
    reg [7:0] macro_array_50_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1397_out1;
    reg [7:0] macro_array_50_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1398_out1;
    reg [7:0] macro_array_50_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1399_out1;
    reg [7:0] macro_array_50_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1400_out1;
    reg [7:0] macro_array_50_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1401_out1;
    reg [7:0] macro_array_50_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1402_out1;
    reg [7:0] macro_array_50_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1403_out1;
    reg [7:0] macro_array_50_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1404_out1;
    reg [7:0] macro_array_50_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1405_out1;
    reg [7:0] macro_array_50_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1406_out1;
    reg [7:0] macro_array_50_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1407_out1;
    reg [7:0] macro_array_50_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1408_out1;
    reg [7:0] macro_array_50_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1409_out1;
    reg [7:0] macro_array_50_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1410_out1;
    reg [7:0] macro_array_50_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1411_out1;
    reg [7:0] macro_array_49_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1412_out1;
    reg [7:0] macro_array_49_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1413_out1;
    reg [7:0] macro_array_49_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1414_out1;
    reg [7:0] macro_array_49_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1415_out1;
    reg [7:0] macro_array_49_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1416_out1;
    reg [7:0] macro_array_49_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1417_out1;
    reg [7:0] macro_array_49_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1418_out1;
    reg [7:0] macro_array_49_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1419_out1;
    reg [7:0] macro_array_49_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1420_out1;
    reg [7:0] macro_array_49_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1421_out1;
    reg [7:0] macro_array_49_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1422_out1;
    reg [7:0] macro_array_49_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1423_out1;
    reg [7:0] macro_array_49_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1424_out1;
    reg [7:0] macro_array_49_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1425_out1;
    reg [7:0] macro_array_49_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1426_out1;
    reg [7:0] macro_array_49_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1427_out1;
    reg [7:0] macro_array_48_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1428_out1;
    reg [7:0] macro_array_48_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1429_out1;
    reg [7:0] macro_array_48_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1430_out1;
    reg [7:0] macro_array_48_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1431_out1;
    reg [7:0] macro_array_48_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1432_out1;
    reg [7:0] macro_array_48_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1433_out1;
    reg [7:0] macro_array_48_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1434_out1;
    reg [7:0] macro_array_48_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1435_out1;
    reg [7:0] macro_array_48_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1436_out1;
    reg [7:0] macro_array_48_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1437_out1;
    reg [7:0] macro_array_48_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1438_out1;
    reg [7:0] macro_array_48_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1439_out1;
    reg [7:0] macro_array_48_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1440_out1;
    reg [7:0] macro_array_48_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1441_out1;
    reg [7:0] macro_array_48_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1442_out1;
    reg [7:0] macro_array_48_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1443_out1;
    reg [7:0] macro_array_47_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1444_out1;
    reg [7:0] macro_array_47_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1445_out1;
    reg [7:0] macro_array_47_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1446_out1;
    reg [7:0] macro_array_47_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1447_out1;
    reg [7:0] macro_array_47_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1448_out1;
    reg [7:0] macro_array_47_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1449_out1;
    reg [7:0] macro_array_47_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1450_out1;
    reg [7:0] macro_array_47_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1451_out1;
    reg [7:0] macro_array_47_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1452_out1;
    reg [7:0] macro_array_47_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1453_out1;
    reg [7:0] macro_array_47_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1454_out1;
    reg [7:0] macro_array_47_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1455_out1;
    reg [7:0] macro_array_47_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1456_out1;
    reg [7:0] macro_array_47_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1457_out1;
    reg [7:0] macro_array_47_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1458_out1;
    reg [7:0] macro_array_47_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1459_out1;
    reg [7:0] macro_array_46_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1460_out1;
    reg [7:0] macro_array_46_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1461_out1;
    reg [7:0] macro_array_46_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1462_out1;
    reg [7:0] macro_array_46_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1463_out1;
    reg [7:0] macro_array_46_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1464_out1;
    reg [7:0] macro_array_46_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1465_out1;
    reg [7:0] macro_array_46_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1466_out1;
    reg [7:0] macro_array_46_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1467_out1;
    reg [7:0] macro_array_46_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1468_out1;
    reg [7:0] macro_array_46_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1469_out1;
    reg [7:0] macro_array_46_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1470_out1;
    reg [7:0] macro_array_46_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1471_out1;
    reg [7:0] macro_array_46_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1472_out1;
    reg [7:0] macro_array_46_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1473_out1;
    reg [7:0] macro_array_46_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1474_out1;
    reg [7:0] macro_array_46_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1475_out1;
    reg [7:0] macro_array_45_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1476_out1;
    reg [7:0] macro_array_45_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1477_out1;
    reg [7:0] macro_array_45_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1478_out1;
    reg [7:0] macro_array_45_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1479_out1;
    reg [7:0] macro_array_45_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1480_out1;
    reg [7:0] macro_array_45_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1481_out1;
    reg [7:0] macro_array_45_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1482_out1;
    reg [7:0] macro_array_45_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1483_out1;
    reg [7:0] macro_array_45_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1484_out1;
    reg [7:0] macro_array_45_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1485_out1;
    reg [7:0] macro_array_45_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1486_out1;
    reg [7:0] macro_array_45_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1487_out1;
    reg [7:0] macro_array_45_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1488_out1;
    reg [7:0] macro_array_45_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1489_out1;
    reg [7:0] macro_array_45_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1490_out1;
    reg [7:0] macro_array_45_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1491_out1;
    reg [7:0] macro_array_44_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1492_out1;
    reg [7:0] macro_array_44_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1493_out1;
    reg [7:0] macro_array_44_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1494_out1;
    reg [7:0] macro_array_44_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1495_out1;
    reg [7:0] macro_array_44_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1496_out1;
    reg [7:0] macro_array_44_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1497_out1;
    reg [7:0] macro_array_44_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1498_out1;
    reg [7:0] macro_array_44_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1499_out1;
    reg [7:0] macro_array_44_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1500_out1;
    reg [7:0] macro_array_44_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1501_out1;
    reg [7:0] macro_array_44_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1502_out1;
    reg [7:0] macro_array_44_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1503_out1;
    reg [7:0] macro_array_44_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1504_out1;
    reg [7:0] macro_array_44_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1505_out1;
    reg [7:0] macro_array_44_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1506_out1;
    reg [7:0] macro_array_44_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1507_out1;
    reg [7:0] macro_array_43_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1508_out1;
    reg [7:0] macro_array_43_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1509_out1;
    reg [7:0] macro_array_43_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1510_out1;
    reg [7:0] macro_array_43_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1511_out1;
    reg [7:0] macro_array_43_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1512_out1;
    reg [7:0] macro_array_43_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1513_out1;
    reg [7:0] macro_array_43_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1514_out1;
    reg [7:0] macro_array_43_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1515_out1;
    reg [7:0] macro_array_43_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1516_out1;
    reg [7:0] macro_array_43_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1517_out1;
    reg [7:0] macro_array_43_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1518_out1;
    reg [7:0] macro_array_43_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1519_out1;
    reg [7:0] macro_array_43_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1520_out1;
    reg [7:0] macro_array_43_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1521_out1;
    reg [7:0] macro_array_43_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1522_out1;
    reg [7:0] macro_array_43_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1523_out1;
    reg [7:0] macro_array_42_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1524_out1;
    reg [7:0] macro_array_42_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1525_out1;
    reg [7:0] macro_array_42_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1526_out1;
    reg [7:0] macro_array_42_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1527_out1;
    reg [7:0] macro_array_42_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1528_out1;
    reg [7:0] macro_array_42_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1529_out1;
    reg [7:0] macro_array_42_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1530_out1;
    reg [7:0] macro_array_42_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1531_out1;
    reg [7:0] macro_array_42_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1532_out1;
    reg [7:0] macro_array_42_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1533_out1;
    reg [7:0] macro_array_42_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1534_out1;
    reg [7:0] macro_array_42_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1535_out1;
    reg [7:0] macro_array_42_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1536_out1;
    reg [7:0] macro_array_42_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1537_out1;
    reg [7:0] macro_array_42_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1538_out1;
    reg [7:0] macro_array_42_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1539_out1;
    reg [7:0] macro_array_41_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1540_out1;
    reg [7:0] macro_array_41_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1541_out1;
    reg [7:0] macro_array_41_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1542_out1;
    reg [7:0] macro_array_41_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1543_out1;
    reg [7:0] macro_array_41_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1544_out1;
    reg [7:0] macro_array_41_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1545_out1;
    reg [7:0] macro_array_41_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1546_out1;
    reg [7:0] macro_array_41_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1547_out1;
    reg [7:0] macro_array_41_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1548_out1;
    reg [7:0] macro_array_41_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1549_out1;
    reg [7:0] macro_array_41_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1550_out1;
    reg [7:0] macro_array_41_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1551_out1;
    reg [7:0] macro_array_41_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1552_out1;
    reg [7:0] macro_array_41_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1553_out1;
    reg [7:0] macro_array_41_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1554_out1;
    reg [7:0] macro_array_41_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1555_out1;
    reg [7:0] macro_array_40_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1556_out1;
    reg [7:0] macro_array_40_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1557_out1;
    reg [7:0] macro_array_40_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1558_out1;
    reg [7:0] macro_array_40_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1559_out1;
    reg [7:0] macro_array_40_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1560_out1;
    reg [7:0] macro_array_40_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1561_out1;
    reg [7:0] macro_array_40_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1562_out1;
    reg [7:0] macro_array_40_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1563_out1;
    reg [7:0] macro_array_40_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1564_out1;
    reg [7:0] macro_array_40_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1565_out1;
    reg [7:0] macro_array_40_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1566_out1;
    reg [7:0] macro_array_40_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1567_out1;
    reg [7:0] macro_array_40_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1568_out1;
    reg [7:0] macro_array_40_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1569_out1;
    reg [7:0] macro_array_40_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1570_out1;
    reg [7:0] macro_array_40_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1571_out1;
    reg [7:0] macro_array_39_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1572_out1;
    reg [7:0] macro_array_39_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1573_out1;
    reg [7:0] macro_array_39_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1574_out1;
    reg [7:0] macro_array_39_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1575_out1;
    reg [7:0] macro_array_39_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1576_out1;
    reg [7:0] macro_array_39_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1577_out1;
    reg [7:0] macro_array_39_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1578_out1;
    reg [7:0] macro_array_39_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1579_out1;
    reg [7:0] macro_array_39_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1580_out1;
    reg [7:0] macro_array_39_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1581_out1;
    reg [7:0] macro_array_39_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1582_out1;
    reg [7:0] macro_array_39_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1583_out1;
    reg [7:0] macro_array_39_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1584_out1;
    reg [7:0] macro_array_39_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1585_out1;
    reg [7:0] macro_array_39_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1586_out1;
    reg [7:0] macro_array_39_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1587_out1;
    reg [7:0] macro_array_38_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1588_out1;
    reg [7:0] macro_array_38_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1589_out1;
    reg [7:0] macro_array_38_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1590_out1;
    reg [7:0] macro_array_38_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1591_out1;
    reg [7:0] macro_array_38_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1592_out1;
    reg [7:0] macro_array_38_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1593_out1;
    reg [7:0] macro_array_38_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1594_out1;
    reg [7:0] macro_array_38_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1595_out1;
    reg [7:0] macro_array_38_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1596_out1;
    reg [7:0] macro_array_38_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1597_out1;
    reg [7:0] macro_array_38_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1598_out1;
    reg [7:0] macro_array_38_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1599_out1;
    reg [7:0] macro_array_38_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1600_out1;
    reg [7:0] macro_array_38_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1601_out1;
    reg [7:0] macro_array_38_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1602_out1;
    reg [7:0] macro_array_38_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1603_out1;
    reg [7:0] macro_array_37_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1604_out1;
    reg [7:0] macro_array_37_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1605_out1;
    reg [7:0] macro_array_37_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1606_out1;
    reg [7:0] macro_array_37_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1607_out1;
    reg [7:0] macro_array_37_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1608_out1;
    reg [7:0] macro_array_37_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1609_out1;
    reg [7:0] macro_array_37_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1610_out1;
    reg [7:0] macro_array_37_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1611_out1;
    reg [7:0] macro_array_37_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1612_out1;
    reg [7:0] macro_array_37_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1613_out1;
    reg [7:0] macro_array_37_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1614_out1;
    reg [7:0] macro_array_37_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1615_out1;
    reg [7:0] macro_array_37_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1616_out1;
    reg [7:0] macro_array_37_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1617_out1;
    reg [7:0] macro_array_37_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1618_out1;
    reg [7:0] macro_array_37_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1619_out1;
    reg [7:0] macro_array_36_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1620_out1;
    reg [7:0] macro_array_36_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1621_out1;
    reg [7:0] macro_array_36_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1622_out1;
    reg [7:0] macro_array_36_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1623_out1;
    reg [7:0] macro_array_36_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1624_out1;
    reg [7:0] macro_array_36_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1625_out1;
    reg [7:0] macro_array_36_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1626_out1;
    reg [7:0] macro_array_36_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1627_out1;
    reg [7:0] macro_array_36_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1628_out1;
    reg [7:0] macro_array_36_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1629_out1;
    reg [7:0] macro_array_36_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1630_out1;
    reg [7:0] macro_array_36_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1631_out1;
    reg [7:0] macro_array_36_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1632_out1;
    reg [7:0] macro_array_36_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1633_out1;
    reg [7:0] macro_array_36_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1634_out1;
    reg [7:0] macro_array_36_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1635_out1;
    reg [7:0] macro_array_35_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1636_out1;
    reg [7:0] macro_array_35_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1637_out1;
    reg [7:0] macro_array_35_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1638_out1;
    reg [7:0] macro_array_35_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1639_out1;
    reg [7:0] macro_array_35_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1640_out1;
    reg [7:0] macro_array_35_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1641_out1;
    reg [7:0] macro_array_35_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1642_out1;
    reg [7:0] macro_array_35_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1643_out1;
    reg [7:0] macro_array_35_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1644_out1;
    reg [7:0] macro_array_35_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1645_out1;
    reg [7:0] macro_array_35_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1646_out1;
    reg [7:0] macro_array_35_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1647_out1;
    reg [7:0] macro_array_35_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1648_out1;
    reg [7:0] macro_array_35_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1649_out1;
    reg [7:0] macro_array_35_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1650_out1;
    reg [7:0] macro_array_35_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1651_out1;
    reg [7:0] macro_array_34_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1652_out1;
    reg [7:0] macro_array_34_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1653_out1;
    reg [7:0] macro_array_34_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1654_out1;
    reg [7:0] macro_array_34_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1655_out1;
    reg [7:0] macro_array_34_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1656_out1;
    reg [7:0] macro_array_34_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1657_out1;
    reg [7:0] macro_array_34_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1658_out1;
    reg [7:0] macro_array_34_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1659_out1;
    reg [7:0] macro_array_34_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1660_out1;
    reg [7:0] macro_array_34_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1661_out1;
    reg [7:0] macro_array_34_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1662_out1;
    reg [7:0] macro_array_34_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1663_out1;
    reg [7:0] macro_array_34_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1664_out1;
    reg [7:0] macro_array_34_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1665_out1;
    reg [7:0] macro_array_34_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1666_out1;
    reg [7:0] macro_array_34_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1667_out1;
    reg [7:0] macro_array_33_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1668_out1;
    reg [7:0] macro_array_33_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1669_out1;
    reg [7:0] macro_array_33_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1670_out1;
    reg [7:0] macro_array_33_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1671_out1;
    reg [7:0] macro_array_33_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1672_out1;
    reg [7:0] macro_array_33_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1673_out1;
    reg [7:0] macro_array_33_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1674_out1;
    reg [7:0] macro_array_33_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1675_out1;
    reg [7:0] macro_array_33_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1676_out1;
    reg [7:0] macro_array_33_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1677_out1;
    reg [7:0] macro_array_33_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1678_out1;
    reg [7:0] macro_array_33_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1679_out1;
    reg [7:0] macro_array_33_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1680_out1;
    reg [7:0] macro_array_33_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1681_out1;
    reg [7:0] macro_array_33_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1682_out1;
    reg [7:0] macro_array_33_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1683_out1;
    reg [7:0] macro_array_32_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1684_out1;
    reg [7:0] macro_array_32_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1685_out1;
    reg [7:0] macro_array_32_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1686_out1;
    reg [7:0] macro_array_32_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1687_out1;
    reg [7:0] macro_array_32_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1688_out1;
    reg [7:0] macro_array_32_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1689_out1;
    reg [7:0] macro_array_32_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1690_out1;
    reg [7:0] macro_array_32_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1691_out1;
    reg [7:0] macro_array_32_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1692_out1;
    reg [7:0] macro_array_32_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1693_out1;
    reg [7:0] macro_array_32_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1694_out1;
    reg [7:0] macro_array_32_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1695_out1;
    reg [7:0] macro_array_32_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1696_out1;
    reg [7:0] macro_array_32_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1697_out1;
    reg [7:0] macro_array_32_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1698_out1;
    reg [7:0] macro_array_32_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1699_out1;
    reg [7:0] macro_array_31_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1700_out1;
    reg [7:0] macro_array_31_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1701_out1;
    reg [7:0] macro_array_31_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1702_out1;
    reg [7:0] macro_array_31_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1703_out1;
    reg [7:0] macro_array_31_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1704_out1;
    reg [7:0] macro_array_31_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1705_out1;
    reg [7:0] macro_array_31_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1706_out1;
    reg [7:0] macro_array_31_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1707_out1;
    reg [7:0] macro_array_31_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1708_out1;
    reg [7:0] macro_array_31_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1709_out1;
    reg [7:0] macro_array_31_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1710_out1;
    reg [7:0] macro_array_31_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1711_out1;
    reg [7:0] macro_array_31_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1712_out1;
    reg [7:0] macro_array_31_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1713_out1;
    reg [7:0] macro_array_31_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1714_out1;
    reg [7:0] macro_array_31_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1715_out1;
    reg [7:0] macro_array_30_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1716_out1;
    reg [7:0] macro_array_30_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1717_out1;
    reg [7:0] macro_array_30_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1718_out1;
    reg [7:0] macro_array_30_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1719_out1;
    reg [7:0] macro_array_30_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1720_out1;
    reg [7:0] macro_array_30_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1721_out1;
    reg [7:0] macro_array_30_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1722_out1;
    reg [7:0] macro_array_30_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1723_out1;
    reg [7:0] macro_array_30_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1724_out1;
    reg [7:0] macro_array_30_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1725_out1;
    reg [7:0] macro_array_30_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1726_out1;
    reg [7:0] macro_array_30_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1727_out1;
    reg [7:0] macro_array_30_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1728_out1;
    reg [7:0] macro_array_30_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1729_out1;
    reg [7:0] macro_array_30_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1730_out1;
    reg [7:0] macro_array_30_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1731_out1;
    reg [7:0] macro_array_29_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1732_out1;
    reg [7:0] macro_array_29_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1733_out1;
    reg [7:0] macro_array_29_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1734_out1;
    reg [7:0] macro_array_29_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1735_out1;
    reg [7:0] macro_array_29_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1736_out1;
    reg [7:0] macro_array_29_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1737_out1;
    reg [7:0] macro_array_29_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1738_out1;
    reg [7:0] macro_array_29_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1739_out1;
    reg [7:0] macro_array_29_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1740_out1;
    reg [7:0] macro_array_29_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1741_out1;
    reg [7:0] macro_array_29_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1742_out1;
    reg [7:0] macro_array_29_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1743_out1;
    reg [7:0] macro_array_29_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1744_out1;
    reg [7:0] macro_array_29_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1745_out1;
    reg [7:0] macro_array_29_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1746_out1;
    reg [7:0] macro_array_29_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1747_out1;
    reg [7:0] macro_array_28_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1748_out1;
    reg [7:0] macro_array_28_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1749_out1;
    reg [7:0] macro_array_28_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1750_out1;
    reg [7:0] macro_array_28_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1751_out1;
    reg [7:0] macro_array_28_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1752_out1;
    reg [7:0] macro_array_28_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1753_out1;
    reg [7:0] macro_array_28_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1754_out1;
    reg [7:0] macro_array_28_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1755_out1;
    reg [7:0] macro_array_28_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1756_out1;
    reg [7:0] macro_array_28_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1757_out1;
    reg [7:0] macro_array_28_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1758_out1;
    reg [7:0] macro_array_28_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1759_out1;
    reg [7:0] macro_array_28_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1760_out1;
    reg [7:0] macro_array_28_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1761_out1;
    reg [7:0] macro_array_28_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1762_out1;
    reg [7:0] macro_array_28_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1763_out1;
    reg [7:0] macro_array_27_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1764_out1;
    reg [7:0] macro_array_27_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1765_out1;
    reg [7:0] macro_array_27_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1766_out1;
    reg [7:0] macro_array_27_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1767_out1;
    reg [7:0] macro_array_27_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1768_out1;
    reg [7:0] macro_array_27_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1769_out1;
    reg [7:0] macro_array_27_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1770_out1;
    reg [7:0] macro_array_27_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1771_out1;
    reg [7:0] macro_array_27_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1772_out1;
    reg [7:0] macro_array_27_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1773_out1;
    reg [7:0] macro_array_27_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1774_out1;
    reg [7:0] macro_array_27_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1775_out1;
    reg [7:0] macro_array_27_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1776_out1;
    reg [7:0] macro_array_27_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1777_out1;
    reg [7:0] macro_array_27_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1778_out1;
    reg [7:0] macro_array_27_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1779_out1;
    reg [7:0] macro_array_26_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1780_out1;
    reg [7:0] macro_array_26_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1781_out1;
    reg [7:0] macro_array_26_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1782_out1;
    reg [7:0] macro_array_26_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1783_out1;
    reg [7:0] macro_array_26_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1784_out1;
    reg [7:0] macro_array_26_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1785_out1;
    reg [7:0] macro_array_26_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1786_out1;
    reg [7:0] macro_array_26_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1787_out1;
    reg [7:0] macro_array_26_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1788_out1;
    reg [7:0] macro_array_26_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1789_out1;
    reg [7:0] macro_array_26_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1790_out1;
    reg [7:0] macro_array_26_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1791_out1;
    reg [7:0] macro_array_26_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1792_out1;
    reg [7:0] macro_array_26_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1793_out1;
    reg [7:0] macro_array_26_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1794_out1;
    reg [7:0] macro_array_26_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1795_out1;
    reg [7:0] macro_array_25_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1796_out1;
    reg [7:0] macro_array_25_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1797_out1;
    reg [7:0] macro_array_25_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1798_out1;
    reg [7:0] macro_array_25_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1799_out1;
    reg [7:0] macro_array_25_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1800_out1;
    reg [7:0] macro_array_25_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1801_out1;
    reg [7:0] macro_array_25_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1802_out1;
    reg [7:0] macro_array_25_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1803_out1;
    reg [7:0] macro_array_25_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1804_out1;
    reg [7:0] macro_array_25_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1805_out1;
    reg [7:0] macro_array_25_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1806_out1;
    reg [7:0] macro_array_25_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1807_out1;
    reg [7:0] macro_array_25_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1808_out1;
    reg [7:0] macro_array_25_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1809_out1;
    reg [7:0] macro_array_25_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1810_out1;
    reg [7:0] macro_array_25_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1811_out1;
    reg [7:0] macro_array_24_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1812_out1;
    reg [7:0] macro_array_24_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1813_out1;
    reg [7:0] macro_array_24_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1814_out1;
    reg [7:0] macro_array_24_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1815_out1;
    reg [7:0] macro_array_24_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1816_out1;
    reg [7:0] macro_array_24_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1817_out1;
    reg [7:0] macro_array_24_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1818_out1;
    reg [7:0] macro_array_24_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1819_out1;
    reg [7:0] macro_array_24_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1820_out1;
    reg [7:0] macro_array_24_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1821_out1;
    reg [7:0] macro_array_24_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1822_out1;
    reg [7:0] macro_array_24_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1823_out1;
    reg [7:0] macro_array_24_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1824_out1;
    reg [7:0] macro_array_24_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1825_out1;
    reg [7:0] macro_array_24_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1826_out1;
    reg [7:0] macro_array_24_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1827_out1;
    reg [7:0] macro_array_23_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1828_out1;
    reg [7:0] macro_array_23_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1829_out1;
    reg [7:0] macro_array_23_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1830_out1;
    reg [7:0] macro_array_23_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1831_out1;
    reg [7:0] macro_array_23_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1832_out1;
    reg [7:0] macro_array_23_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1833_out1;
    reg [7:0] macro_array_23_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1834_out1;
    reg [7:0] macro_array_23_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1835_out1;
    reg [7:0] macro_array_23_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1836_out1;
    reg [7:0] macro_array_23_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1837_out1;
    reg [7:0] macro_array_23_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1838_out1;
    reg [7:0] macro_array_23_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1839_out1;
    reg [7:0] macro_array_23_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1840_out1;
    reg [7:0] macro_array_23_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1841_out1;
    reg [7:0] macro_array_23_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1842_out1;
    reg [7:0] macro_array_23_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1843_out1;
    reg [7:0] macro_array_22_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1844_out1;
    reg [7:0] macro_array_22_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1845_out1;
    reg [7:0] macro_array_22_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1846_out1;
    reg [7:0] macro_array_22_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1847_out1;
    reg [7:0] macro_array_22_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1848_out1;
    reg [7:0] macro_array_22_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1849_out1;
    reg [7:0] macro_array_22_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1850_out1;
    reg [7:0] macro_array_22_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1851_out1;
    reg [7:0] macro_array_22_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1852_out1;
    reg [7:0] macro_array_22_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1853_out1;
    reg [7:0] macro_array_22_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1854_out1;
    reg [7:0] macro_array_22_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1855_out1;
    reg [7:0] macro_array_22_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1856_out1;
    reg [7:0] macro_array_22_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1857_out1;
    reg [7:0] macro_array_22_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1858_out1;
    reg [7:0] macro_array_22_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1859_out1;
    reg [7:0] macro_array_21_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1860_out1;
    reg [7:0] macro_array_21_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1861_out1;
    reg [7:0] macro_array_21_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1862_out1;
    reg [7:0] macro_array_21_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1863_out1;
    reg [7:0] macro_array_21_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1864_out1;
    reg [7:0] macro_array_21_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1865_out1;
    reg [7:0] macro_array_21_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1866_out1;
    reg [7:0] macro_array_21_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1867_out1;
    reg [7:0] macro_array_21_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1868_out1;
    reg [7:0] macro_array_21_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1869_out1;
    reg [7:0] macro_array_21_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1870_out1;
    reg [7:0] macro_array_21_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1871_out1;
    reg [7:0] macro_array_21_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1872_out1;
    reg [7:0] macro_array_21_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1873_out1;
    reg [7:0] macro_array_21_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1874_out1;
    reg [7:0] macro_array_21_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1875_out1;
    reg [7:0] macro_array_20_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1876_out1;
    reg [7:0] macro_array_20_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1877_out1;
    reg [7:0] macro_array_20_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1878_out1;
    reg [7:0] macro_array_20_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1879_out1;
    reg [7:0] macro_array_20_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1880_out1;
    reg [7:0] macro_array_20_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1881_out1;
    reg [7:0] macro_array_20_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1882_out1;
    reg [7:0] macro_array_20_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1883_out1;
    reg [7:0] macro_array_20_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1884_out1;
    reg [7:0] macro_array_20_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1885_out1;
    reg [7:0] macro_array_20_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1886_out1;
    reg [7:0] macro_array_20_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1887_out1;
    reg [7:0] macro_array_20_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1888_out1;
    reg [7:0] macro_array_20_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1889_out1;
    reg [7:0] macro_array_20_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1890_out1;
    reg [7:0] macro_array_20_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1891_out1;
    reg [7:0] macro_array_19_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1892_out1;
    reg [7:0] macro_array_19_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1893_out1;
    reg [7:0] macro_array_19_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1894_out1;
    reg [7:0] macro_array_19_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1895_out1;
    reg [7:0] macro_array_19_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1896_out1;
    reg [7:0] macro_array_19_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1897_out1;
    reg [7:0] macro_array_19_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1898_out1;
    reg [7:0] macro_array_19_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1899_out1;
    reg [7:0] macro_array_19_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1900_out1;
    reg [7:0] macro_array_19_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1901_out1;
    reg [7:0] macro_array_19_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1902_out1;
    reg [7:0] macro_array_19_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1903_out1;
    reg [7:0] macro_array_19_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1904_out1;
    reg [7:0] macro_array_19_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1905_out1;
    reg [7:0] macro_array_19_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1906_out1;
    reg [7:0] macro_array_19_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1907_out1;
    reg [7:0] macro_array_18_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1908_out1;
    reg [7:0] macro_array_18_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1909_out1;
    reg [7:0] macro_array_18_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1910_out1;
    reg [7:0] macro_array_18_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1911_out1;
    reg [7:0] macro_array_18_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1912_out1;
    reg [7:0] macro_array_18_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1913_out1;
    reg [7:0] macro_array_18_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1914_out1;
    reg [7:0] macro_array_18_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1915_out1;
    reg [7:0] macro_array_18_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1916_out1;
    reg [7:0] macro_array_18_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1917_out1;
    reg [7:0] macro_array_18_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1918_out1;
    reg [7:0] macro_array_18_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1919_out1;
    reg [7:0] macro_array_18_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1920_out1;
    reg [7:0] macro_array_18_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1921_out1;
    reg [7:0] macro_array_18_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1922_out1;
    reg [7:0] macro_array_18_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1923_out1;
    reg [7:0] macro_array_17_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1924_out1;
    reg [7:0] macro_array_17_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1925_out1;
    reg [7:0] macro_array_17_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1926_out1;
    reg [7:0] macro_array_17_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1927_out1;
    reg [7:0] macro_array_17_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1928_out1;
    reg [7:0] macro_array_17_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1929_out1;
    reg [7:0] macro_array_17_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1930_out1;
    reg [7:0] macro_array_17_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1931_out1;
    reg [7:0] macro_array_17_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1932_out1;
    reg [7:0] macro_array_17_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1933_out1;
    reg [7:0] macro_array_17_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1934_out1;
    reg [7:0] macro_array_17_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1935_out1;
    reg [7:0] macro_array_17_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1936_out1;
    reg [7:0] macro_array_17_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1937_out1;
    reg [7:0] macro_array_17_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1938_out1;
    reg [7:0] macro_array_17_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1939_out1;
    reg [7:0] macro_array_16_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1940_out1;
    reg [7:0] macro_array_16_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1941_out1;
    reg [7:0] macro_array_16_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1942_out1;
    reg [7:0] macro_array_16_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1943_out1;
    reg [7:0] macro_array_16_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1944_out1;
    reg [7:0] macro_array_16_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1945_out1;
    reg [7:0] macro_array_16_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1946_out1;
    reg [7:0] macro_array_16_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1947_out1;
    reg [7:0] macro_array_16_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1948_out1;
    reg [7:0] macro_array_16_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1949_out1;
    reg [7:0] macro_array_16_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1950_out1;
    reg [7:0] macro_array_16_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1951_out1;
    reg [7:0] macro_array_16_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1952_out1;
    reg [7:0] macro_array_16_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1953_out1;
    reg [7:0] macro_array_16_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1954_out1;
    reg [7:0] macro_array_16_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1955_out1;
    reg [7:0] macro_array_15_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1956_out1;
    reg [7:0] macro_array_15_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1957_out1;
    reg [7:0] macro_array_15_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1958_out1;
    reg [7:0] macro_array_15_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1959_out1;
    reg [7:0] macro_array_15_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1960_out1;
    reg [7:0] macro_array_15_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1961_out1;
    reg [7:0] macro_array_15_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1962_out1;
    reg [7:0] macro_array_15_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1963_out1;
    reg [7:0] macro_array_15_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1964_out1;
    reg [7:0] macro_array_15_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1965_out1;
    reg [7:0] macro_array_15_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1966_out1;
    reg [7:0] macro_array_15_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1967_out1;
    reg [7:0] macro_array_15_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1968_out1;
    reg [7:0] macro_array_15_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1969_out1;
    reg [7:0] macro_array_15_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1970_out1;
    reg [7:0] macro_array_15_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1971_out1;
    reg [7:0] macro_array_14_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1972_out1;
    reg [7:0] macro_array_14_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1973_out1;
    reg [7:0] macro_array_14_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1974_out1;
    reg [7:0] macro_array_14_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1975_out1;
    reg [7:0] macro_array_14_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1976_out1;
    reg [7:0] macro_array_14_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1977_out1;
    reg [7:0] macro_array_14_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1978_out1;
    reg [7:0] macro_array_14_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1979_out1;
    reg [7:0] macro_array_14_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1980_out1;
    reg [7:0] macro_array_14_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1981_out1;
    reg [7:0] macro_array_14_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1982_out1;
    reg [7:0] macro_array_14_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1983_out1;
    reg [7:0] macro_array_14_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1984_out1;
    reg [7:0] macro_array_14_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1985_out1;
    reg [7:0] macro_array_14_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1986_out1;
    reg [7:0] macro_array_14_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1987_out1;
    reg [7:0] macro_array_13_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1988_out1;
    reg [7:0] macro_array_13_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1989_out1;
    reg [7:0] macro_array_13_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1990_out1;
    reg [7:0] macro_array_13_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1991_out1;
    reg [7:0] macro_array_13_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1992_out1;
    reg [7:0] macro_array_13_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1993_out1;
    reg [7:0] macro_array_13_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1994_out1;
    reg [7:0] macro_array_13_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1995_out1;
    reg [7:0] macro_array_13_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1996_out1;
    reg [7:0] macro_array_13_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1997_out1;
    reg [7:0] macro_array_13_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1998_out1;
    reg [7:0] macro_array_13_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_1999_out1;
    reg [7:0] macro_array_13_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2000_out1;
    reg [7:0] macro_array_13_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2001_out1;
    reg [7:0] macro_array_13_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2002_out1;
    reg [7:0] macro_array_13_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2003_out1;
    reg [7:0] macro_array_12_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2004_out1;
    reg [7:0] macro_array_12_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2005_out1;
    reg [7:0] macro_array_12_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2006_out1;
    reg [7:0] macro_array_12_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2007_out1;
    reg [7:0] macro_array_12_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2008_out1;
    reg [7:0] macro_array_12_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2009_out1;
    reg [7:0] macro_array_12_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2010_out1;
    reg [7:0] macro_array_12_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2011_out1;
    reg [7:0] macro_array_12_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2012_out1;
    reg [7:0] macro_array_12_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2013_out1;
    reg [7:0] macro_array_12_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2014_out1;
    reg [7:0] macro_array_12_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2015_out1;
    reg [7:0] macro_array_12_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2016_out1;
    reg [7:0] macro_array_12_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2017_out1;
    reg [7:0] macro_array_12_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2018_out1;
    reg [7:0] macro_array_12_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2019_out1;
    reg [7:0] macro_array_11_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2020_out1;
    reg [7:0] macro_array_11_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2021_out1;
    reg [7:0] macro_array_11_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2022_out1;
    reg [7:0] macro_array_11_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2023_out1;
    reg [7:0] macro_array_11_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2024_out1;
    reg [7:0] macro_array_11_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2025_out1;
    reg [7:0] macro_array_11_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2026_out1;
    reg [7:0] macro_array_11_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2027_out1;
    reg [7:0] macro_array_11_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2028_out1;
    reg [7:0] macro_array_11_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2029_out1;
    reg [7:0] macro_array_11_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2030_out1;
    reg [7:0] macro_array_11_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2031_out1;
    reg [7:0] macro_array_11_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2032_out1;
    reg [7:0] macro_array_11_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2033_out1;
    reg [7:0] macro_array_11_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2034_out1;
    reg [7:0] macro_array_11_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2035_out1;
    reg [7:0] macro_array_10_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2036_out1;
    reg [7:0] macro_array_10_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2037_out1;
    reg [7:0] macro_array_10_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2038_out1;
    reg [7:0] macro_array_10_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2039_out1;
    reg [7:0] macro_array_10_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2040_out1;
    reg [7:0] macro_array_10_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2041_out1;
    reg [7:0] macro_array_10_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2042_out1;
    reg [7:0] macro_array_10_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2043_out1;
    reg [7:0] macro_array_10_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2044_out1;
    reg [7:0] macro_array_10_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2045_out1;
    reg [7:0] macro_array_10_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2046_out1;
    reg [7:0] macro_array_10_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2047_out1;
    reg [7:0] macro_array_10_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2048_out1;
    reg [7:0] macro_array_10_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2049_out1;
    reg [7:0] macro_array_10_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2050_out1;
    reg [7:0] macro_array_10_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2051_out1;
    reg [7:0] macro_array_9_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2052_out1;
    reg [7:0] macro_array_9_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2053_out1;
    reg [7:0] macro_array_9_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2054_out1;
    reg [7:0] macro_array_9_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2055_out1;
    reg [7:0] macro_array_9_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2056_out1;
    reg [7:0] macro_array_9_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2057_out1;
    reg [7:0] macro_array_9_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2058_out1;
    reg [7:0] macro_array_9_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2059_out1;
    reg [7:0] macro_array_9_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2060_out1;
    reg [7:0] macro_array_9_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2061_out1;
    reg [7:0] macro_array_9_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2062_out1;
    reg [7:0] macro_array_9_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2063_out1;
    reg [7:0] macro_array_9_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2064_out1;
    reg [7:0] macro_array_9_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2065_out1;
    reg [7:0] macro_array_9_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2066_out1;
    reg [7:0] macro_array_9_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2067_out1;
    reg [7:0] macro_array_8_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2068_out1;
    reg [7:0] macro_array_8_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2069_out1;
    reg [7:0] macro_array_8_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2070_out1;
    reg [7:0] macro_array_8_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2071_out1;
    reg [7:0] macro_array_8_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2072_out1;
    reg [7:0] macro_array_8_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2073_out1;
    reg [7:0] macro_array_8_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2074_out1;
    reg [7:0] macro_array_8_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2075_out1;
    reg [7:0] macro_array_8_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2076_out1;
    reg [7:0] macro_array_8_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2077_out1;
    reg [7:0] macro_array_8_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2078_out1;
    reg [7:0] macro_array_8_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2079_out1;
    reg [7:0] macro_array_8_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2080_out1;
    reg [7:0] macro_array_8_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2081_out1;
    reg [7:0] macro_array_8_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2082_out1;
    reg [7:0] macro_array_8_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2083_out1;
    reg [7:0] macro_array_7_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2084_out1;
    reg [7:0] macro_array_7_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2085_out1;
    reg [7:0] macro_array_7_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2086_out1;
    reg [7:0] macro_array_7_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2087_out1;
    reg [7:0] macro_array_7_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2088_out1;
    reg [7:0] macro_array_7_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2089_out1;
    reg [7:0] macro_array_7_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2090_out1;
    reg [7:0] macro_array_7_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2091_out1;
    reg [7:0] macro_array_7_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2092_out1;
    reg [7:0] macro_array_7_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2093_out1;
    reg [7:0] macro_array_7_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2094_out1;
    reg [7:0] macro_array_7_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2095_out1;
    reg [7:0] macro_array_7_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2096_out1;
    reg [7:0] macro_array_7_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2097_out1;
    reg [7:0] macro_array_7_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2098_out1;
    reg [7:0] macro_array_7_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2099_out1;
    reg [7:0] macro_array_6_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2100_out1;
    reg [7:0] macro_array_6_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2101_out1;
    reg [7:0] macro_array_6_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2102_out1;
    reg [7:0] macro_array_6_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2103_out1;
    reg [7:0] macro_array_6_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2104_out1;
    reg [7:0] macro_array_6_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2105_out1;
    reg [7:0] macro_array_6_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2106_out1;
    reg [7:0] macro_array_6_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2107_out1;
    reg [7:0] macro_array_6_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2108_out1;
    reg [7:0] macro_array_6_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2109_out1;
    reg [7:0] macro_array_6_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2110_out1;
    reg [7:0] macro_array_6_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2111_out1;
    reg [7:0] macro_array_6_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2112_out1;
    reg [7:0] macro_array_6_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2113_out1;
    reg [7:0] macro_array_6_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2114_out1;
    reg [7:0] macro_array_6_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2115_out1;
    reg [7:0] macro_array_5_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2116_out1;
    reg [7:0] macro_array_5_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2117_out1;
    reg [7:0] macro_array_5_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2118_out1;
    reg [7:0] macro_array_5_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2119_out1;
    reg [7:0] macro_array_5_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2120_out1;
    reg [7:0] macro_array_5_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2121_out1;
    reg [7:0] macro_array_5_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2122_out1;
    reg [7:0] macro_array_5_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2123_out1;
    reg [7:0] macro_array_5_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2124_out1;
    reg [7:0] macro_array_5_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2125_out1;
    reg [7:0] macro_array_5_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2126_out1;
    reg [7:0] macro_array_5_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2127_out1;
    reg [7:0] macro_array_5_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2128_out1;
    reg [7:0] macro_array_5_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2129_out1;
    reg [7:0] macro_array_5_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2130_out1;
    reg [7:0] macro_array_5_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2131_out1;
    reg [7:0] macro_array_4_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2132_out1;
    reg [7:0] macro_array_4_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2133_out1;
    reg [7:0] macro_array_4_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2134_out1;
    reg [7:0] macro_array_4_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2135_out1;
    reg [7:0] macro_array_4_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2136_out1;
    reg [7:0] macro_array_4_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2137_out1;
    reg [7:0] macro_array_4_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2138_out1;
    reg [7:0] macro_array_4_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2139_out1;
    reg [7:0] macro_array_4_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2140_out1;
    reg [7:0] macro_array_4_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2141_out1;
    reg [7:0] macro_array_4_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2142_out1;
    reg [7:0] macro_array_4_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2143_out1;
    reg [7:0] macro_array_4_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2144_out1;
    reg [7:0] macro_array_4_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2145_out1;
    reg [7:0] macro_array_4_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2146_out1;
    reg [7:0] macro_array_4_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2147_out1;
    reg [7:0] macro_array_3_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2148_out1;
    reg [7:0] macro_array_3_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2149_out1;
    reg [7:0] macro_array_3_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2150_out1;
    reg [7:0] macro_array_3_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2151_out1;
    reg [7:0] macro_array_3_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2152_out1;
    reg [7:0] macro_array_3_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2153_out1;
    reg [7:0] macro_array_3_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2154_out1;
    reg [7:0] macro_array_3_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2155_out1;
    reg [7:0] macro_array_3_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2156_out1;
    reg [7:0] macro_array_3_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2157_out1;
    reg [7:0] macro_array_3_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2158_out1;
    reg [7:0] macro_array_3_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2159_out1;
    reg [7:0] macro_array_3_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2160_out1;
    reg [7:0] macro_array_3_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2161_out1;
    reg [7:0] macro_array_3_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2162_out1;
    reg [7:0] macro_array_3_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2163_out1;
    reg [7:0] macro_array_2_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2164_out1;
    reg [7:0] macro_array_2_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2165_out1;
    reg [7:0] macro_array_2_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2166_out1;
    reg [7:0] macro_array_2_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2167_out1;
    reg [7:0] macro_array_2_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2168_out1;
    reg [7:0] macro_array_2_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2169_out1;
    reg [7:0] macro_array_2_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2170_out1;
    reg [7:0] macro_array_2_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2171_out1;
    reg [7:0] macro_array_2_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2172_out1;
    reg [7:0] macro_array_2_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2173_out1;
    reg [7:0] macro_array_2_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2174_out1;
    reg [7:0] macro_array_2_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2175_out1;
    reg [7:0] macro_array_2_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2176_out1;
    reg [7:0] macro_array_2_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2177_out1;
    reg [7:0] macro_array_2_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2178_out1;
    reg [7:0] macro_array_2_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2179_out1;
    reg [7:0] macro_array_1_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2180_out1;
    reg [7:0] macro_array_1_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2181_out1;
    reg [7:0] macro_array_1_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2182_out1;
    reg [7:0] macro_array_1_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2183_out1;
    reg [7:0] macro_array_1_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2184_out1;
    reg [7:0] macro_array_1_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2185_out1;
    reg [7:0] macro_array_1_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2186_out1;
    reg [7:0] macro_array_1_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2187_out1;
    reg [7:0] macro_array_1_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2188_out1;
    reg [7:0] macro_array_1_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2189_out1;
    reg [7:0] macro_array_1_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2190_out1;
    reg [7:0] macro_array_1_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2191_out1;
    reg [7:0] macro_array_1_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2192_out1;
    reg [7:0] macro_array_1_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2193_out1;
    reg [7:0] macro_array_1_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2194_out1;
    reg [7:0] macro_array_1_0;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2195_out1;
    reg [7:0] macro_array_0_15;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2196_out1;
    reg [7:0] macro_array_0_14;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2197_out1;
    reg [7:0] macro_array_0_13;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2198_out1;
    reg [7:0] macro_array_0_12;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2199_out1;
    reg [7:0] macro_array_0_11;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2200_out1;
    reg [7:0] macro_array_0_10;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2201_out1;
    reg [7:0] macro_array_0_9;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2202_out1;
    reg [7:0] macro_array_0_8;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2203_out1;
    reg [7:0] macro_array_0_7;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2204_out1;
    reg [7:0] macro_array_0_6;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2205_out1;
    reg [7:0] macro_array_0_5;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2206_out1;
    reg [7:0] macro_array_0_4;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2207_out1;
    reg [7:0] macro_array_0_3;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2208_out1;
    reg [7:0] macro_array_0_2;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2209_out1;
    reg [7:0] macro_array_0_1;
    reg [7:0] dimc_macro_N_Mux_8_2_28_4_2210_out1;
    wire  dimc_macro_And_1Ux1U_1U_4_2_out1;
    reg [7:0] macro_array_0_0;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2403_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2404_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2405_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2406_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2407_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2408_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2409_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2410_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2411_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2412_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2413_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2414_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2415_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2416_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2417_out1;
    wire [11:0] dimc_macro_Mul_8Ux4U_12U_4_2418_out1;
    reg [2:0] global_state;

    
    // rtl_process:dimc_macro/drive_S15
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S15
    // at: dimc_detail_model.cc:122:21
    
    always @(posedge clk or negedge rst)
      begin : drive_S15
        if (rst == 1'b0) 
          begin
            S15 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7707
                  // at: dimc_detail_model.cc:122:21
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:122:21
                  S15 <= dimc_macro_Mul_8Ux4U_12U_4_2418_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S14
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S14
    // at: dimc_detail_model.cc:121:21
    
    always @(posedge clk or negedge rst)
      begin : drive_S14
        if (rst == 1'b0) 
          begin
            S14 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7704
                  // at: dimc_detail_model.cc:121:21
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:121:21
                  S14 <= dimc_macro_Mul_8Ux4U_12U_4_2417_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S13
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S13
    // at: dimc_detail_model.cc:120:21
    
    always @(posedge clk or negedge rst)
      begin : drive_S13
        if (rst == 1'b0) 
          begin
            S13 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7701
                  // at: dimc_detail_model.cc:120:21
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:120:21
                  S13 <= dimc_macro_Mul_8Ux4U_12U_4_2416_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S12
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S12
    // at: dimc_detail_model.cc:119:21
    
    always @(posedge clk or negedge rst)
      begin : drive_S12
        if (rst == 1'b0) 
          begin
            S12 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7698
                  // at: dimc_detail_model.cc:119:21
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:119:21
                  S12 <= dimc_macro_Mul_8Ux4U_12U_4_2415_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S11
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S11
    // at: dimc_detail_model.cc:118:21
    
    always @(posedge clk or negedge rst)
      begin : drive_S11
        if (rst == 1'b0) 
          begin
            S11 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7695
                  // at: dimc_detail_model.cc:118:21
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:118:21
                  S11 <= dimc_macro_Mul_8Ux4U_12U_4_2414_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S10
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S10
    // at: dimc_detail_model.cc:117:21
    
    always @(posedge clk or negedge rst)
      begin : drive_S10
        if (rst == 1'b0) 
          begin
            S10 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7692
                  // at: dimc_detail_model.cc:117:21
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:117:21
                  S10 <= dimc_macro_Mul_8Ux4U_12U_4_2413_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S9
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S9
    // at: dimc_detail_model.cc:116:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S9
        if (rst == 1'b0) 
          begin
            S9 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7689
                  // at: dimc_detail_model.cc:116:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:116:20
                  S9 <= dimc_macro_Mul_8Ux4U_12U_4_2412_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S8
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S8
    // at: dimc_detail_model.cc:115:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S8
        if (rst == 1'b0) 
          begin
            S8 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7686
                  // at: dimc_detail_model.cc:115:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:115:20
                  S8 <= dimc_macro_Mul_8Ux4U_12U_4_2411_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S7
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S7
    // at: dimc_detail_model.cc:114:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S7
        if (rst == 1'b0) 
          begin
            S7 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7683
                  // at: dimc_detail_model.cc:114:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:114:20
                  S7 <= dimc_macro_Mul_8Ux4U_12U_4_2410_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S6
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S6
    // at: dimc_detail_model.cc:113:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S6
        if (rst == 1'b0) 
          begin
            S6 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7680
                  // at: dimc_detail_model.cc:113:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:113:20
                  S6 <= dimc_macro_Mul_8Ux4U_12U_4_2409_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S5
    // at: dimc_detail_model.cc:112:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S5
        if (rst == 1'b0) 
          begin
            S5 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7677
                  // at: dimc_detail_model.cc:112:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:112:20
                  S5 <= dimc_macro_Mul_8Ux4U_12U_4_2408_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S4
    // at: dimc_detail_model.cc:111:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S4
        if (rst == 1'b0) 
          begin
            S4 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7674
                  // at: dimc_detail_model.cc:111:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:111:20
                  S4 <= dimc_macro_Mul_8Ux4U_12U_4_2407_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S3
    // at: dimc_detail_model.cc:110:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S3
        if (rst == 1'b0) 
          begin
            S3 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7671
                  // at: dimc_detail_model.cc:110:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:110:20
                  S3 <= dimc_macro_Mul_8Ux4U_12U_4_2406_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S2
    // at: dimc_detail_model.cc:109:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S2
        if (rst == 1'b0) 
          begin
            S2 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7668
                  // at: dimc_detail_model.cc:109:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:109:20
                  S2 <= dimc_macro_Mul_8Ux4U_12U_4_2405_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S1
    // at: dimc_detail_model.cc:108:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S1
        if (rst == 1'b0) 
          begin
            S1 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7665
                  // at: dimc_detail_model.cc:108:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:108:20
                  S1 <= dimc_macro_Mul_8Ux4U_12U_4_2404_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_S0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_S0
    // at: dimc_detail_model.cc:107:20
    
    always @(posedge clk or negedge rst)
      begin : drive_S0
        if (rst == 1'b0) 
          begin
            S0 <= 12'd0000;
          end 
        else 
          begin
            case (global_state) 
              3'd2: 
                begin
                  // op:f_request_handler/OP7662
                  // at: dimc_detail_model.cc:107:20
                  // Call Stack: 
                  // in function f_request_handler called from dimc_detail_model.cc:107:20
                  S0 <= dimc_macro_Mul_8Ux4U_12U_4_2403_out1;
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1023
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6392
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_0 <= dimc_macro_N_Mux_8_2_28_4_2210_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1022
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6390
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_1 <= dimc_macro_N_Mux_8_2_28_4_2209_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1021
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6388
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_2 <= dimc_macro_N_Mux_8_2_28_4_2208_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1020
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6386
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_3 <= dimc_macro_N_Mux_8_2_28_4_2207_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1019
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6384
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_4 <= dimc_macro_N_Mux_8_2_28_4_2206_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1018
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6382
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_5 <= dimc_macro_N_Mux_8_2_28_4_2205_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1017
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6380
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_6 <= dimc_macro_N_Mux_8_2_28_4_2204_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1016
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6378
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_7 <= dimc_macro_N_Mux_8_2_28_4_2203_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1015
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6376
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_8 <= dimc_macro_N_Mux_8_2_28_4_2202_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1014
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6374
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_9 <= dimc_macro_N_Mux_8_2_28_4_2201_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1013
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6372
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_10 <= dimc_macro_N_Mux_8_2_28_4_2200_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1012
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6370
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_11 <= dimc_macro_N_Mux_8_2_28_4_2199_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1011
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6368
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_12 <= dimc_macro_N_Mux_8_2_28_4_2198_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1010
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6366
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_13 <= dimc_macro_N_Mux_8_2_28_4_2197_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1009
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6364
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_14 <= dimc_macro_N_Mux_8_2_28_4_2196_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_0_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_0_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_0_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1008
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_0_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6362
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_0_15 <= dimc_macro_N_Mux_8_2_28_4_2195_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1007
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6359
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_0 <= dimc_macro_N_Mux_8_2_28_4_2194_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1006
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6356
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_1 <= dimc_macro_N_Mux_8_2_28_4_2193_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1005
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6353
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_2 <= dimc_macro_N_Mux_8_2_28_4_2192_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1004
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6350
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_3 <= dimc_macro_N_Mux_8_2_28_4_2191_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1003
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6347
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_4 <= dimc_macro_N_Mux_8_2_28_4_2190_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1002
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6344
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_5 <= dimc_macro_N_Mux_8_2_28_4_2189_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1001
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6341
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_6 <= dimc_macro_N_Mux_8_2_28_4_2188_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1000
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6338
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_7 <= dimc_macro_N_Mux_8_2_28_4_2187_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP999
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6335
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_8 <= dimc_macro_N_Mux_8_2_28_4_2186_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP998
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6332
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_9 <= dimc_macro_N_Mux_8_2_28_4_2185_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP997
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6329
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_10 <= dimc_macro_N_Mux_8_2_28_4_2184_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP996
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6326
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_11 <= dimc_macro_N_Mux_8_2_28_4_2183_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP995
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6323
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_12 <= dimc_macro_N_Mux_8_2_28_4_2182_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP994
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6320
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_13 <= dimc_macro_N_Mux_8_2_28_4_2181_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP993
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6317
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_14 <= dimc_macro_N_Mux_8_2_28_4_2180_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_1_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_1_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_1_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP992
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_1_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6314
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_1_15 <= dimc_macro_N_Mux_8_2_28_4_2179_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP991
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6311
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_0 <= dimc_macro_N_Mux_8_2_28_4_2178_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP990
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6308
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_1 <= dimc_macro_N_Mux_8_2_28_4_2177_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP989
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6305
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_2 <= dimc_macro_N_Mux_8_2_28_4_2176_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP988
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6302
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_3 <= dimc_macro_N_Mux_8_2_28_4_2175_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP987
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6299
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_4 <= dimc_macro_N_Mux_8_2_28_4_2174_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP986
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6296
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_5 <= dimc_macro_N_Mux_8_2_28_4_2173_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP985
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6293
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_6 <= dimc_macro_N_Mux_8_2_28_4_2172_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP984
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6290
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_7 <= dimc_macro_N_Mux_8_2_28_4_2171_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP983
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6287
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_8 <= dimc_macro_N_Mux_8_2_28_4_2170_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP982
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6284
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_9 <= dimc_macro_N_Mux_8_2_28_4_2169_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP981
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6281
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_10 <= dimc_macro_N_Mux_8_2_28_4_2168_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP980
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6278
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_11 <= dimc_macro_N_Mux_8_2_28_4_2167_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP979
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6275
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_12 <= dimc_macro_N_Mux_8_2_28_4_2166_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP978
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6272
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_13 <= dimc_macro_N_Mux_8_2_28_4_2165_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP977
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6269
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_14 <= dimc_macro_N_Mux_8_2_28_4_2164_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_2_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_2_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_2_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP976
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_2_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6266
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_2_15 <= dimc_macro_N_Mux_8_2_28_4_2163_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP975
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6263
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_0 <= dimc_macro_N_Mux_8_2_28_4_2162_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP974
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6260
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_1 <= dimc_macro_N_Mux_8_2_28_4_2161_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP973
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6257
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_2 <= dimc_macro_N_Mux_8_2_28_4_2160_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP972
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6254
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_3 <= dimc_macro_N_Mux_8_2_28_4_2159_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP971
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6251
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_4 <= dimc_macro_N_Mux_8_2_28_4_2158_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP970
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6248
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_5 <= dimc_macro_N_Mux_8_2_28_4_2157_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP969
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6245
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_6 <= dimc_macro_N_Mux_8_2_28_4_2156_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP968
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6242
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_7 <= dimc_macro_N_Mux_8_2_28_4_2155_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP967
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6239
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_8 <= dimc_macro_N_Mux_8_2_28_4_2154_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP966
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6236
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_9 <= dimc_macro_N_Mux_8_2_28_4_2153_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP965
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6233
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_10 <= dimc_macro_N_Mux_8_2_28_4_2152_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP964
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6230
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_11 <= dimc_macro_N_Mux_8_2_28_4_2151_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP963
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6227
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_12 <= dimc_macro_N_Mux_8_2_28_4_2150_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP962
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6224
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_13 <= dimc_macro_N_Mux_8_2_28_4_2149_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP961
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6221
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_14 <= dimc_macro_N_Mux_8_2_28_4_2148_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_3_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_3_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_3_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP960
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_3_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6218
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_3_15 <= dimc_macro_N_Mux_8_2_28_4_2147_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP959
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6215
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_0 <= dimc_macro_N_Mux_8_2_28_4_2146_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP958
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6212
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_1 <= dimc_macro_N_Mux_8_2_28_4_2145_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP957
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6209
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_2 <= dimc_macro_N_Mux_8_2_28_4_2144_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP956
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6206
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_3 <= dimc_macro_N_Mux_8_2_28_4_2143_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP955
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6203
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_4 <= dimc_macro_N_Mux_8_2_28_4_2142_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP954
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6200
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_5 <= dimc_macro_N_Mux_8_2_28_4_2141_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP953
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6197
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_6 <= dimc_macro_N_Mux_8_2_28_4_2140_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP952
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6194
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_7 <= dimc_macro_N_Mux_8_2_28_4_2139_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP951
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6191
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_8 <= dimc_macro_N_Mux_8_2_28_4_2138_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP950
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6188
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_9 <= dimc_macro_N_Mux_8_2_28_4_2137_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP949
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6185
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_10 <= dimc_macro_N_Mux_8_2_28_4_2136_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP948
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6182
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_11 <= dimc_macro_N_Mux_8_2_28_4_2135_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP947
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6179
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_12 <= dimc_macro_N_Mux_8_2_28_4_2134_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP946
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6176
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_13 <= dimc_macro_N_Mux_8_2_28_4_2133_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP945
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6173
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_14 <= dimc_macro_N_Mux_8_2_28_4_2132_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_4_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_4_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_4_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP944
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_4_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6170
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_4_15 <= dimc_macro_N_Mux_8_2_28_4_2131_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP943
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6167
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_0 <= dimc_macro_N_Mux_8_2_28_4_2130_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP942
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6164
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_1 <= dimc_macro_N_Mux_8_2_28_4_2129_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP941
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6161
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_2 <= dimc_macro_N_Mux_8_2_28_4_2128_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP940
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6158
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_3 <= dimc_macro_N_Mux_8_2_28_4_2127_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP939
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6155
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_4 <= dimc_macro_N_Mux_8_2_28_4_2126_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP938
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6152
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_5 <= dimc_macro_N_Mux_8_2_28_4_2125_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP937
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6149
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_6 <= dimc_macro_N_Mux_8_2_28_4_2124_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP936
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6146
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_7 <= dimc_macro_N_Mux_8_2_28_4_2123_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP935
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6143
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_8 <= dimc_macro_N_Mux_8_2_28_4_2122_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP934
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6140
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_9 <= dimc_macro_N_Mux_8_2_28_4_2121_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP933
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6137
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_10 <= dimc_macro_N_Mux_8_2_28_4_2120_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP932
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6134
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_11 <= dimc_macro_N_Mux_8_2_28_4_2119_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP931
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6131
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_12 <= dimc_macro_N_Mux_8_2_28_4_2118_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP930
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6128
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_13 <= dimc_macro_N_Mux_8_2_28_4_2117_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP929
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6125
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_14 <= dimc_macro_N_Mux_8_2_28_4_2116_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_5_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_5_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_5_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP928
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_5_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6122
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_5_15 <= dimc_macro_N_Mux_8_2_28_4_2115_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP927
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6119
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_0 <= dimc_macro_N_Mux_8_2_28_4_2114_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP926
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6116
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_1 <= dimc_macro_N_Mux_8_2_28_4_2113_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP925
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6113
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_2 <= dimc_macro_N_Mux_8_2_28_4_2112_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP924
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6110
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_3 <= dimc_macro_N_Mux_8_2_28_4_2111_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP923
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6107
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_4 <= dimc_macro_N_Mux_8_2_28_4_2110_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP922
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6104
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_5 <= dimc_macro_N_Mux_8_2_28_4_2109_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP921
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6101
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_6 <= dimc_macro_N_Mux_8_2_28_4_2108_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP920
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6098
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_7 <= dimc_macro_N_Mux_8_2_28_4_2107_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP919
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6095
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_8 <= dimc_macro_N_Mux_8_2_28_4_2106_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP918
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6092
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_9 <= dimc_macro_N_Mux_8_2_28_4_2105_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP917
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6089
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_10 <= dimc_macro_N_Mux_8_2_28_4_2104_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP916
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6086
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_11 <= dimc_macro_N_Mux_8_2_28_4_2103_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP915
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6083
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_12 <= dimc_macro_N_Mux_8_2_28_4_2102_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP914
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6080
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_13 <= dimc_macro_N_Mux_8_2_28_4_2101_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP913
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6077
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_14 <= dimc_macro_N_Mux_8_2_28_4_2100_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_6_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_6_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_6_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP912
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_6_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6074
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_6_15 <= dimc_macro_N_Mux_8_2_28_4_2099_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP911
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6071
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_0 <= dimc_macro_N_Mux_8_2_28_4_2098_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP910
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6068
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_1 <= dimc_macro_N_Mux_8_2_28_4_2097_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP909
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6065
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_2 <= dimc_macro_N_Mux_8_2_28_4_2096_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP908
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6062
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_3 <= dimc_macro_N_Mux_8_2_28_4_2095_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP907
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6059
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_4 <= dimc_macro_N_Mux_8_2_28_4_2094_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP906
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6056
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_5 <= dimc_macro_N_Mux_8_2_28_4_2093_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP905
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6053
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_6 <= dimc_macro_N_Mux_8_2_28_4_2092_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP904
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6050
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_7 <= dimc_macro_N_Mux_8_2_28_4_2091_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP903
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6047
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_8 <= dimc_macro_N_Mux_8_2_28_4_2090_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP902
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6044
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_9 <= dimc_macro_N_Mux_8_2_28_4_2089_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP901
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6041
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_10 <= dimc_macro_N_Mux_8_2_28_4_2088_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP900
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6038
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_11 <= dimc_macro_N_Mux_8_2_28_4_2087_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP899
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6035
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_12 <= dimc_macro_N_Mux_8_2_28_4_2086_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP898
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6032
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_13 <= dimc_macro_N_Mux_8_2_28_4_2085_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP897
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6029
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_14 <= dimc_macro_N_Mux_8_2_28_4_2084_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_7_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_7_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_7_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP896
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_7_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6026
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_7_15 <= dimc_macro_N_Mux_8_2_28_4_2083_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP895
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6023
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_0 <= dimc_macro_N_Mux_8_2_28_4_2082_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP894
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6020
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_1 <= dimc_macro_N_Mux_8_2_28_4_2081_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP893
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6017
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_2 <= dimc_macro_N_Mux_8_2_28_4_2080_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP892
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6014
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_3 <= dimc_macro_N_Mux_8_2_28_4_2079_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP891
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6011
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_4 <= dimc_macro_N_Mux_8_2_28_4_2078_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP890
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6008
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_5 <= dimc_macro_N_Mux_8_2_28_4_2077_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP889
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6005
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_6 <= dimc_macro_N_Mux_8_2_28_4_2076_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP888
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP6002
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_7 <= dimc_macro_N_Mux_8_2_28_4_2075_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP887
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5999
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_8 <= dimc_macro_N_Mux_8_2_28_4_2074_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP886
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5996
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_9 <= dimc_macro_N_Mux_8_2_28_4_2073_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP885
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5993
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_10 <= dimc_macro_N_Mux_8_2_28_4_2072_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP884
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5990
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_11 <= dimc_macro_N_Mux_8_2_28_4_2071_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP883
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5987
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_12 <= dimc_macro_N_Mux_8_2_28_4_2070_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP882
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5984
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_13 <= dimc_macro_N_Mux_8_2_28_4_2069_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP881
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5981
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_14 <= dimc_macro_N_Mux_8_2_28_4_2068_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_8_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_8_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_8_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP880
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_8_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5978
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_8_15 <= dimc_macro_N_Mux_8_2_28_4_2067_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP879
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5975
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_0 <= dimc_macro_N_Mux_8_2_28_4_2066_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP878
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5972
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_1 <= dimc_macro_N_Mux_8_2_28_4_2065_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP877
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5969
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_2 <= dimc_macro_N_Mux_8_2_28_4_2064_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP876
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5966
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_3 <= dimc_macro_N_Mux_8_2_28_4_2063_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP875
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5963
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_4 <= dimc_macro_N_Mux_8_2_28_4_2062_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP874
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5960
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_5 <= dimc_macro_N_Mux_8_2_28_4_2061_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP873
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5957
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_6 <= dimc_macro_N_Mux_8_2_28_4_2060_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP872
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5954
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_7 <= dimc_macro_N_Mux_8_2_28_4_2059_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP871
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5951
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_8 <= dimc_macro_N_Mux_8_2_28_4_2058_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP870
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5948
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_9 <= dimc_macro_N_Mux_8_2_28_4_2057_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP869
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5945
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_10 <= dimc_macro_N_Mux_8_2_28_4_2056_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP868
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5942
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_11 <= dimc_macro_N_Mux_8_2_28_4_2055_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP867
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5939
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_12 <= dimc_macro_N_Mux_8_2_28_4_2054_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP866
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5936
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_13 <= dimc_macro_N_Mux_8_2_28_4_2053_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP865
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5933
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_14 <= dimc_macro_N_Mux_8_2_28_4_2052_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_9_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_9_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_9_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP864
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_9_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5930
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_9_15 <= dimc_macro_N_Mux_8_2_28_4_2051_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP863
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5927
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_0 <= dimc_macro_N_Mux_8_2_28_4_2050_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP862
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5924
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_1 <= dimc_macro_N_Mux_8_2_28_4_2049_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP861
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5921
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_2 <= dimc_macro_N_Mux_8_2_28_4_2048_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP860
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5918
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_3 <= dimc_macro_N_Mux_8_2_28_4_2047_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP859
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5915
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_4 <= dimc_macro_N_Mux_8_2_28_4_2046_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP858
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5912
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_5 <= dimc_macro_N_Mux_8_2_28_4_2045_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP857
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5909
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_6 <= dimc_macro_N_Mux_8_2_28_4_2044_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP856
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5906
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_7 <= dimc_macro_N_Mux_8_2_28_4_2043_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP855
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5903
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_8 <= dimc_macro_N_Mux_8_2_28_4_2042_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP854
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5900
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_9 <= dimc_macro_N_Mux_8_2_28_4_2041_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP853
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5897
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_10 <= dimc_macro_N_Mux_8_2_28_4_2040_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP852
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5894
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_11 <= dimc_macro_N_Mux_8_2_28_4_2039_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP851
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5891
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_12 <= dimc_macro_N_Mux_8_2_28_4_2038_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP850
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5888
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_13 <= dimc_macro_N_Mux_8_2_28_4_2037_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP849
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5885
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_14 <= dimc_macro_N_Mux_8_2_28_4_2036_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_10_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_10_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_10_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP848
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_10_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5882
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_10_15 <= dimc_macro_N_Mux_8_2_28_4_2035_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP847
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5879
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_0 <= dimc_macro_N_Mux_8_2_28_4_2034_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP846
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5876
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_1 <= dimc_macro_N_Mux_8_2_28_4_2033_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP845
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5873
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_2 <= dimc_macro_N_Mux_8_2_28_4_2032_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP844
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5870
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_3 <= dimc_macro_N_Mux_8_2_28_4_2031_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP843
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5867
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_4 <= dimc_macro_N_Mux_8_2_28_4_2030_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP842
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5864
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_5 <= dimc_macro_N_Mux_8_2_28_4_2029_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP841
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5861
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_6 <= dimc_macro_N_Mux_8_2_28_4_2028_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP840
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5858
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_7 <= dimc_macro_N_Mux_8_2_28_4_2027_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP839
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5855
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_8 <= dimc_macro_N_Mux_8_2_28_4_2026_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP838
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5852
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_9 <= dimc_macro_N_Mux_8_2_28_4_2025_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP837
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5849
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_10 <= dimc_macro_N_Mux_8_2_28_4_2024_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP836
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5846
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_11 <= dimc_macro_N_Mux_8_2_28_4_2023_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP835
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5843
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_12 <= dimc_macro_N_Mux_8_2_28_4_2022_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP834
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5840
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_13 <= dimc_macro_N_Mux_8_2_28_4_2021_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP833
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5837
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_14 <= dimc_macro_N_Mux_8_2_28_4_2020_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_11_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_11_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_11_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP832
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_11_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5834
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_11_15 <= dimc_macro_N_Mux_8_2_28_4_2019_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP831
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5831
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_0 <= dimc_macro_N_Mux_8_2_28_4_2018_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP830
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5828
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_1 <= dimc_macro_N_Mux_8_2_28_4_2017_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP829
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5825
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_2 <= dimc_macro_N_Mux_8_2_28_4_2016_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP828
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5822
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_3 <= dimc_macro_N_Mux_8_2_28_4_2015_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP827
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5819
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_4 <= dimc_macro_N_Mux_8_2_28_4_2014_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP826
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5816
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_5 <= dimc_macro_N_Mux_8_2_28_4_2013_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP825
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5813
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_6 <= dimc_macro_N_Mux_8_2_28_4_2012_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP824
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5810
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_7 <= dimc_macro_N_Mux_8_2_28_4_2011_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP823
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5807
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_8 <= dimc_macro_N_Mux_8_2_28_4_2010_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP822
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5804
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_9 <= dimc_macro_N_Mux_8_2_28_4_2009_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP821
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5801
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_10 <= dimc_macro_N_Mux_8_2_28_4_2008_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP820
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5798
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_11 <= dimc_macro_N_Mux_8_2_28_4_2007_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP819
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5795
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_12 <= dimc_macro_N_Mux_8_2_28_4_2006_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP818
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5792
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_13 <= dimc_macro_N_Mux_8_2_28_4_2005_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP817
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5789
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_14 <= dimc_macro_N_Mux_8_2_28_4_2004_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_12_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_12_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_12_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP816
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_12_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5786
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_12_15 <= dimc_macro_N_Mux_8_2_28_4_2003_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP815
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5783
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_0 <= dimc_macro_N_Mux_8_2_28_4_2002_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP814
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5780
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_1 <= dimc_macro_N_Mux_8_2_28_4_2001_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP813
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5777
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_2 <= dimc_macro_N_Mux_8_2_28_4_2000_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP812
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5774
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_3 <= dimc_macro_N_Mux_8_2_28_4_1999_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP811
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5771
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_4 <= dimc_macro_N_Mux_8_2_28_4_1998_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP810
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5768
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_5 <= dimc_macro_N_Mux_8_2_28_4_1997_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP809
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5765
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_6 <= dimc_macro_N_Mux_8_2_28_4_1996_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP808
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5762
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_7 <= dimc_macro_N_Mux_8_2_28_4_1995_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP807
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5759
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_8 <= dimc_macro_N_Mux_8_2_28_4_1994_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP806
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5756
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_9 <= dimc_macro_N_Mux_8_2_28_4_1993_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP805
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5753
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_10 <= dimc_macro_N_Mux_8_2_28_4_1992_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP804
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5750
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_11 <= dimc_macro_N_Mux_8_2_28_4_1991_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP803
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5747
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_12 <= dimc_macro_N_Mux_8_2_28_4_1990_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP802
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5744
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_13 <= dimc_macro_N_Mux_8_2_28_4_1989_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP801
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5741
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_14 <= dimc_macro_N_Mux_8_2_28_4_1988_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_13_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_13_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_13_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP800
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_13_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5738
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_13_15 <= dimc_macro_N_Mux_8_2_28_4_1987_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP799
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5735
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_0 <= dimc_macro_N_Mux_8_2_28_4_1986_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP798
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5732
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_1 <= dimc_macro_N_Mux_8_2_28_4_1985_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP797
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5729
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_2 <= dimc_macro_N_Mux_8_2_28_4_1984_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP796
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5726
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_3 <= dimc_macro_N_Mux_8_2_28_4_1983_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP795
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5723
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_4 <= dimc_macro_N_Mux_8_2_28_4_1982_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP794
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5720
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_5 <= dimc_macro_N_Mux_8_2_28_4_1981_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP793
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5717
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_6 <= dimc_macro_N_Mux_8_2_28_4_1980_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP792
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5714
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_7 <= dimc_macro_N_Mux_8_2_28_4_1979_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP791
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5711
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_8 <= dimc_macro_N_Mux_8_2_28_4_1978_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP790
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5708
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_9 <= dimc_macro_N_Mux_8_2_28_4_1977_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP789
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5705
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_10 <= dimc_macro_N_Mux_8_2_28_4_1976_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP788
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5702
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_11 <= dimc_macro_N_Mux_8_2_28_4_1975_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP787
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5699
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_12 <= dimc_macro_N_Mux_8_2_28_4_1974_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP786
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5696
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_13 <= dimc_macro_N_Mux_8_2_28_4_1973_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP785
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5693
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_14 <= dimc_macro_N_Mux_8_2_28_4_1972_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_14_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_14_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_14_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP784
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_14_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5690
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_14_15 <= dimc_macro_N_Mux_8_2_28_4_1971_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP783
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5687
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_0 <= dimc_macro_N_Mux_8_2_28_4_1970_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP782
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5684
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_1 <= dimc_macro_N_Mux_8_2_28_4_1969_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP781
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5681
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_2 <= dimc_macro_N_Mux_8_2_28_4_1968_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP780
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5678
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_3 <= dimc_macro_N_Mux_8_2_28_4_1967_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP779
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5675
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_4 <= dimc_macro_N_Mux_8_2_28_4_1966_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP778
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5672
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_5 <= dimc_macro_N_Mux_8_2_28_4_1965_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP777
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5669
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_6 <= dimc_macro_N_Mux_8_2_28_4_1964_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP776
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5666
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_7 <= dimc_macro_N_Mux_8_2_28_4_1963_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP775
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5663
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_8 <= dimc_macro_N_Mux_8_2_28_4_1962_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP774
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5660
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_9 <= dimc_macro_N_Mux_8_2_28_4_1961_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP773
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5657
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_10 <= dimc_macro_N_Mux_8_2_28_4_1960_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP772
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5654
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_11 <= dimc_macro_N_Mux_8_2_28_4_1959_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP771
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5651
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_12 <= dimc_macro_N_Mux_8_2_28_4_1958_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP770
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5648
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_13 <= dimc_macro_N_Mux_8_2_28_4_1957_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP769
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5645
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_14 <= dimc_macro_N_Mux_8_2_28_4_1956_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_15_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_15_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_15_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP768
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_15_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5642
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_15_15 <= dimc_macro_N_Mux_8_2_28_4_1955_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP767
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5639
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_0 <= dimc_macro_N_Mux_8_2_28_4_1954_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP766
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5636
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_1 <= dimc_macro_N_Mux_8_2_28_4_1953_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP765
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5633
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_2 <= dimc_macro_N_Mux_8_2_28_4_1952_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP764
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5630
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_3 <= dimc_macro_N_Mux_8_2_28_4_1951_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP763
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5627
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_4 <= dimc_macro_N_Mux_8_2_28_4_1950_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP762
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5624
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_5 <= dimc_macro_N_Mux_8_2_28_4_1949_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP761
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5621
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_6 <= dimc_macro_N_Mux_8_2_28_4_1948_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP760
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5618
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_7 <= dimc_macro_N_Mux_8_2_28_4_1947_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP759
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5615
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_8 <= dimc_macro_N_Mux_8_2_28_4_1946_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP758
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5612
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_9 <= dimc_macro_N_Mux_8_2_28_4_1945_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP757
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5609
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_10 <= dimc_macro_N_Mux_8_2_28_4_1944_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP756
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5606
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_11 <= dimc_macro_N_Mux_8_2_28_4_1943_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP755
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5603
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_12 <= dimc_macro_N_Mux_8_2_28_4_1942_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP754
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5600
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_13 <= dimc_macro_N_Mux_8_2_28_4_1941_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP753
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5597
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_14 <= dimc_macro_N_Mux_8_2_28_4_1940_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_16_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_16_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_16_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP752
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_16_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5594
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_16_15 <= dimc_macro_N_Mux_8_2_28_4_1939_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP751
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5591
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_0 <= dimc_macro_N_Mux_8_2_28_4_1938_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP750
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5588
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_1 <= dimc_macro_N_Mux_8_2_28_4_1937_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP749
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5585
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_2 <= dimc_macro_N_Mux_8_2_28_4_1936_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP748
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5582
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_3 <= dimc_macro_N_Mux_8_2_28_4_1935_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP747
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5579
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_4 <= dimc_macro_N_Mux_8_2_28_4_1934_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP746
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5576
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_5 <= dimc_macro_N_Mux_8_2_28_4_1933_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP745
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5573
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_6 <= dimc_macro_N_Mux_8_2_28_4_1932_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP744
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5570
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_7 <= dimc_macro_N_Mux_8_2_28_4_1931_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP743
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5567
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_8 <= dimc_macro_N_Mux_8_2_28_4_1930_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP742
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5564
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_9 <= dimc_macro_N_Mux_8_2_28_4_1929_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP741
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5561
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_10 <= dimc_macro_N_Mux_8_2_28_4_1928_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP740
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5558
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_11 <= dimc_macro_N_Mux_8_2_28_4_1927_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP739
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5555
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_12 <= dimc_macro_N_Mux_8_2_28_4_1926_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP738
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5552
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_13 <= dimc_macro_N_Mux_8_2_28_4_1925_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP737
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5549
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_14 <= dimc_macro_N_Mux_8_2_28_4_1924_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_17_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_17_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_17_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP736
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_17_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5546
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_17_15 <= dimc_macro_N_Mux_8_2_28_4_1923_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP735
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5543
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_0 <= dimc_macro_N_Mux_8_2_28_4_1922_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP734
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5540
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_1 <= dimc_macro_N_Mux_8_2_28_4_1921_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP733
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5537
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_2 <= dimc_macro_N_Mux_8_2_28_4_1920_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP732
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5534
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_3 <= dimc_macro_N_Mux_8_2_28_4_1919_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP731
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5531
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_4 <= dimc_macro_N_Mux_8_2_28_4_1918_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP730
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5528
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_5 <= dimc_macro_N_Mux_8_2_28_4_1917_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP729
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5525
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_6 <= dimc_macro_N_Mux_8_2_28_4_1916_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP728
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5522
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_7 <= dimc_macro_N_Mux_8_2_28_4_1915_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP727
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5519
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_8 <= dimc_macro_N_Mux_8_2_28_4_1914_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP726
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5516
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_9 <= dimc_macro_N_Mux_8_2_28_4_1913_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP725
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5513
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_10 <= dimc_macro_N_Mux_8_2_28_4_1912_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP724
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5510
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_11 <= dimc_macro_N_Mux_8_2_28_4_1911_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP723
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5507
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_12 <= dimc_macro_N_Mux_8_2_28_4_1910_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP722
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5504
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_13 <= dimc_macro_N_Mux_8_2_28_4_1909_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP721
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5501
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_14 <= dimc_macro_N_Mux_8_2_28_4_1908_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_18_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_18_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_18_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP720
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_18_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5498
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_18_15 <= dimc_macro_N_Mux_8_2_28_4_1907_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP719
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5495
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_0 <= dimc_macro_N_Mux_8_2_28_4_1906_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP718
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5492
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_1 <= dimc_macro_N_Mux_8_2_28_4_1905_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP717
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5489
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_2 <= dimc_macro_N_Mux_8_2_28_4_1904_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP716
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5486
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_3 <= dimc_macro_N_Mux_8_2_28_4_1903_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP715
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5483
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_4 <= dimc_macro_N_Mux_8_2_28_4_1902_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP714
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5480
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_5 <= dimc_macro_N_Mux_8_2_28_4_1901_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP713
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5477
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_6 <= dimc_macro_N_Mux_8_2_28_4_1900_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP712
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5474
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_7 <= dimc_macro_N_Mux_8_2_28_4_1899_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP711
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5471
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_8 <= dimc_macro_N_Mux_8_2_28_4_1898_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP710
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5468
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_9 <= dimc_macro_N_Mux_8_2_28_4_1897_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP709
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5465
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_10 <= dimc_macro_N_Mux_8_2_28_4_1896_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP708
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5462
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_11 <= dimc_macro_N_Mux_8_2_28_4_1895_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP707
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5459
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_12 <= dimc_macro_N_Mux_8_2_28_4_1894_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP706
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5456
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_13 <= dimc_macro_N_Mux_8_2_28_4_1893_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP705
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5453
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_14 <= dimc_macro_N_Mux_8_2_28_4_1892_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_19_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_19_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_19_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP704
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_19_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5450
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_19_15 <= dimc_macro_N_Mux_8_2_28_4_1891_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP703
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5447
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_0 <= dimc_macro_N_Mux_8_2_28_4_1890_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP702
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5444
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_1 <= dimc_macro_N_Mux_8_2_28_4_1889_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP701
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5441
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_2 <= dimc_macro_N_Mux_8_2_28_4_1888_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP700
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5438
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_3 <= dimc_macro_N_Mux_8_2_28_4_1887_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP699
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5435
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_4 <= dimc_macro_N_Mux_8_2_28_4_1886_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP698
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5432
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_5 <= dimc_macro_N_Mux_8_2_28_4_1885_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP697
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5429
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_6 <= dimc_macro_N_Mux_8_2_28_4_1884_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP696
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5426
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_7 <= dimc_macro_N_Mux_8_2_28_4_1883_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP695
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5423
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_8 <= dimc_macro_N_Mux_8_2_28_4_1882_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP694
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5420
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_9 <= dimc_macro_N_Mux_8_2_28_4_1881_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP693
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5417
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_10 <= dimc_macro_N_Mux_8_2_28_4_1880_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP692
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5414
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_11 <= dimc_macro_N_Mux_8_2_28_4_1879_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP691
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5411
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_12 <= dimc_macro_N_Mux_8_2_28_4_1878_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP690
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5408
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_13 <= dimc_macro_N_Mux_8_2_28_4_1877_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP689
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5405
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_14 <= dimc_macro_N_Mux_8_2_28_4_1876_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_20_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_20_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_20_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP688
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_20_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5402
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_20_15 <= dimc_macro_N_Mux_8_2_28_4_1875_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP687
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5399
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_0 <= dimc_macro_N_Mux_8_2_28_4_1874_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP686
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5396
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_1 <= dimc_macro_N_Mux_8_2_28_4_1873_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP685
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5393
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_2 <= dimc_macro_N_Mux_8_2_28_4_1872_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP684
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5390
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_3 <= dimc_macro_N_Mux_8_2_28_4_1871_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP683
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5387
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_4 <= dimc_macro_N_Mux_8_2_28_4_1870_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP682
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5384
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_5 <= dimc_macro_N_Mux_8_2_28_4_1869_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP681
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5381
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_6 <= dimc_macro_N_Mux_8_2_28_4_1868_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP680
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5378
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_7 <= dimc_macro_N_Mux_8_2_28_4_1867_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP679
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5375
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_8 <= dimc_macro_N_Mux_8_2_28_4_1866_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP678
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5372
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_9 <= dimc_macro_N_Mux_8_2_28_4_1865_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP677
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5369
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_10 <= dimc_macro_N_Mux_8_2_28_4_1864_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP676
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5366
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_11 <= dimc_macro_N_Mux_8_2_28_4_1863_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP675
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5363
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_12 <= dimc_macro_N_Mux_8_2_28_4_1862_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP674
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5360
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_13 <= dimc_macro_N_Mux_8_2_28_4_1861_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP673
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5357
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_14 <= dimc_macro_N_Mux_8_2_28_4_1860_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_21_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_21_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_21_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP672
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_21_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5354
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_21_15 <= dimc_macro_N_Mux_8_2_28_4_1859_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP671
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5351
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_0 <= dimc_macro_N_Mux_8_2_28_4_1858_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP670
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5348
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_1 <= dimc_macro_N_Mux_8_2_28_4_1857_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP669
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5345
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_2 <= dimc_macro_N_Mux_8_2_28_4_1856_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP668
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5342
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_3 <= dimc_macro_N_Mux_8_2_28_4_1855_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP667
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5339
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_4 <= dimc_macro_N_Mux_8_2_28_4_1854_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP666
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5336
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_5 <= dimc_macro_N_Mux_8_2_28_4_1853_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP665
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5333
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_6 <= dimc_macro_N_Mux_8_2_28_4_1852_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP664
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5330
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_7 <= dimc_macro_N_Mux_8_2_28_4_1851_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP663
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5327
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_8 <= dimc_macro_N_Mux_8_2_28_4_1850_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP662
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5324
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_9 <= dimc_macro_N_Mux_8_2_28_4_1849_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP661
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5321
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_10 <= dimc_macro_N_Mux_8_2_28_4_1848_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP660
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5318
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_11 <= dimc_macro_N_Mux_8_2_28_4_1847_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP659
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5315
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_12 <= dimc_macro_N_Mux_8_2_28_4_1846_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP658
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5312
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_13 <= dimc_macro_N_Mux_8_2_28_4_1845_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP657
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5309
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_14 <= dimc_macro_N_Mux_8_2_28_4_1844_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_22_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_22_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_22_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP656
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_22_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5306
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_22_15 <= dimc_macro_N_Mux_8_2_28_4_1843_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP655
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5303
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_0 <= dimc_macro_N_Mux_8_2_28_4_1842_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP654
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5300
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_1 <= dimc_macro_N_Mux_8_2_28_4_1841_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP653
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5297
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_2 <= dimc_macro_N_Mux_8_2_28_4_1840_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP652
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5294
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_3 <= dimc_macro_N_Mux_8_2_28_4_1839_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP651
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5291
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_4 <= dimc_macro_N_Mux_8_2_28_4_1838_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP650
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5288
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_5 <= dimc_macro_N_Mux_8_2_28_4_1837_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP649
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5285
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_6 <= dimc_macro_N_Mux_8_2_28_4_1836_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP648
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5282
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_7 <= dimc_macro_N_Mux_8_2_28_4_1835_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP647
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5279
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_8 <= dimc_macro_N_Mux_8_2_28_4_1834_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP646
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5276
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_9 <= dimc_macro_N_Mux_8_2_28_4_1833_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP645
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5273
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_10 <= dimc_macro_N_Mux_8_2_28_4_1832_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP644
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5270
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_11 <= dimc_macro_N_Mux_8_2_28_4_1831_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP643
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5267
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_12 <= dimc_macro_N_Mux_8_2_28_4_1830_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP642
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5264
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_13 <= dimc_macro_N_Mux_8_2_28_4_1829_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP641
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5261
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_14 <= dimc_macro_N_Mux_8_2_28_4_1828_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_23_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_23_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_23_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP640
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_23_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5258
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_23_15 <= dimc_macro_N_Mux_8_2_28_4_1827_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP639
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5255
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_0 <= dimc_macro_N_Mux_8_2_28_4_1826_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP638
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5252
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_1 <= dimc_macro_N_Mux_8_2_28_4_1825_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP637
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5249
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_2 <= dimc_macro_N_Mux_8_2_28_4_1824_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP636
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5246
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_3 <= dimc_macro_N_Mux_8_2_28_4_1823_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP635
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5243
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_4 <= dimc_macro_N_Mux_8_2_28_4_1822_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP634
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5240
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_5 <= dimc_macro_N_Mux_8_2_28_4_1821_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP633
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5237
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_6 <= dimc_macro_N_Mux_8_2_28_4_1820_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP632
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5234
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_7 <= dimc_macro_N_Mux_8_2_28_4_1819_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP631
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5231
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_8 <= dimc_macro_N_Mux_8_2_28_4_1818_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP630
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5228
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_9 <= dimc_macro_N_Mux_8_2_28_4_1817_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP629
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5225
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_10 <= dimc_macro_N_Mux_8_2_28_4_1816_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP628
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5222
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_11 <= dimc_macro_N_Mux_8_2_28_4_1815_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP627
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5219
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_12 <= dimc_macro_N_Mux_8_2_28_4_1814_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP626
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5216
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_13 <= dimc_macro_N_Mux_8_2_28_4_1813_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP625
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5213
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_14 <= dimc_macro_N_Mux_8_2_28_4_1812_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_24_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_24_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_24_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP624
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_24_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5210
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_24_15 <= dimc_macro_N_Mux_8_2_28_4_1811_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP623
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5207
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_0 <= dimc_macro_N_Mux_8_2_28_4_1810_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP622
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5204
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_1 <= dimc_macro_N_Mux_8_2_28_4_1809_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP621
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5201
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_2 <= dimc_macro_N_Mux_8_2_28_4_1808_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP620
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5198
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_3 <= dimc_macro_N_Mux_8_2_28_4_1807_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP619
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5195
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_4 <= dimc_macro_N_Mux_8_2_28_4_1806_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP618
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5192
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_5 <= dimc_macro_N_Mux_8_2_28_4_1805_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP617
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5189
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_6 <= dimc_macro_N_Mux_8_2_28_4_1804_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP616
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5186
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_7 <= dimc_macro_N_Mux_8_2_28_4_1803_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP615
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5183
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_8 <= dimc_macro_N_Mux_8_2_28_4_1802_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP614
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5180
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_9 <= dimc_macro_N_Mux_8_2_28_4_1801_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP613
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5177
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_10 <= dimc_macro_N_Mux_8_2_28_4_1800_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP612
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5174
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_11 <= dimc_macro_N_Mux_8_2_28_4_1799_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP611
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5171
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_12 <= dimc_macro_N_Mux_8_2_28_4_1798_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP610
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5168
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_13 <= dimc_macro_N_Mux_8_2_28_4_1797_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP609
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5165
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_14 <= dimc_macro_N_Mux_8_2_28_4_1796_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_25_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_25_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_25_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP608
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_25_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5162
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_25_15 <= dimc_macro_N_Mux_8_2_28_4_1795_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP607
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5159
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_0 <= dimc_macro_N_Mux_8_2_28_4_1794_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP606
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5156
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_1 <= dimc_macro_N_Mux_8_2_28_4_1793_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP605
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5153
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_2 <= dimc_macro_N_Mux_8_2_28_4_1792_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP604
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5150
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_3 <= dimc_macro_N_Mux_8_2_28_4_1791_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP603
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5147
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_4 <= dimc_macro_N_Mux_8_2_28_4_1790_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP602
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5144
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_5 <= dimc_macro_N_Mux_8_2_28_4_1789_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP601
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5141
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_6 <= dimc_macro_N_Mux_8_2_28_4_1788_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP600
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5138
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_7 <= dimc_macro_N_Mux_8_2_28_4_1787_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP599
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5135
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_8 <= dimc_macro_N_Mux_8_2_28_4_1786_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP598
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5132
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_9 <= dimc_macro_N_Mux_8_2_28_4_1785_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP597
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5129
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_10 <= dimc_macro_N_Mux_8_2_28_4_1784_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP596
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5126
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_11 <= dimc_macro_N_Mux_8_2_28_4_1783_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP595
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5123
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_12 <= dimc_macro_N_Mux_8_2_28_4_1782_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP594
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5120
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_13 <= dimc_macro_N_Mux_8_2_28_4_1781_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP593
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5117
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_14 <= dimc_macro_N_Mux_8_2_28_4_1780_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_26_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_26_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_26_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP592
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_26_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5114
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_26_15 <= dimc_macro_N_Mux_8_2_28_4_1779_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP591
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5111
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_0 <= dimc_macro_N_Mux_8_2_28_4_1778_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP590
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5108
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_1 <= dimc_macro_N_Mux_8_2_28_4_1777_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP589
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5105
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_2 <= dimc_macro_N_Mux_8_2_28_4_1776_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP588
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5102
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_3 <= dimc_macro_N_Mux_8_2_28_4_1775_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP587
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5099
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_4 <= dimc_macro_N_Mux_8_2_28_4_1774_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP586
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5096
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_5 <= dimc_macro_N_Mux_8_2_28_4_1773_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP585
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5093
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_6 <= dimc_macro_N_Mux_8_2_28_4_1772_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP584
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5090
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_7 <= dimc_macro_N_Mux_8_2_28_4_1771_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP583
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5087
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_8 <= dimc_macro_N_Mux_8_2_28_4_1770_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP582
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5084
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_9 <= dimc_macro_N_Mux_8_2_28_4_1769_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP581
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5081
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_10 <= dimc_macro_N_Mux_8_2_28_4_1768_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP580
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5078
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_11 <= dimc_macro_N_Mux_8_2_28_4_1767_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP579
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5075
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_12 <= dimc_macro_N_Mux_8_2_28_4_1766_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP578
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5072
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_13 <= dimc_macro_N_Mux_8_2_28_4_1765_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP577
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5069
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_14 <= dimc_macro_N_Mux_8_2_28_4_1764_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_27_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_27_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_27_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP576
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_27_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5066
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_27_15 <= dimc_macro_N_Mux_8_2_28_4_1763_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP575
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5063
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_0 <= dimc_macro_N_Mux_8_2_28_4_1762_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP574
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5060
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_1 <= dimc_macro_N_Mux_8_2_28_4_1761_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP573
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5057
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_2 <= dimc_macro_N_Mux_8_2_28_4_1760_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP572
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5054
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_3 <= dimc_macro_N_Mux_8_2_28_4_1759_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP571
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5051
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_4 <= dimc_macro_N_Mux_8_2_28_4_1758_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP570
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5048
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_5 <= dimc_macro_N_Mux_8_2_28_4_1757_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP569
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5045
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_6 <= dimc_macro_N_Mux_8_2_28_4_1756_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP568
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5042
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_7 <= dimc_macro_N_Mux_8_2_28_4_1755_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP567
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5039
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_8 <= dimc_macro_N_Mux_8_2_28_4_1754_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP566
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5036
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_9 <= dimc_macro_N_Mux_8_2_28_4_1753_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP565
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5033
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_10 <= dimc_macro_N_Mux_8_2_28_4_1752_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP564
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5030
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_11 <= dimc_macro_N_Mux_8_2_28_4_1751_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP563
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5027
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_12 <= dimc_macro_N_Mux_8_2_28_4_1750_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP562
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5024
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_13 <= dimc_macro_N_Mux_8_2_28_4_1749_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP561
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5021
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_14 <= dimc_macro_N_Mux_8_2_28_4_1748_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_28_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_28_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_28_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP560
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_28_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5018
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_28_15 <= dimc_macro_N_Mux_8_2_28_4_1747_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP559
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5015
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_0 <= dimc_macro_N_Mux_8_2_28_4_1746_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP558
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5012
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_1 <= dimc_macro_N_Mux_8_2_28_4_1745_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP557
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5009
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_2 <= dimc_macro_N_Mux_8_2_28_4_1744_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP556
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5006
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_3 <= dimc_macro_N_Mux_8_2_28_4_1743_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP555
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5003
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_4 <= dimc_macro_N_Mux_8_2_28_4_1742_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP554
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP5000
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_5 <= dimc_macro_N_Mux_8_2_28_4_1741_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP553
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4997
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_6 <= dimc_macro_N_Mux_8_2_28_4_1740_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP552
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4994
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_7 <= dimc_macro_N_Mux_8_2_28_4_1739_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP551
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4991
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_8 <= dimc_macro_N_Mux_8_2_28_4_1738_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP550
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4988
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_9 <= dimc_macro_N_Mux_8_2_28_4_1737_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP549
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4985
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_10 <= dimc_macro_N_Mux_8_2_28_4_1736_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP548
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4982
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_11 <= dimc_macro_N_Mux_8_2_28_4_1735_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP547
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4979
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_12 <= dimc_macro_N_Mux_8_2_28_4_1734_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP546
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4976
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_13 <= dimc_macro_N_Mux_8_2_28_4_1733_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP545
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4973
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_14 <= dimc_macro_N_Mux_8_2_28_4_1732_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_29_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_29_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_29_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP544
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_29_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4970
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_29_15 <= dimc_macro_N_Mux_8_2_28_4_1731_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP543
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4967
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_0 <= dimc_macro_N_Mux_8_2_28_4_1730_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP542
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4964
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_1 <= dimc_macro_N_Mux_8_2_28_4_1729_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP541
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4961
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_2 <= dimc_macro_N_Mux_8_2_28_4_1728_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP540
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4958
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_3 <= dimc_macro_N_Mux_8_2_28_4_1727_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP539
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4955
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_4 <= dimc_macro_N_Mux_8_2_28_4_1726_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP538
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4952
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_5 <= dimc_macro_N_Mux_8_2_28_4_1725_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP537
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4949
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_6 <= dimc_macro_N_Mux_8_2_28_4_1724_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP536
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4946
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_7 <= dimc_macro_N_Mux_8_2_28_4_1723_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP535
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4943
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_8 <= dimc_macro_N_Mux_8_2_28_4_1722_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP534
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4940
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_9 <= dimc_macro_N_Mux_8_2_28_4_1721_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP533
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4937
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_10 <= dimc_macro_N_Mux_8_2_28_4_1720_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP532
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4934
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_11 <= dimc_macro_N_Mux_8_2_28_4_1719_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP531
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4931
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_12 <= dimc_macro_N_Mux_8_2_28_4_1718_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP530
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4928
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_13 <= dimc_macro_N_Mux_8_2_28_4_1717_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP529
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4925
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_14 <= dimc_macro_N_Mux_8_2_28_4_1716_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_30_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_30_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_30_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP528
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_30_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4922
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_30_15 <= dimc_macro_N_Mux_8_2_28_4_1715_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP527
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4919
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_0 <= dimc_macro_N_Mux_8_2_28_4_1714_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP526
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4916
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_1 <= dimc_macro_N_Mux_8_2_28_4_1713_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP525
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4913
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_2 <= dimc_macro_N_Mux_8_2_28_4_1712_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP524
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4910
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_3 <= dimc_macro_N_Mux_8_2_28_4_1711_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP523
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4907
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_4 <= dimc_macro_N_Mux_8_2_28_4_1710_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP522
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4904
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_5 <= dimc_macro_N_Mux_8_2_28_4_1709_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP521
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4901
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_6 <= dimc_macro_N_Mux_8_2_28_4_1708_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP520
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4898
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_7 <= dimc_macro_N_Mux_8_2_28_4_1707_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP519
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4895
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_8 <= dimc_macro_N_Mux_8_2_28_4_1706_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP518
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4892
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_9 <= dimc_macro_N_Mux_8_2_28_4_1705_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP517
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4889
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_10 <= dimc_macro_N_Mux_8_2_28_4_1704_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP516
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4886
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_11 <= dimc_macro_N_Mux_8_2_28_4_1703_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP515
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4883
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_12 <= dimc_macro_N_Mux_8_2_28_4_1702_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP514
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4880
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_13 <= dimc_macro_N_Mux_8_2_28_4_1701_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP513
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4877
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_14 <= dimc_macro_N_Mux_8_2_28_4_1700_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_31_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_31_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_31_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP512
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_31_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4874
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_31_15 <= dimc_macro_N_Mux_8_2_28_4_1699_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP511
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4871
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_0 <= dimc_macro_N_Mux_8_2_28_4_1698_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP510
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4868
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_1 <= dimc_macro_N_Mux_8_2_28_4_1697_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP509
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4865
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_2 <= dimc_macro_N_Mux_8_2_28_4_1696_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP508
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4862
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_3 <= dimc_macro_N_Mux_8_2_28_4_1695_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP507
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4859
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_4 <= dimc_macro_N_Mux_8_2_28_4_1694_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP506
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4856
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_5 <= dimc_macro_N_Mux_8_2_28_4_1693_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP505
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4853
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_6 <= dimc_macro_N_Mux_8_2_28_4_1692_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP504
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4850
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_7 <= dimc_macro_N_Mux_8_2_28_4_1691_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP503
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4847
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_8 <= dimc_macro_N_Mux_8_2_28_4_1690_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP502
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4844
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_9 <= dimc_macro_N_Mux_8_2_28_4_1689_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP501
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4841
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_10 <= dimc_macro_N_Mux_8_2_28_4_1688_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP500
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4838
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_11 <= dimc_macro_N_Mux_8_2_28_4_1687_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP499
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4835
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_12 <= dimc_macro_N_Mux_8_2_28_4_1686_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP498
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4832
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_13 <= dimc_macro_N_Mux_8_2_28_4_1685_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP497
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4829
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_14 <= dimc_macro_N_Mux_8_2_28_4_1684_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_32_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_32_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_32_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP496
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_32_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4826
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_32_15 <= dimc_macro_N_Mux_8_2_28_4_1683_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP495
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4823
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_0 <= dimc_macro_N_Mux_8_2_28_4_1682_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP494
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4820
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_1 <= dimc_macro_N_Mux_8_2_28_4_1681_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP493
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4817
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_2 <= dimc_macro_N_Mux_8_2_28_4_1680_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP492
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4814
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_3 <= dimc_macro_N_Mux_8_2_28_4_1679_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP491
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4811
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_4 <= dimc_macro_N_Mux_8_2_28_4_1678_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP490
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4808
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_5 <= dimc_macro_N_Mux_8_2_28_4_1677_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP489
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4805
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_6 <= dimc_macro_N_Mux_8_2_28_4_1676_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP488
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4802
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_7 <= dimc_macro_N_Mux_8_2_28_4_1675_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP487
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4799
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_8 <= dimc_macro_N_Mux_8_2_28_4_1674_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP486
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4796
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_9 <= dimc_macro_N_Mux_8_2_28_4_1673_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP485
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4793
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_10 <= dimc_macro_N_Mux_8_2_28_4_1672_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP484
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4790
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_11 <= dimc_macro_N_Mux_8_2_28_4_1671_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP483
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4787
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_12 <= dimc_macro_N_Mux_8_2_28_4_1670_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP482
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4784
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_13 <= dimc_macro_N_Mux_8_2_28_4_1669_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP481
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4781
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_14 <= dimc_macro_N_Mux_8_2_28_4_1668_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_33_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_33_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_33_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP480
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_33_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4778
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_33_15 <= dimc_macro_N_Mux_8_2_28_4_1667_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP479
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4775
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_0 <= dimc_macro_N_Mux_8_2_28_4_1666_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP478
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4772
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_1 <= dimc_macro_N_Mux_8_2_28_4_1665_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP477
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4769
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_2 <= dimc_macro_N_Mux_8_2_28_4_1664_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP476
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4766
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_3 <= dimc_macro_N_Mux_8_2_28_4_1663_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP475
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4763
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_4 <= dimc_macro_N_Mux_8_2_28_4_1662_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP474
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4760
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_5 <= dimc_macro_N_Mux_8_2_28_4_1661_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP473
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4757
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_6 <= dimc_macro_N_Mux_8_2_28_4_1660_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP472
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4754
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_7 <= dimc_macro_N_Mux_8_2_28_4_1659_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP471
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4751
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_8 <= dimc_macro_N_Mux_8_2_28_4_1658_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP470
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4748
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_9 <= dimc_macro_N_Mux_8_2_28_4_1657_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP469
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4745
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_10 <= dimc_macro_N_Mux_8_2_28_4_1656_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP468
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4742
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_11 <= dimc_macro_N_Mux_8_2_28_4_1655_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP467
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4739
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_12 <= dimc_macro_N_Mux_8_2_28_4_1654_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP466
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4736
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_13 <= dimc_macro_N_Mux_8_2_28_4_1653_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP465
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4733
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_14 <= dimc_macro_N_Mux_8_2_28_4_1652_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_34_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_34_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_34_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP464
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_34_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4730
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_34_15 <= dimc_macro_N_Mux_8_2_28_4_1651_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP463
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4727
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_0 <= dimc_macro_N_Mux_8_2_28_4_1650_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP462
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4724
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_1 <= dimc_macro_N_Mux_8_2_28_4_1649_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP461
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4721
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_2 <= dimc_macro_N_Mux_8_2_28_4_1648_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP460
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4718
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_3 <= dimc_macro_N_Mux_8_2_28_4_1647_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP459
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4715
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_4 <= dimc_macro_N_Mux_8_2_28_4_1646_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP458
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4712
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_5 <= dimc_macro_N_Mux_8_2_28_4_1645_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP457
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4709
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_6 <= dimc_macro_N_Mux_8_2_28_4_1644_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP456
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4706
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_7 <= dimc_macro_N_Mux_8_2_28_4_1643_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP455
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4703
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_8 <= dimc_macro_N_Mux_8_2_28_4_1642_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP454
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4700
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_9 <= dimc_macro_N_Mux_8_2_28_4_1641_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP453
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4697
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_10 <= dimc_macro_N_Mux_8_2_28_4_1640_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP452
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4694
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_11 <= dimc_macro_N_Mux_8_2_28_4_1639_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP451
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4691
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_12 <= dimc_macro_N_Mux_8_2_28_4_1638_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP450
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4688
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_13 <= dimc_macro_N_Mux_8_2_28_4_1637_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP449
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4685
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_14 <= dimc_macro_N_Mux_8_2_28_4_1636_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_35_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_35_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_35_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP448
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_35_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4682
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_35_15 <= dimc_macro_N_Mux_8_2_28_4_1635_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP447
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4679
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_0 <= dimc_macro_N_Mux_8_2_28_4_1634_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP446
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4676
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_1 <= dimc_macro_N_Mux_8_2_28_4_1633_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP445
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4673
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_2 <= dimc_macro_N_Mux_8_2_28_4_1632_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP444
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4670
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_3 <= dimc_macro_N_Mux_8_2_28_4_1631_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP443
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4667
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_4 <= dimc_macro_N_Mux_8_2_28_4_1630_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP442
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4664
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_5 <= dimc_macro_N_Mux_8_2_28_4_1629_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP441
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4661
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_6 <= dimc_macro_N_Mux_8_2_28_4_1628_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP440
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4658
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_7 <= dimc_macro_N_Mux_8_2_28_4_1627_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP439
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4655
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_8 <= dimc_macro_N_Mux_8_2_28_4_1626_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP438
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4652
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_9 <= dimc_macro_N_Mux_8_2_28_4_1625_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP437
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4649
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_10 <= dimc_macro_N_Mux_8_2_28_4_1624_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP436
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4646
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_11 <= dimc_macro_N_Mux_8_2_28_4_1623_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP435
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4643
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_12 <= dimc_macro_N_Mux_8_2_28_4_1622_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP434
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4640
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_13 <= dimc_macro_N_Mux_8_2_28_4_1621_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP433
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4637
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_14 <= dimc_macro_N_Mux_8_2_28_4_1620_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_36_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_36_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_36_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP432
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_36_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4634
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_36_15 <= dimc_macro_N_Mux_8_2_28_4_1619_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP431
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4631
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_0 <= dimc_macro_N_Mux_8_2_28_4_1618_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP430
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4628
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_1 <= dimc_macro_N_Mux_8_2_28_4_1617_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP429
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4625
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_2 <= dimc_macro_N_Mux_8_2_28_4_1616_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP428
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4622
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_3 <= dimc_macro_N_Mux_8_2_28_4_1615_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP427
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4619
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_4 <= dimc_macro_N_Mux_8_2_28_4_1614_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP426
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4616
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_5 <= dimc_macro_N_Mux_8_2_28_4_1613_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP425
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4613
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_6 <= dimc_macro_N_Mux_8_2_28_4_1612_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP424
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4610
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_7 <= dimc_macro_N_Mux_8_2_28_4_1611_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP423
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4607
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_8 <= dimc_macro_N_Mux_8_2_28_4_1610_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP422
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4604
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_9 <= dimc_macro_N_Mux_8_2_28_4_1609_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP421
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4601
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_10 <= dimc_macro_N_Mux_8_2_28_4_1608_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP420
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4598
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_11 <= dimc_macro_N_Mux_8_2_28_4_1607_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP419
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4595
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_12 <= dimc_macro_N_Mux_8_2_28_4_1606_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP418
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4592
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_13 <= dimc_macro_N_Mux_8_2_28_4_1605_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP417
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4589
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_14 <= dimc_macro_N_Mux_8_2_28_4_1604_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_37_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_37_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_37_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP416
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_37_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4586
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_37_15 <= dimc_macro_N_Mux_8_2_28_4_1603_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP415
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4583
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_0 <= dimc_macro_N_Mux_8_2_28_4_1602_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP414
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4580
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_1 <= dimc_macro_N_Mux_8_2_28_4_1601_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP413
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4577
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_2 <= dimc_macro_N_Mux_8_2_28_4_1600_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP412
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4574
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_3 <= dimc_macro_N_Mux_8_2_28_4_1599_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP411
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4571
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_4 <= dimc_macro_N_Mux_8_2_28_4_1598_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP410
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4568
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_5 <= dimc_macro_N_Mux_8_2_28_4_1597_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP409
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4565
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_6 <= dimc_macro_N_Mux_8_2_28_4_1596_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP408
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4562
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_7 <= dimc_macro_N_Mux_8_2_28_4_1595_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP407
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4559
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_8 <= dimc_macro_N_Mux_8_2_28_4_1594_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP406
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4556
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_9 <= dimc_macro_N_Mux_8_2_28_4_1593_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP405
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4553
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_10 <= dimc_macro_N_Mux_8_2_28_4_1592_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP404
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4550
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_11 <= dimc_macro_N_Mux_8_2_28_4_1591_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP403
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4547
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_12 <= dimc_macro_N_Mux_8_2_28_4_1590_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP402
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4544
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_13 <= dimc_macro_N_Mux_8_2_28_4_1589_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP401
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4541
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_14 <= dimc_macro_N_Mux_8_2_28_4_1588_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_38_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_38_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_38_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP400
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_38_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4538
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_38_15 <= dimc_macro_N_Mux_8_2_28_4_1587_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP399
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4535
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_0 <= dimc_macro_N_Mux_8_2_28_4_1586_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP398
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4532
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_1 <= dimc_macro_N_Mux_8_2_28_4_1585_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP397
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4529
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_2 <= dimc_macro_N_Mux_8_2_28_4_1584_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP396
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4526
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_3 <= dimc_macro_N_Mux_8_2_28_4_1583_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP395
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4523
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_4 <= dimc_macro_N_Mux_8_2_28_4_1582_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP394
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4520
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_5 <= dimc_macro_N_Mux_8_2_28_4_1581_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP393
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4517
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_6 <= dimc_macro_N_Mux_8_2_28_4_1580_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP392
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4514
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_7 <= dimc_macro_N_Mux_8_2_28_4_1579_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP391
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4511
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_8 <= dimc_macro_N_Mux_8_2_28_4_1578_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP390
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4508
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_9 <= dimc_macro_N_Mux_8_2_28_4_1577_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP389
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4505
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_10 <= dimc_macro_N_Mux_8_2_28_4_1576_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP388
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4502
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_11 <= dimc_macro_N_Mux_8_2_28_4_1575_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP387
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4499
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_12 <= dimc_macro_N_Mux_8_2_28_4_1574_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP386
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4496
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_13 <= dimc_macro_N_Mux_8_2_28_4_1573_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP385
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4493
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_14 <= dimc_macro_N_Mux_8_2_28_4_1572_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_39_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_39_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_39_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP384
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_39_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4490
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_39_15 <= dimc_macro_N_Mux_8_2_28_4_1571_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP383
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4487
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_0 <= dimc_macro_N_Mux_8_2_28_4_1570_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP382
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4484
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_1 <= dimc_macro_N_Mux_8_2_28_4_1569_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP381
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4481
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_2 <= dimc_macro_N_Mux_8_2_28_4_1568_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP380
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4478
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_3 <= dimc_macro_N_Mux_8_2_28_4_1567_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP379
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4475
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_4 <= dimc_macro_N_Mux_8_2_28_4_1566_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP378
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4472
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_5 <= dimc_macro_N_Mux_8_2_28_4_1565_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP377
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4469
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_6 <= dimc_macro_N_Mux_8_2_28_4_1564_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP376
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4466
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_7 <= dimc_macro_N_Mux_8_2_28_4_1563_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP375
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4463
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_8 <= dimc_macro_N_Mux_8_2_28_4_1562_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP374
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4460
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_9 <= dimc_macro_N_Mux_8_2_28_4_1561_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP373
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4457
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_10 <= dimc_macro_N_Mux_8_2_28_4_1560_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP372
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4454
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_11 <= dimc_macro_N_Mux_8_2_28_4_1559_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP371
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4451
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_12 <= dimc_macro_N_Mux_8_2_28_4_1558_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP370
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4448
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_13 <= dimc_macro_N_Mux_8_2_28_4_1557_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP369
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4445
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_14 <= dimc_macro_N_Mux_8_2_28_4_1556_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_40_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_40_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_40_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP368
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_40_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4442
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_40_15 <= dimc_macro_N_Mux_8_2_28_4_1555_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP367
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4439
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_0 <= dimc_macro_N_Mux_8_2_28_4_1554_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP366
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4436
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_1 <= dimc_macro_N_Mux_8_2_28_4_1553_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP365
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4433
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_2 <= dimc_macro_N_Mux_8_2_28_4_1552_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP364
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4430
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_3 <= dimc_macro_N_Mux_8_2_28_4_1551_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP363
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4427
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_4 <= dimc_macro_N_Mux_8_2_28_4_1550_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP362
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4424
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_5 <= dimc_macro_N_Mux_8_2_28_4_1549_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP361
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4421
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_6 <= dimc_macro_N_Mux_8_2_28_4_1548_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP360
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4418
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_7 <= dimc_macro_N_Mux_8_2_28_4_1547_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP359
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4415
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_8 <= dimc_macro_N_Mux_8_2_28_4_1546_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP358
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4412
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_9 <= dimc_macro_N_Mux_8_2_28_4_1545_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP357
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4409
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_10 <= dimc_macro_N_Mux_8_2_28_4_1544_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP356
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4406
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_11 <= dimc_macro_N_Mux_8_2_28_4_1543_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP355
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4403
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_12 <= dimc_macro_N_Mux_8_2_28_4_1542_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP354
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4400
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_13 <= dimc_macro_N_Mux_8_2_28_4_1541_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP353
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4397
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_14 <= dimc_macro_N_Mux_8_2_28_4_1540_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_41_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_41_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_41_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP352
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_41_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4394
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_41_15 <= dimc_macro_N_Mux_8_2_28_4_1539_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP351
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4391
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_0 <= dimc_macro_N_Mux_8_2_28_4_1538_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP350
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4388
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_1 <= dimc_macro_N_Mux_8_2_28_4_1537_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP349
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4385
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_2 <= dimc_macro_N_Mux_8_2_28_4_1536_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP348
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4382
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_3 <= dimc_macro_N_Mux_8_2_28_4_1535_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP347
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4379
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_4 <= dimc_macro_N_Mux_8_2_28_4_1534_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP346
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4376
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_5 <= dimc_macro_N_Mux_8_2_28_4_1533_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP345
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4373
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_6 <= dimc_macro_N_Mux_8_2_28_4_1532_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP344
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4370
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_7 <= dimc_macro_N_Mux_8_2_28_4_1531_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP343
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4367
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_8 <= dimc_macro_N_Mux_8_2_28_4_1530_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP342
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4364
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_9 <= dimc_macro_N_Mux_8_2_28_4_1529_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP341
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4361
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_10 <= dimc_macro_N_Mux_8_2_28_4_1528_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP340
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4358
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_11 <= dimc_macro_N_Mux_8_2_28_4_1527_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP339
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4355
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_12 <= dimc_macro_N_Mux_8_2_28_4_1526_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP338
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4352
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_13 <= dimc_macro_N_Mux_8_2_28_4_1525_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP337
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4349
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_14 <= dimc_macro_N_Mux_8_2_28_4_1524_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_42_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_42_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_42_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP336
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_42_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4346
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_42_15 <= dimc_macro_N_Mux_8_2_28_4_1523_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP335
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4343
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_0 <= dimc_macro_N_Mux_8_2_28_4_1522_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP334
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4340
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_1 <= dimc_macro_N_Mux_8_2_28_4_1521_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP333
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4337
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_2 <= dimc_macro_N_Mux_8_2_28_4_1520_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP332
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4334
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_3 <= dimc_macro_N_Mux_8_2_28_4_1519_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP331
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4331
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_4 <= dimc_macro_N_Mux_8_2_28_4_1518_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP330
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4328
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_5 <= dimc_macro_N_Mux_8_2_28_4_1517_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP329
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4325
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_6 <= dimc_macro_N_Mux_8_2_28_4_1516_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP328
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4322
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_7 <= dimc_macro_N_Mux_8_2_28_4_1515_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP327
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4319
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_8 <= dimc_macro_N_Mux_8_2_28_4_1514_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP326
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4316
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_9 <= dimc_macro_N_Mux_8_2_28_4_1513_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP325
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4313
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_10 <= dimc_macro_N_Mux_8_2_28_4_1512_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP324
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4310
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_11 <= dimc_macro_N_Mux_8_2_28_4_1511_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP323
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4307
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_12 <= dimc_macro_N_Mux_8_2_28_4_1510_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP322
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4304
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_13 <= dimc_macro_N_Mux_8_2_28_4_1509_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP321
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4301
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_14 <= dimc_macro_N_Mux_8_2_28_4_1508_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_43_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_43_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_43_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP320
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_43_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4298
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_43_15 <= dimc_macro_N_Mux_8_2_28_4_1507_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP319
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4295
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_0 <= dimc_macro_N_Mux_8_2_28_4_1506_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP318
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4292
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_1 <= dimc_macro_N_Mux_8_2_28_4_1505_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP317
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4289
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_2 <= dimc_macro_N_Mux_8_2_28_4_1504_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP316
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4286
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_3 <= dimc_macro_N_Mux_8_2_28_4_1503_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP315
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4283
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_4 <= dimc_macro_N_Mux_8_2_28_4_1502_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP314
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4280
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_5 <= dimc_macro_N_Mux_8_2_28_4_1501_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP313
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4277
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_6 <= dimc_macro_N_Mux_8_2_28_4_1500_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP312
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4274
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_7 <= dimc_macro_N_Mux_8_2_28_4_1499_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP311
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4271
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_8 <= dimc_macro_N_Mux_8_2_28_4_1498_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP310
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4268
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_9 <= dimc_macro_N_Mux_8_2_28_4_1497_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP309
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4265
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_10 <= dimc_macro_N_Mux_8_2_28_4_1496_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP308
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4262
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_11 <= dimc_macro_N_Mux_8_2_28_4_1495_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP307
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4259
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_12 <= dimc_macro_N_Mux_8_2_28_4_1494_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP306
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4256
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_13 <= dimc_macro_N_Mux_8_2_28_4_1493_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP305
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4253
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_14 <= dimc_macro_N_Mux_8_2_28_4_1492_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_44_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_44_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_44_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP304
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_44_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4250
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_44_15 <= dimc_macro_N_Mux_8_2_28_4_1491_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP303
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4247
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_0 <= dimc_macro_N_Mux_8_2_28_4_1490_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP302
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4244
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_1 <= dimc_macro_N_Mux_8_2_28_4_1489_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP301
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4241
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_2 <= dimc_macro_N_Mux_8_2_28_4_1488_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP300
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4238
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_3 <= dimc_macro_N_Mux_8_2_28_4_1487_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP299
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4235
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_4 <= dimc_macro_N_Mux_8_2_28_4_1486_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP298
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4232
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_5 <= dimc_macro_N_Mux_8_2_28_4_1485_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP297
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4229
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_6 <= dimc_macro_N_Mux_8_2_28_4_1484_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP296
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4226
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_7 <= dimc_macro_N_Mux_8_2_28_4_1483_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP295
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4223
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_8 <= dimc_macro_N_Mux_8_2_28_4_1482_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP294
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4220
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_9 <= dimc_macro_N_Mux_8_2_28_4_1481_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP293
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4217
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_10 <= dimc_macro_N_Mux_8_2_28_4_1480_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP292
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4214
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_11 <= dimc_macro_N_Mux_8_2_28_4_1479_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP291
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4211
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_12 <= dimc_macro_N_Mux_8_2_28_4_1478_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP290
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4208
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_13 <= dimc_macro_N_Mux_8_2_28_4_1477_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP289
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4205
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_14 <= dimc_macro_N_Mux_8_2_28_4_1476_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_45_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_45_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_45_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP288
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_45_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4202
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_45_15 <= dimc_macro_N_Mux_8_2_28_4_1475_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP287
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4199
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_0 <= dimc_macro_N_Mux_8_2_28_4_1474_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP286
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4196
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_1 <= dimc_macro_N_Mux_8_2_28_4_1473_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP285
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4193
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_2 <= dimc_macro_N_Mux_8_2_28_4_1472_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP284
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4190
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_3 <= dimc_macro_N_Mux_8_2_28_4_1471_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP283
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4187
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_4 <= dimc_macro_N_Mux_8_2_28_4_1470_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP282
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4184
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_5 <= dimc_macro_N_Mux_8_2_28_4_1469_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP281
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4181
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_6 <= dimc_macro_N_Mux_8_2_28_4_1468_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP280
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4178
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_7 <= dimc_macro_N_Mux_8_2_28_4_1467_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP279
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4175
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_8 <= dimc_macro_N_Mux_8_2_28_4_1466_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP278
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4172
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_9 <= dimc_macro_N_Mux_8_2_28_4_1465_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP277
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4169
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_10 <= dimc_macro_N_Mux_8_2_28_4_1464_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP276
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4166
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_11 <= dimc_macro_N_Mux_8_2_28_4_1463_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP275
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4163
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_12 <= dimc_macro_N_Mux_8_2_28_4_1462_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP274
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4160
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_13 <= dimc_macro_N_Mux_8_2_28_4_1461_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP273
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4157
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_14 <= dimc_macro_N_Mux_8_2_28_4_1460_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_46_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_46_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_46_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP272
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_46_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4154
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_46_15 <= dimc_macro_N_Mux_8_2_28_4_1459_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP271
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4151
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_0 <= dimc_macro_N_Mux_8_2_28_4_1458_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP270
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4148
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_1 <= dimc_macro_N_Mux_8_2_28_4_1457_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP269
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4145
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_2 <= dimc_macro_N_Mux_8_2_28_4_1456_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP268
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4142
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_3 <= dimc_macro_N_Mux_8_2_28_4_1455_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP267
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4139
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_4 <= dimc_macro_N_Mux_8_2_28_4_1454_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP266
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4136
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_5 <= dimc_macro_N_Mux_8_2_28_4_1453_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP265
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4133
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_6 <= dimc_macro_N_Mux_8_2_28_4_1452_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP264
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4130
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_7 <= dimc_macro_N_Mux_8_2_28_4_1451_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP263
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4127
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_8 <= dimc_macro_N_Mux_8_2_28_4_1450_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP262
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4124
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_9 <= dimc_macro_N_Mux_8_2_28_4_1449_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP261
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4121
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_10 <= dimc_macro_N_Mux_8_2_28_4_1448_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP260
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4118
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_11 <= dimc_macro_N_Mux_8_2_28_4_1447_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP259
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4115
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_12 <= dimc_macro_N_Mux_8_2_28_4_1446_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP258
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4112
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_13 <= dimc_macro_N_Mux_8_2_28_4_1445_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP257
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4109
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_14 <= dimc_macro_N_Mux_8_2_28_4_1444_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_47_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_47_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_47_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP256
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_47_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4106
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_47_15 <= dimc_macro_N_Mux_8_2_28_4_1443_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP255
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4103
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_0 <= dimc_macro_N_Mux_8_2_28_4_1442_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP254
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4100
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_1 <= dimc_macro_N_Mux_8_2_28_4_1441_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP253
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4097
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_2 <= dimc_macro_N_Mux_8_2_28_4_1440_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP252
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4094
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_3 <= dimc_macro_N_Mux_8_2_28_4_1439_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP251
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4091
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_4 <= dimc_macro_N_Mux_8_2_28_4_1438_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP250
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4088
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_5 <= dimc_macro_N_Mux_8_2_28_4_1437_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP249
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4085
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_6 <= dimc_macro_N_Mux_8_2_28_4_1436_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP248
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4082
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_7 <= dimc_macro_N_Mux_8_2_28_4_1435_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP247
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4079
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_8 <= dimc_macro_N_Mux_8_2_28_4_1434_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP246
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4076
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_9 <= dimc_macro_N_Mux_8_2_28_4_1433_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP245
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4073
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_10 <= dimc_macro_N_Mux_8_2_28_4_1432_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP244
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4070
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_11 <= dimc_macro_N_Mux_8_2_28_4_1431_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP243
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4067
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_12 <= dimc_macro_N_Mux_8_2_28_4_1430_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP242
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4064
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_13 <= dimc_macro_N_Mux_8_2_28_4_1429_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP241
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4061
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_14 <= dimc_macro_N_Mux_8_2_28_4_1428_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_48_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_48_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_48_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP240
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_48_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4058
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_48_15 <= dimc_macro_N_Mux_8_2_28_4_1427_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP239
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4055
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_0 <= dimc_macro_N_Mux_8_2_28_4_1426_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP238
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4052
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_1 <= dimc_macro_N_Mux_8_2_28_4_1425_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP237
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4049
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_2 <= dimc_macro_N_Mux_8_2_28_4_1424_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP236
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4046
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_3 <= dimc_macro_N_Mux_8_2_28_4_1423_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP235
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4043
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_4 <= dimc_macro_N_Mux_8_2_28_4_1422_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP234
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4040
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_5 <= dimc_macro_N_Mux_8_2_28_4_1421_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP233
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4037
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_6 <= dimc_macro_N_Mux_8_2_28_4_1420_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP232
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4034
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_7 <= dimc_macro_N_Mux_8_2_28_4_1419_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP231
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4031
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_8 <= dimc_macro_N_Mux_8_2_28_4_1418_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP230
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4028
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_9 <= dimc_macro_N_Mux_8_2_28_4_1417_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP229
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4025
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_10 <= dimc_macro_N_Mux_8_2_28_4_1416_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP228
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4022
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_11 <= dimc_macro_N_Mux_8_2_28_4_1415_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP227
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4019
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_12 <= dimc_macro_N_Mux_8_2_28_4_1414_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP226
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4016
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_13 <= dimc_macro_N_Mux_8_2_28_4_1413_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP225
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4013
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_14 <= dimc_macro_N_Mux_8_2_28_4_1412_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_49_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_49_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_49_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP224
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_49_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4010
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_49_15 <= dimc_macro_N_Mux_8_2_28_4_1411_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP223
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4007
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_0 <= dimc_macro_N_Mux_8_2_28_4_1410_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP222
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4004
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_1 <= dimc_macro_N_Mux_8_2_28_4_1409_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP221
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP4001
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_2 <= dimc_macro_N_Mux_8_2_28_4_1408_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP220
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3998
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_3 <= dimc_macro_N_Mux_8_2_28_4_1407_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP219
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3995
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_4 <= dimc_macro_N_Mux_8_2_28_4_1406_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP218
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3992
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_5 <= dimc_macro_N_Mux_8_2_28_4_1405_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP217
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3989
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_6 <= dimc_macro_N_Mux_8_2_28_4_1404_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP216
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3986
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_7 <= dimc_macro_N_Mux_8_2_28_4_1403_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP215
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3983
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_8 <= dimc_macro_N_Mux_8_2_28_4_1402_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP214
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3980
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_9 <= dimc_macro_N_Mux_8_2_28_4_1401_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP213
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3977
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_10 <= dimc_macro_N_Mux_8_2_28_4_1400_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP212
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3974
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_11 <= dimc_macro_N_Mux_8_2_28_4_1399_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP211
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3971
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_12 <= dimc_macro_N_Mux_8_2_28_4_1398_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP210
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3968
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_13 <= dimc_macro_N_Mux_8_2_28_4_1397_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP209
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3965
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_14 <= dimc_macro_N_Mux_8_2_28_4_1396_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_50_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_50_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_50_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP208
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_50_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3962
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_50_15 <= dimc_macro_N_Mux_8_2_28_4_1395_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP207
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3959
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_0 <= dimc_macro_N_Mux_8_2_28_4_1394_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP206
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3956
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_1 <= dimc_macro_N_Mux_8_2_28_4_1393_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP205
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3953
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_2 <= dimc_macro_N_Mux_8_2_28_4_1392_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP204
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3950
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_3 <= dimc_macro_N_Mux_8_2_28_4_1391_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP203
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3947
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_4 <= dimc_macro_N_Mux_8_2_28_4_1390_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP202
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3944
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_5 <= dimc_macro_N_Mux_8_2_28_4_1389_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP201
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3941
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_6 <= dimc_macro_N_Mux_8_2_28_4_1388_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP200
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3938
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_7 <= dimc_macro_N_Mux_8_2_28_4_1387_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP199
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3935
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_8 <= dimc_macro_N_Mux_8_2_28_4_1386_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP198
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3932
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_9 <= dimc_macro_N_Mux_8_2_28_4_1385_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP197
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3929
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_10 <= dimc_macro_N_Mux_8_2_28_4_1384_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP196
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3926
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_11 <= dimc_macro_N_Mux_8_2_28_4_1383_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP195
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3923
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_12 <= dimc_macro_N_Mux_8_2_28_4_1382_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP194
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3920
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_13 <= dimc_macro_N_Mux_8_2_28_4_1381_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP193
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3917
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_14 <= dimc_macro_N_Mux_8_2_28_4_1380_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_51_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_51_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_51_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP192
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_51_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3914
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_51_15 <= dimc_macro_N_Mux_8_2_28_4_1379_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP191
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3911
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_0 <= dimc_macro_N_Mux_8_2_28_4_1378_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP190
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3908
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_1 <= dimc_macro_N_Mux_8_2_28_4_1377_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP189
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3905
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_2 <= dimc_macro_N_Mux_8_2_28_4_1376_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP188
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3902
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_3 <= dimc_macro_N_Mux_8_2_28_4_1375_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP187
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3899
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_4 <= dimc_macro_N_Mux_8_2_28_4_1374_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP186
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3896
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_5 <= dimc_macro_N_Mux_8_2_28_4_1373_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP185
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3893
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_6 <= dimc_macro_N_Mux_8_2_28_4_1372_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP184
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3890
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_7 <= dimc_macro_N_Mux_8_2_28_4_1371_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP183
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3887
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_8 <= dimc_macro_N_Mux_8_2_28_4_1370_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP182
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3884
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_9 <= dimc_macro_N_Mux_8_2_28_4_1369_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP181
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3881
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_10 <= dimc_macro_N_Mux_8_2_28_4_1368_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP180
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3878
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_11 <= dimc_macro_N_Mux_8_2_28_4_1367_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP179
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3875
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_12 <= dimc_macro_N_Mux_8_2_28_4_1366_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP178
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3872
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_13 <= dimc_macro_N_Mux_8_2_28_4_1365_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP177
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3869
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_14 <= dimc_macro_N_Mux_8_2_28_4_1364_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_52_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_52_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_52_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP176
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_52_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3866
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_52_15 <= dimc_macro_N_Mux_8_2_28_4_1363_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP175
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3863
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_0 <= dimc_macro_N_Mux_8_2_28_4_1362_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP174
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3860
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_1 <= dimc_macro_N_Mux_8_2_28_4_1361_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP173
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3857
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_2 <= dimc_macro_N_Mux_8_2_28_4_1360_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP172
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3854
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_3 <= dimc_macro_N_Mux_8_2_28_4_1359_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP171
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3851
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_4 <= dimc_macro_N_Mux_8_2_28_4_1358_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP170
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3848
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_5 <= dimc_macro_N_Mux_8_2_28_4_1357_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP169
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3845
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_6 <= dimc_macro_N_Mux_8_2_28_4_1356_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP168
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3842
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_7 <= dimc_macro_N_Mux_8_2_28_4_1355_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP167
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3839
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_8 <= dimc_macro_N_Mux_8_2_28_4_1354_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP166
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3836
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_9 <= dimc_macro_N_Mux_8_2_28_4_1353_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP165
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3833
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_10 <= dimc_macro_N_Mux_8_2_28_4_1352_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP164
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3830
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_11 <= dimc_macro_N_Mux_8_2_28_4_1351_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP163
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3827
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_12 <= dimc_macro_N_Mux_8_2_28_4_1350_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP162
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3824
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_13 <= dimc_macro_N_Mux_8_2_28_4_1349_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP161
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3821
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_14 <= dimc_macro_N_Mux_8_2_28_4_1348_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_53_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_53_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_53_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP160
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_53_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3818
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_53_15 <= dimc_macro_N_Mux_8_2_28_4_1347_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP159
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3815
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_0 <= dimc_macro_N_Mux_8_2_28_4_1346_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP158
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3812
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_1 <= dimc_macro_N_Mux_8_2_28_4_1345_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP157
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3809
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_2 <= dimc_macro_N_Mux_8_2_28_4_1344_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP156
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3806
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_3 <= dimc_macro_N_Mux_8_2_28_4_1343_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP155
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3803
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_4 <= dimc_macro_N_Mux_8_2_28_4_1342_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP154
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3800
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_5 <= dimc_macro_N_Mux_8_2_28_4_1341_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP153
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3797
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_6 <= dimc_macro_N_Mux_8_2_28_4_1340_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP152
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3794
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_7 <= dimc_macro_N_Mux_8_2_28_4_1339_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP151
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3791
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_8 <= dimc_macro_N_Mux_8_2_28_4_1338_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP150
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3788
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_9 <= dimc_macro_N_Mux_8_2_28_4_1337_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP149
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3785
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_10 <= dimc_macro_N_Mux_8_2_28_4_1336_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP148
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3782
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_11 <= dimc_macro_N_Mux_8_2_28_4_1335_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP147
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3779
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_12 <= dimc_macro_N_Mux_8_2_28_4_1334_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP146
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3776
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_13 <= dimc_macro_N_Mux_8_2_28_4_1333_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP145
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3773
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_14 <= dimc_macro_N_Mux_8_2_28_4_1332_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_54_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_54_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_54_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP144
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_54_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3770
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_54_15 <= dimc_macro_N_Mux_8_2_28_4_1331_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP143
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3767
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_0 <= dimc_macro_N_Mux_8_2_28_4_1330_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP142
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3764
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_1 <= dimc_macro_N_Mux_8_2_28_4_1329_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP141
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3761
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_2 <= dimc_macro_N_Mux_8_2_28_4_1328_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP140
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3758
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_3 <= dimc_macro_N_Mux_8_2_28_4_1327_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP139
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3755
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_4 <= dimc_macro_N_Mux_8_2_28_4_1326_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP138
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3752
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_5 <= dimc_macro_N_Mux_8_2_28_4_1325_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP137
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3749
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_6 <= dimc_macro_N_Mux_8_2_28_4_1324_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP136
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3746
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_7 <= dimc_macro_N_Mux_8_2_28_4_1323_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP135
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3743
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_8 <= dimc_macro_N_Mux_8_2_28_4_1322_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP134
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3740
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_9 <= dimc_macro_N_Mux_8_2_28_4_1321_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP133
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3737
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_10 <= dimc_macro_N_Mux_8_2_28_4_1320_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP132
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3734
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_11 <= dimc_macro_N_Mux_8_2_28_4_1319_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP131
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3731
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_12 <= dimc_macro_N_Mux_8_2_28_4_1318_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP130
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3728
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_13 <= dimc_macro_N_Mux_8_2_28_4_1317_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP129
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3725
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_14 <= dimc_macro_N_Mux_8_2_28_4_1316_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_55_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_55_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_55_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP128
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_55_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3722
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_55_15 <= dimc_macro_N_Mux_8_2_28_4_1315_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP127
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3719
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_0 <= dimc_macro_N_Mux_8_2_28_4_1314_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP126
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3716
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_1 <= dimc_macro_N_Mux_8_2_28_4_1313_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP125
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3713
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_2 <= dimc_macro_N_Mux_8_2_28_4_1312_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP124
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3710
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_3 <= dimc_macro_N_Mux_8_2_28_4_1311_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP123
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3707
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_4 <= dimc_macro_N_Mux_8_2_28_4_1310_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP122
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3704
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_5 <= dimc_macro_N_Mux_8_2_28_4_1309_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP121
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3701
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_6 <= dimc_macro_N_Mux_8_2_28_4_1308_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP120
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3698
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_7 <= dimc_macro_N_Mux_8_2_28_4_1307_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP119
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3695
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_8 <= dimc_macro_N_Mux_8_2_28_4_1306_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP118
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3692
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_9 <= dimc_macro_N_Mux_8_2_28_4_1305_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP117
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3689
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_10 <= dimc_macro_N_Mux_8_2_28_4_1304_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP116
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3686
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_11 <= dimc_macro_N_Mux_8_2_28_4_1303_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP115
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3683
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_12 <= dimc_macro_N_Mux_8_2_28_4_1302_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP114
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3680
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_13 <= dimc_macro_N_Mux_8_2_28_4_1301_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP113
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3677
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_14 <= dimc_macro_N_Mux_8_2_28_4_1300_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_56_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_56_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_56_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP112
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_56_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3674
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_56_15 <= dimc_macro_N_Mux_8_2_28_4_1299_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP111
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3671
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_0 <= dimc_macro_N_Mux_8_2_28_4_1298_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP110
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3668
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_1 <= dimc_macro_N_Mux_8_2_28_4_1297_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP109
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3665
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_2 <= dimc_macro_N_Mux_8_2_28_4_1296_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP108
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3662
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_3 <= dimc_macro_N_Mux_8_2_28_4_1295_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP107
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3659
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_4 <= dimc_macro_N_Mux_8_2_28_4_1294_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP106
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3656
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_5 <= dimc_macro_N_Mux_8_2_28_4_1293_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP105
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3653
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_6 <= dimc_macro_N_Mux_8_2_28_4_1292_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP104
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3650
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_7 <= dimc_macro_N_Mux_8_2_28_4_1291_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP103
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3647
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_8 <= dimc_macro_N_Mux_8_2_28_4_1290_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP102
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3644
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_9 <= dimc_macro_N_Mux_8_2_28_4_1289_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP101
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3641
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_10 <= dimc_macro_N_Mux_8_2_28_4_1288_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP100
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3638
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_11 <= dimc_macro_N_Mux_8_2_28_4_1287_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP99
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3635
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_12 <= dimc_macro_N_Mux_8_2_28_4_1286_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP98
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3632
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_13 <= dimc_macro_N_Mux_8_2_28_4_1285_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP97
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3629
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_14 <= dimc_macro_N_Mux_8_2_28_4_1284_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_57_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_57_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_57_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP96
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_57_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3626
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_57_15 <= dimc_macro_N_Mux_8_2_28_4_1283_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP95
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3623
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_0 <= dimc_macro_N_Mux_8_2_28_4_1282_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP94
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3620
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_1 <= dimc_macro_N_Mux_8_2_28_4_1281_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP93
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3617
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_2 <= dimc_macro_N_Mux_8_2_28_4_1280_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP92
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3614
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_3 <= dimc_macro_N_Mux_8_2_28_4_1279_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP91
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3611
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_4 <= dimc_macro_N_Mux_8_2_28_4_1278_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP90
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3608
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_5 <= dimc_macro_N_Mux_8_2_28_4_1277_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP89
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3605
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_6 <= dimc_macro_N_Mux_8_2_28_4_1276_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP88
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3602
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_7 <= dimc_macro_N_Mux_8_2_28_4_1275_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP87
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3599
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_8 <= dimc_macro_N_Mux_8_2_28_4_1274_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP86
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3596
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_9 <= dimc_macro_N_Mux_8_2_28_4_1273_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP85
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3593
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_10 <= dimc_macro_N_Mux_8_2_28_4_1272_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP84
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3590
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_11 <= dimc_macro_N_Mux_8_2_28_4_1271_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP83
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3587
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_12 <= dimc_macro_N_Mux_8_2_28_4_1270_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP82
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3584
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_13 <= dimc_macro_N_Mux_8_2_28_4_1269_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP81
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3581
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_14 <= dimc_macro_N_Mux_8_2_28_4_1268_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_58_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_58_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_58_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP80
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_58_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3578
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_58_15 <= dimc_macro_N_Mux_8_2_28_4_1267_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP79
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3575
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_0 <= dimc_macro_N_Mux_8_2_28_4_1266_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP78
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3572
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_1 <= dimc_macro_N_Mux_8_2_28_4_1265_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP77
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3569
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_2 <= dimc_macro_N_Mux_8_2_28_4_1264_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP76
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3566
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_3 <= dimc_macro_N_Mux_8_2_28_4_1263_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP75
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3563
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_4 <= dimc_macro_N_Mux_8_2_28_4_1262_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP74
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3560
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_5 <= dimc_macro_N_Mux_8_2_28_4_1261_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP73
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3557
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_6 <= dimc_macro_N_Mux_8_2_28_4_1260_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP72
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3554
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_7 <= dimc_macro_N_Mux_8_2_28_4_1259_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP71
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3551
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_8 <= dimc_macro_N_Mux_8_2_28_4_1258_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP70
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3548
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_9 <= dimc_macro_N_Mux_8_2_28_4_1257_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP69
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3545
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_10 <= dimc_macro_N_Mux_8_2_28_4_1256_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP68
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3542
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_11 <= dimc_macro_N_Mux_8_2_28_4_1255_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP67
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3539
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_12 <= dimc_macro_N_Mux_8_2_28_4_1254_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP66
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3536
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_13 <= dimc_macro_N_Mux_8_2_28_4_1253_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP65
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3533
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_14 <= dimc_macro_N_Mux_8_2_28_4_1252_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_59_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_59_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_59_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP64
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_59_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3530
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_59_15 <= dimc_macro_N_Mux_8_2_28_4_1251_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP63
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3527
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_0 <= dimc_macro_N_Mux_8_2_28_4_1250_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP62
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3524
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_1 <= dimc_macro_N_Mux_8_2_28_4_1249_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP61
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3521
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_2 <= dimc_macro_N_Mux_8_2_28_4_1248_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP60
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3518
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_3 <= dimc_macro_N_Mux_8_2_28_4_1247_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP59
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3515
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_4 <= dimc_macro_N_Mux_8_2_28_4_1246_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP58
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3512
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_5 <= dimc_macro_N_Mux_8_2_28_4_1245_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP57
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3509
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_6 <= dimc_macro_N_Mux_8_2_28_4_1244_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP56
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3506
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_7 <= dimc_macro_N_Mux_8_2_28_4_1243_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP55
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3503
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_8 <= dimc_macro_N_Mux_8_2_28_4_1242_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP54
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3500
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_9 <= dimc_macro_N_Mux_8_2_28_4_1241_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP53
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3497
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_10 <= dimc_macro_N_Mux_8_2_28_4_1240_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP52
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3494
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_11 <= dimc_macro_N_Mux_8_2_28_4_1239_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP51
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3491
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_12 <= dimc_macro_N_Mux_8_2_28_4_1238_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP50
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3488
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_13 <= dimc_macro_N_Mux_8_2_28_4_1237_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP49
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3485
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_14 <= dimc_macro_N_Mux_8_2_28_4_1236_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_60_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_60_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_60_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP48
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_60_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3482
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_60_15 <= dimc_macro_N_Mux_8_2_28_4_1235_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP47
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3479
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_0 <= dimc_macro_N_Mux_8_2_28_4_1234_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP46
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3476
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_1 <= dimc_macro_N_Mux_8_2_28_4_1233_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP45
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3473
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_2 <= dimc_macro_N_Mux_8_2_28_4_1232_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP44
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3470
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_3 <= dimc_macro_N_Mux_8_2_28_4_1231_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP43
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3467
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_4 <= dimc_macro_N_Mux_8_2_28_4_1230_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP42
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3464
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_5 <= dimc_macro_N_Mux_8_2_28_4_1229_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP41
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3461
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_6 <= dimc_macro_N_Mux_8_2_28_4_1228_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP40
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3458
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_7 <= dimc_macro_N_Mux_8_2_28_4_1227_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP39
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3455
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_8 <= dimc_macro_N_Mux_8_2_28_4_1226_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP38
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3452
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_9 <= dimc_macro_N_Mux_8_2_28_4_1225_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP37
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3449
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_10 <= dimc_macro_N_Mux_8_2_28_4_1224_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP36
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3446
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_11 <= dimc_macro_N_Mux_8_2_28_4_1223_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP35
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3443
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_12 <= dimc_macro_N_Mux_8_2_28_4_1222_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP34
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3440
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_13 <= dimc_macro_N_Mux_8_2_28_4_1221_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP33
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3437
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_14 <= dimc_macro_N_Mux_8_2_28_4_1220_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_61_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_61_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_61_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP32
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_61_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3434
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_61_15 <= dimc_macro_N_Mux_8_2_28_4_1219_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP31
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3431
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_0 <= dimc_macro_N_Mux_8_2_28_4_1218_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP30
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3428
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_1 <= dimc_macro_N_Mux_8_2_28_4_1217_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP29
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3425
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_2 <= dimc_macro_N_Mux_8_2_28_4_1216_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP28
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3422
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_3 <= dimc_macro_N_Mux_8_2_28_4_1215_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP27
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3419
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_4 <= dimc_macro_N_Mux_8_2_28_4_1214_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP26
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3416
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_5 <= dimc_macro_N_Mux_8_2_28_4_1213_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP25
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3413
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_6 <= dimc_macro_N_Mux_8_2_28_4_1212_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP24
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3410
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_7 <= dimc_macro_N_Mux_8_2_28_4_1211_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP23
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3407
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_8 <= dimc_macro_N_Mux_8_2_28_4_1210_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP22
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3404
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_9 <= dimc_macro_N_Mux_8_2_28_4_1209_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP21
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3401
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_10 <= dimc_macro_N_Mux_8_2_28_4_1208_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP20
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3398
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_11 <= dimc_macro_N_Mux_8_2_28_4_1207_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP19
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3395
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_12 <= dimc_macro_N_Mux_8_2_28_4_1206_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP18
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3392
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_13 <= dimc_macro_N_Mux_8_2_28_4_1205_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP17
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3389
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_14 <= dimc_macro_N_Mux_8_2_28_4_1204_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_62_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_62_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_62_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP16
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_62_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3386
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_62_15 <= dimc_macro_N_Mux_8_2_28_4_1203_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_0
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_0
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP15
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_0 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3383
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_0 <= dimc_macro_N_Mux_8_2_28_4_1202_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_1
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_1
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP14
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_1 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3380
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_1 <= dimc_macro_N_Mux_8_2_28_4_1201_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_2
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_2
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP13
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_2 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3377
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_2 <= dimc_macro_N_Mux_8_2_28_4_1200_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_3
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_3
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP12
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_3 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3374
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_3 <= dimc_macro_N_Mux_8_2_28_4_1199_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_4
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_4
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP11
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_4 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3371
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_4 <= dimc_macro_N_Mux_8_2_28_4_1198_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_5
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_5
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP10
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_5 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3368
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_5 <= dimc_macro_N_Mux_8_2_28_4_1197_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_6
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_6
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP9
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_6 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3365
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_6 <= dimc_macro_N_Mux_8_2_28_4_1196_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_7
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_7
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP8
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_7 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3362
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_7 <= dimc_macro_N_Mux_8_2_28_4_1195_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_8
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_8
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP7
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_8 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3359
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_8 <= dimc_macro_N_Mux_8_2_28_4_1194_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_9
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_9
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP6
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_9 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3356
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_9 <= dimc_macro_N_Mux_8_2_28_4_1193_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_10
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_10
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP5
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_10 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3353
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_10 <= dimc_macro_N_Mux_8_2_28_4_1192_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_11
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_11
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP4
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_11 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3350
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_11 <= dimc_macro_N_Mux_8_2_28_4_1191_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_12
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_12
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP3
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_12 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3347
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_12 <= dimc_macro_N_Mux_8_2_28_4_1190_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_13
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_13
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP2
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_13 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3344
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_13 <= dimc_macro_N_Mux_8_2_28_4_1189_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_14
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_14
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP1
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_14 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3341
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_14 <= dimc_macro_N_Mux_8_2_28_4_1188_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_process:dimc_macro/drive_macro_array_63_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_macro_array_63_15
    // at: dimc_detail_model.cc:15:21
    // at: dimc_detail_model.cc:54:13
    // at: dimc_detail_model.cc:64:59
    // at: dimc_detail_model.cc:66:29
    // at: dimc_detail_model.cc:99:59
    
    always @(posedge clk or negedge rst)
      begin : drive_macro_array_63_15
        if (rst == 1'b0) 
          begin
            // op:f_request_handler/OP0
            // at: dimc_detail_model.cc:15:21
            // Call Stack: 
            // in function f_request_handler called from dimc_detail_model.cc:15:21
            macro_array_63_15 <= 8'd000;
          end 
        else 
          begin
            case (global_state) 
              3'd0, 3'd1, 3'd3, 3'd4: 
                begin
                  if (dimc_macro_And_1Ux1U_1U_4_2_out1 && RE_) 
                    begin
                      // op:f_request_handler/OP3338
                      // at: dimc_detail_model.cc:66:29
                      // Call Stack: 
                      // in function f_request_handler called from dimc_detail_model.cc:66:29
                      macro_array_63_15 <= dimc_macro_N_Mux_8_2_28_4_1187_out1;
                    end 
                end
            endcase
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_1
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:49:35
    assign dimc_macro_Not_1U_1U_4_1_out1 = !PREC_;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:49:32
    assign dimc_macro_And_1Ux1U_1U_4_2_out1 = dimc_macro_Not_1U_1U_4_1_out1 & PREC;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_3_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_3_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_3_in1 = WL[1];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_3
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_3_out1 = !dimc_macro_Not_1U_1U_4_3_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_4
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_4
        if (WL[0]) 
          begin
            dimc_macro_N_Mux_1_2_43_4_4_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_4_out1 = dimc_macro_Not_1U_1U_4_3_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_5_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_5_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_5_in1 = WL[2];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_5
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_5_out1 = !dimc_macro_Not_1U_1U_4_5_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_6
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_6_out1 = dimc_macro_Not_1U_1U_4_5_out1 & dimc_macro_N_Mux_1_2_43_4_4_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_7_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_7_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_7_in1 = WL[5];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_7
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_7_out1 = !dimc_macro_Not_1U_1U_4_7_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_8_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_8_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_8_in1 = WL[3];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_8
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_8_out1 = !dimc_macro_Not_1U_1U_4_8_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_2217_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_2217_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_2217_ctrl1 = WL[4];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_2217
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_2217
        if (dimc_macro_N_Mux_1_2_43_4_2217_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_2217_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_2217_out1 = dimc_macro_Not_1U_1U_4_7_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_10_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_10_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_10_in1 = WL[6];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_10
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_10_out1 = !dimc_macro_Not_1U_1U_4_10_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_11_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_11_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_11_in1 = WL[9];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_11
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_11_out1 = !dimc_macro_Not_1U_1U_4_11_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_12
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_12
        if (dimc_macro_And_1Ux1U_1U_4_6_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_12_out1 = dimc_macro_Not_1U_1U_4_8_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_12_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_13
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_13_out1 = dimc_macro_Not_1U_1U_4_10_out1 & dimc_macro_N_Mux_1_2_43_4_2217_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_14_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_14_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_14_ctrl1 = WL[8];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_14
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_14
        if (dimc_macro_N_Mux_1_2_43_4_14_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_14_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_14_out1 = dimc_macro_Not_1U_1U_4_11_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_15_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_15_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_15_in1 = WL[10];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_15
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_15_out1 = !dimc_macro_Not_1U_1U_4_15_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_16_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_16_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_16_in1 = WL[17];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_16
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_16_out1 = !dimc_macro_Not_1U_1U_4_16_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_17_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_17_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_17_in1 = WL[33];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_17
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_17_out1 = !dimc_macro_Not_1U_1U_4_17_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_18
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_18_out1 = dimc_macro_And_1Ux1U_1U_4_13_out1 & dimc_macro_N_Mux_1_2_42_4_12_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_19
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_19_out1 = dimc_macro_Not_1U_1U_4_15_out1 & dimc_macro_N_Mux_1_2_43_4_14_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_20_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_20_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_20_ctrl1 = WL[16];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_20
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_20
        if (dimc_macro_N_Mux_1_2_43_4_20_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_20_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_20_out1 = dimc_macro_Not_1U_1U_4_16_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_21_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_21_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_21_in1 = WL[18];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_21
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_21_out1 = !dimc_macro_Not_1U_1U_4_21_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_22_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_22_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_22_ctrl1 = WL[32];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_22
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_22
        if (dimc_macro_N_Mux_1_2_43_4_22_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_22_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_22_out1 = dimc_macro_Not_1U_1U_4_17_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_23_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_23_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_23_in1 = WL[34];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_23
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_23_out1 = !dimc_macro_Not_1U_1U_4_23_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_24_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_24_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_24_in1 = WL[7];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_24
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_24_out1 = !dimc_macro_Not_1U_1U_4_24_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_25_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_25_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_25_in1 = WL[11];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_25
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_25_out1 = !dimc_macro_Not_1U_1U_4_25_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_26_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_26_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_26_in1 = WL[13];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_26
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_26_out1 = !dimc_macro_Not_1U_1U_4_26_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_27
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_27_out1 = dimc_macro_Not_1U_1U_4_21_out1 & dimc_macro_N_Mux_1_2_43_4_20_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_28_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_28_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_28_in1 = WL[21];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_28
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_28_out1 = !dimc_macro_Not_1U_1U_4_28_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_29
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_29_out1 = dimc_macro_Not_1U_1U_4_23_out1 & dimc_macro_N_Mux_1_2_43_4_22_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_30_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_30_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_30_in1 = WL[37];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_30
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_30_out1 = !dimc_macro_Not_1U_1U_4_30_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_31
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_31
        if (dimc_macro_And_1Ux1U_1U_4_18_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_31_out1 = dimc_macro_Not_1U_1U_4_24_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_31_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_32
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_32
        if (dimc_macro_And_1Ux1U_1U_4_19_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_32_out1 = dimc_macro_Not_1U_1U_4_25_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_32_out1 = 1'b0;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_33_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_33_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_33_ctrl1 = WL[12];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_33
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_33
        if (dimc_macro_N_Mux_1_2_43_4_33_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_33_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_33_out1 = dimc_macro_Not_1U_1U_4_26_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_34_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_34_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_34_in1 = WL[14];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_34
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_34_out1 = !dimc_macro_Not_1U_1U_4_34_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_35_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_35_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_35_in1 = WL[19];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_35
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_35_out1 = !dimc_macro_Not_1U_1U_4_35_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_2244_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_2244_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_2244_ctrl1 = WL[20];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_2244
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_2244
        if (dimc_macro_N_Mux_1_2_43_4_2244_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_2244_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_2244_out1 = dimc_macro_Not_1U_1U_4_28_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_37_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_37_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_37_in1 = WL[22];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_37
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_37_out1 = !dimc_macro_Not_1U_1U_4_37_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_38_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_38_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_38_in1 = WL[25];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_38
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_38_out1 = !dimc_macro_Not_1U_1U_4_38_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_39_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_39_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_39_in1 = WL[35];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_39
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_39_out1 = !dimc_macro_Not_1U_1U_4_39_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_40_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_40_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_40_ctrl1 = WL[36];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_40
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_40
        if (dimc_macro_N_Mux_1_2_43_4_40_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_40_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_40_out1 = dimc_macro_Not_1U_1U_4_30_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_41_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_41_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_41_in1 = WL[38];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_41
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_41_out1 = !dimc_macro_Not_1U_1U_4_41_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_42_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_42_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_42_in1 = WL[41];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_42
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_42_out1 = !dimc_macro_Not_1U_1U_4_42_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_43_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_43_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_43_in1 = WL[49];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_43
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_43_out1 = !dimc_macro_Not_1U_1U_4_43_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_44
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_44_out1 = dimc_macro_Not_1U_1U_4_34_out1 & dimc_macro_N_Mux_1_2_43_4_33_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_45
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_45_out1 = dimc_macro_N_Mux_1_2_42_4_31_out1 & dimc_macro_N_Mux_1_2_42_4_32_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_46
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_46
        if (dimc_macro_And_1Ux1U_1U_4_27_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_46_out1 = dimc_macro_Not_1U_1U_4_35_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_46_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_47
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_47_out1 = dimc_macro_Not_1U_1U_4_37_out1 & dimc_macro_N_Mux_1_2_43_4_2244_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_48_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_48_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_48_ctrl1 = WL[24];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_48
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_48
        if (dimc_macro_N_Mux_1_2_43_4_48_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_48_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_48_out1 = dimc_macro_Not_1U_1U_4_38_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_49_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_49_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_49_in1 = WL[26];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_49
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_49_out1 = !dimc_macro_Not_1U_1U_4_49_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_50
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_50
        if (dimc_macro_And_1Ux1U_1U_4_29_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_50_out1 = dimc_macro_Not_1U_1U_4_39_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_50_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_51
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_51_out1 = dimc_macro_Not_1U_1U_4_41_out1 & dimc_macro_N_Mux_1_2_43_4_40_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_2260_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_2260_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_2260_ctrl1 = WL[40];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_2260
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_2260
        if (dimc_macro_N_Mux_1_2_43_4_2260_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_2260_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_2260_out1 = dimc_macro_Not_1U_1U_4_42_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_53_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_53_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_53_in1 = WL[42];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_53
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_53_out1 = !dimc_macro_Not_1U_1U_4_53_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_2262_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_2262_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_2262_ctrl1 = WL[48];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_2262
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_2262
        if (dimc_macro_N_Mux_1_2_43_4_2262_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_2262_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_2262_out1 = dimc_macro_Not_1U_1U_4_43_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_55_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_55_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_55_in1 = WL[50];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_55
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_55_out1 = !dimc_macro_Not_1U_1U_4_55_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_56
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_56_out1 = dimc_macro_And_1Ux1U_1U_4_45_out1 & dimc_macro_And_1Ux1U_1U_4_44_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_57
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_57_out1 = dimc_macro_And_1Ux1U_1U_4_47_out1 & dimc_macro_N_Mux_1_2_42_4_46_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_58
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_58_out1 = dimc_macro_Not_1U_1U_4_49_out1 & dimc_macro_N_Mux_1_2_43_4_48_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_59_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_59_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_59_in1 = WL[29];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_59
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_59_out1 = !dimc_macro_Not_1U_1U_4_59_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_60
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_60_out1 = dimc_macro_And_1Ux1U_1U_4_51_out1 & dimc_macro_N_Mux_1_2_42_4_50_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_61
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_61_out1 = dimc_macro_Not_1U_1U_4_53_out1 & dimc_macro_N_Mux_1_2_43_4_2260_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_62
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_62_out1 = dimc_macro_Not_1U_1U_4_55_out1 & dimc_macro_N_Mux_1_2_43_4_2262_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_63_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_63_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_63_in1 = WL[53];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_63
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_63_out1 = !dimc_macro_Not_1U_1U_4_63_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_64_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_64_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_64_in1 = WL[15];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_64
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_64_out1 = !dimc_macro_Not_1U_1U_4_64_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_65_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_65_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_65_in1 = WL[23];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_65
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_65_out1 = !dimc_macro_Not_1U_1U_4_65_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_66_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_66_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_66_in1 = WL[27];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_66
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_66_out1 = !dimc_macro_Not_1U_1U_4_66_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_67_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_67_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_67_ctrl1 = WL[28];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_67
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_67
        if (dimc_macro_N_Mux_1_2_43_4_67_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_67_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_67_out1 = dimc_macro_Not_1U_1U_4_59_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_68_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_68_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_68_in1 = WL[30];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_68
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_68_out1 = !dimc_macro_Not_1U_1U_4_68_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_69_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_69_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_69_in1 = WL[39];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_69
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_69_out1 = !dimc_macro_Not_1U_1U_4_69_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_70_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_70_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_70_in1 = WL[43];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_70
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_70_out1 = !dimc_macro_Not_1U_1U_4_70_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_71_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_71_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_71_in1 = WL[45];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_71
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_71_out1 = !dimc_macro_Not_1U_1U_4_71_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_72_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_72_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_72_in1 = WL[51];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_72
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_72_out1 = !dimc_macro_Not_1U_1U_4_72_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_73_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_73_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_73_ctrl1 = WL[52];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_73
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_73
        if (dimc_macro_N_Mux_1_2_43_4_73_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_73_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_73_out1 = dimc_macro_Not_1U_1U_4_63_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_74_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_74_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_74_in1 = WL[54];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_74
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_74_out1 = !dimc_macro_Not_1U_1U_4_74_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_75_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_75_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_75_in1 = WL[57];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_75
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_75_out1 = !dimc_macro_Not_1U_1U_4_75_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_76
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_76
        if (dimc_macro_And_1Ux1U_1U_4_56_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_76_out1 = dimc_macro_Not_1U_1U_4_64_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_76_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_77
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_77
        if (dimc_macro_And_1Ux1U_1U_4_57_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_77_out1 = dimc_macro_Not_1U_1U_4_65_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_77_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_78
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_78
        if (dimc_macro_And_1Ux1U_1U_4_58_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_78_out1 = dimc_macro_Not_1U_1U_4_66_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_78_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_79
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_79_out1 = dimc_macro_Not_1U_1U_4_68_out1 & dimc_macro_N_Mux_1_2_43_4_67_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_80
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_80
        if (dimc_macro_And_1Ux1U_1U_4_60_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_80_out1 = dimc_macro_Not_1U_1U_4_69_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_80_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_81
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_81
        if (dimc_macro_And_1Ux1U_1U_4_61_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_81_out1 = dimc_macro_Not_1U_1U_4_70_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_81_out1 = 1'b0;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_82_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_82_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_82_ctrl1 = WL[44];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_82
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_82
        if (dimc_macro_N_Mux_1_2_43_4_82_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_82_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_82_out1 = dimc_macro_Not_1U_1U_4_71_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_83_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_83_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_83_in1 = WL[46];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_83
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_83_out1 = !dimc_macro_Not_1U_1U_4_83_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_84
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_84
        if (dimc_macro_And_1Ux1U_1U_4_62_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_84_out1 = dimc_macro_Not_1U_1U_4_72_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_84_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_85
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_85_out1 = dimc_macro_Not_1U_1U_4_74_out1 & dimc_macro_N_Mux_1_2_43_4_73_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_86_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_86_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_86_ctrl1 = WL[56];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_86
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_86
        if (dimc_macro_N_Mux_1_2_43_4_86_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_86_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_86_out1 = dimc_macro_Not_1U_1U_4_75_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_87_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_87_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_87_in1 = WL[58];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_87
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_87_out1 = !dimc_macro_Not_1U_1U_4_87_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_88
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_88_out1 = dimc_macro_N_Mux_1_2_42_4_77_out1 & dimc_macro_N_Mux_1_2_42_4_78_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_89
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_89_out1 = dimc_macro_And_1Ux1U_1U_4_79_out1 & dimc_macro_N_Mux_1_2_42_4_76_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_90
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_90_out1 = dimc_macro_Not_1U_1U_4_83_out1 & dimc_macro_N_Mux_1_2_43_4_82_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_91
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_91_out1 = dimc_macro_N_Mux_1_2_42_4_80_out1 & dimc_macro_N_Mux_1_2_42_4_81_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_92
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_92_out1 = dimc_macro_And_1Ux1U_1U_4_85_out1 & dimc_macro_N_Mux_1_2_42_4_84_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_93
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_93_out1 = dimc_macro_Not_1U_1U_4_87_out1 & dimc_macro_N_Mux_1_2_43_4_86_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_94
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_94_out1 = dimc_macro_And_1Ux1U_1U_4_89_out1 & dimc_macro_And_1Ux1U_1U_4_88_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_95
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_95_out1 = dimc_macro_And_1Ux1U_1U_4_91_out1 & dimc_macro_And_1Ux1U_1U_4_90_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_96_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_96_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_96_in1 = WL[55];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_96
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_96_out1 = !dimc_macro_Not_1U_1U_4_96_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_97_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_97_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_97_in1 = WL[59];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_97
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_97_out1 = !dimc_macro_Not_1U_1U_4_97_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_98_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_98_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_98_in1 = WL[61];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_98
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_98_out1 = !dimc_macro_Not_1U_1U_4_98_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_99_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_99_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_99_in1 = WL[31];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_99
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_99_out1 = !dimc_macro_Not_1U_1U_4_99_in1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_100_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_100_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_100_in1 = WL[47];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_100
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_100_out1 = !dimc_macro_Not_1U_1U_4_100_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_101
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_101
        if (dimc_macro_And_1Ux1U_1U_4_92_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_101_out1 = dimc_macro_Not_1U_1U_4_96_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_101_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_102
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_102
        if (dimc_macro_And_1Ux1U_1U_4_93_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_102_out1 = dimc_macro_Not_1U_1U_4_97_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_102_out1 = 1'b0;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_1_2_43_4_103_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_1_2_43_4_103_ctrl1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_N_Mux_1_2_43_4_103_ctrl1 = WL[60];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_43_4_103
    // Resource=dimc_macro_N_Mux_1_2_43_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_43_4_103
        if (dimc_macro_N_Mux_1_2_43_4_103_ctrl1) 
          begin
            dimc_macro_N_Mux_1_2_43_4_103_out1 = 1'b0;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_43_4_103_out1 = dimc_macro_Not_1U_1U_4_98_out1;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_104_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_104_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_104_in1 = WL[62];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_104
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_104_out1 = !dimc_macro_Not_1U_1U_4_104_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_105
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_105
        if (dimc_macro_And_1Ux1U_1U_4_94_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_105_out1 = dimc_macro_Not_1U_1U_4_99_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_105_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_106
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_106
        if (dimc_macro_And_1Ux1U_1U_4_95_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_106_out1 = dimc_macro_Not_1U_1U_4_100_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_106_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_107
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_107_out1 = dimc_macro_Not_1U_1U_4_104_out1 & dimc_macro_N_Mux_1_2_43_4_103_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_108
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_108_out1 = dimc_macro_N_Mux_1_2_42_4_101_out1 & dimc_macro_N_Mux_1_2_42_4_102_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_109
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_109_out1 = dimc_macro_N_Mux_1_2_42_4_105_out1 & dimc_macro_N_Mux_1_2_42_4_106_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_110
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_110_out1 = dimc_macro_And_1Ux1U_1U_4_108_out1 & dimc_macro_And_1Ux1U_1U_4_107_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_111
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    assign dimc_macro_And_1Ux1U_1U_4_111_out1 = dimc_macro_And_1Ux1U_1U_4_110_out1 & dimc_macro_And_1Ux1U_1U_4_109_out1;
    
    // rtl_process:dimc_macro/drive_dimc_macro_Not_1U_1U_4_112_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Not_1U_1U_4_112_in1
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_112_in1 = WL[63];
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_112
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_112_out1 = !dimc_macro_Not_1U_1U_4_112_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_113
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_113
        if (dimc_macro_And_1Ux1U_1U_4_111_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_113_out1 = dimc_macro_Not_1U_1U_4_112_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_113_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_114
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_114_out1 = !dimc_macro_Not_1U_1U_4_104_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_115
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_115_out1 = !dimc_macro_N_Mux_1_2_43_4_103_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_116
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_116_out1 = !dimc_macro_Not_1U_1U_4_87_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_117
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_117_out1 = !dimc_macro_N_Mux_1_2_43_4_86_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_118
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_118_out1 = !dimc_macro_Not_1U_1U_4_74_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_119
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_119_out1 = !dimc_macro_N_Mux_1_2_43_4_73_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_120
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_120_out1 = !dimc_macro_Not_1U_1U_4_55_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_121
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_121_out1 = !dimc_macro_N_Mux_1_2_43_4_2262_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_122
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_122_out1 = !dimc_macro_Not_1U_1U_4_83_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_123
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_123_out1 = !dimc_macro_N_Mux_1_2_43_4_82_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_124
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_124_out1 = !dimc_macro_Not_1U_1U_4_53_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_125
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_125_out1 = !dimc_macro_N_Mux_1_2_43_4_2260_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_126
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_126_out1 = !dimc_macro_Not_1U_1U_4_41_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_127
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_127_out1 = !dimc_macro_N_Mux_1_2_43_4_40_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_128
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_128_out1 = !dimc_macro_Not_1U_1U_4_23_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_129
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_129_out1 = !dimc_macro_N_Mux_1_2_43_4_22_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_130
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_130_out1 = !dimc_macro_Not_1U_1U_4_68_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_131
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_131_out1 = !dimc_macro_N_Mux_1_2_43_4_67_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_132
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_132_out1 = !dimc_macro_Not_1U_1U_4_49_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_133
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_133_out1 = !dimc_macro_N_Mux_1_2_43_4_48_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_134
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_134_out1 = !dimc_macro_Not_1U_1U_4_37_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_135
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_135_out1 = !dimc_macro_N_Mux_1_2_43_4_2244_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_136
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_136_out1 = !dimc_macro_Not_1U_1U_4_21_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_137
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_137_out1 = !dimc_macro_N_Mux_1_2_43_4_20_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_138
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_138_out1 = !dimc_macro_Not_1U_1U_4_34_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_139
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_139_out1 = !dimc_macro_N_Mux_1_2_43_4_33_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_140
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_140_out1 = !dimc_macro_Not_1U_1U_4_15_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_141
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_141_out1 = !dimc_macro_N_Mux_1_2_43_4_14_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_142
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_142_out1 = !dimc_macro_Not_1U_1U_4_10_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_143
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_143_out1 = !dimc_macro_N_Mux_1_2_43_4_2217_ctrl1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_144
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:28
    // at: dimc_detail_model.cc:84:35
    assign dimc_macro_Not_1U_1U_4_144_out1 = !dimc_macro_Not_1U_1U_4_5_in1;
    
    // rtl_instance:dimc_macro/dimc_macro_Not_1U_1U_4_145
    // Resource=dimc_macro_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_Not_1U_1U_4_145_out1 = !WL[0];
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_146_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_146_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_146_in3 = {5'd30, dimc_macro_Not_1U_1U_4_115_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_146_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_146_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_146_in2 = {5'd31, dimc_macro_Not_1U_1U_4_114_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_146
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_146
        if (dimc_macro_N_Mux_1_2_43_4_103_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_146_out1 = dimc_macro_N_Mux_6_2_53_4_146_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_146_out1 = dimc_macro_N_Mux_6_2_53_4_146_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_147_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_147_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_147_in3 = {5'd28, dimc_macro_Not_1U_1U_4_117_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_147_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_147_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_147_in2 = {5'd29, dimc_macro_Not_1U_1U_4_116_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_147
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_147
        if (dimc_macro_N_Mux_1_2_43_4_86_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_147_out1 = dimc_macro_N_Mux_6_2_53_4_147_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_147_out1 = dimc_macro_N_Mux_6_2_53_4_147_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_148_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_148_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_148_in3 = {5'd26, dimc_macro_Not_1U_1U_4_119_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_148_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_148_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_148_in2 = {5'd27, dimc_macro_Not_1U_1U_4_118_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_148
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_148
        if (dimc_macro_N_Mux_1_2_43_4_73_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_148_out1 = dimc_macro_N_Mux_6_2_53_4_148_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_148_out1 = dimc_macro_N_Mux_6_2_53_4_148_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_149_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_149_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_149_in3 = {5'd24, dimc_macro_Not_1U_1U_4_121_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_149_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_149_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_149_in2 = {5'd25, dimc_macro_Not_1U_1U_4_120_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_149
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_149
        if (dimc_macro_N_Mux_1_2_43_4_2262_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_149_out1 = dimc_macro_N_Mux_6_2_53_4_149_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_149_out1 = dimc_macro_N_Mux_6_2_53_4_149_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_150_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_150_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_150_in3 = {5'd22, dimc_macro_Not_1U_1U_4_123_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_150_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_150_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_150_in2 = {5'd23, dimc_macro_Not_1U_1U_4_122_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_150
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_150
        if (dimc_macro_N_Mux_1_2_43_4_82_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_150_out1 = dimc_macro_N_Mux_6_2_53_4_150_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_150_out1 = dimc_macro_N_Mux_6_2_53_4_150_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_2359_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_2359_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_2359_in3 = {5'd20, dimc_macro_Not_1U_1U_4_125_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_2359_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_2359_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_2359_in2 = {5'd21, dimc_macro_Not_1U_1U_4_124_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2359
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2359
        if (dimc_macro_N_Mux_1_2_43_4_2260_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2359_out1 = dimc_macro_N_Mux_6_2_53_4_2359_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2359_out1 = dimc_macro_N_Mux_6_2_53_4_2359_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_152_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_152_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_152_in3 = {5'd18, dimc_macro_Not_1U_1U_4_127_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_152_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_152_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_152_in2 = {5'd19, dimc_macro_Not_1U_1U_4_126_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_152
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_152
        if (dimc_macro_N_Mux_1_2_43_4_40_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_152_out1 = dimc_macro_N_Mux_6_2_53_4_152_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_152_out1 = dimc_macro_N_Mux_6_2_53_4_152_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_153_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_153_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_153_in3 = {5'd16, dimc_macro_Not_1U_1U_4_129_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_6_2_53_4_153_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_6_2_53_4_153_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_6_2_53_4_153_in2 = {5'd17, dimc_macro_Not_1U_1U_4_128_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_153
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_153
        if (dimc_macro_N_Mux_1_2_43_4_22_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_153_out1 = dimc_macro_N_Mux_6_2_53_4_153_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_153_out1 = dimc_macro_N_Mux_6_2_53_4_153_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_154_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_154_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_154_in3 = {4'd14, dimc_macro_Not_1U_1U_4_131_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_154_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_154_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_154_in2 = {4'd15, dimc_macro_Not_1U_1U_4_130_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_154
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_154
        if (dimc_macro_N_Mux_1_2_43_4_67_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_154_out1 = dimc_macro_N_Mux_5_2_56_4_154_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_154_out1 = dimc_macro_N_Mux_5_2_56_4_154_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_155_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_155_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_155_in3 = {4'd12, dimc_macro_Not_1U_1U_4_133_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_155_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_155_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_155_in2 = {4'd13, dimc_macro_Not_1U_1U_4_132_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_155
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_155
        if (dimc_macro_N_Mux_1_2_43_4_48_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_155_out1 = dimc_macro_N_Mux_5_2_56_4_155_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_155_out1 = dimc_macro_N_Mux_5_2_56_4_155_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_2364_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_2364_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_2364_in3 = {4'd10, dimc_macro_Not_1U_1U_4_135_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_2364_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_2364_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_2364_in2 = {4'd11, dimc_macro_Not_1U_1U_4_134_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_2364
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_2364
        if (dimc_macro_N_Mux_1_2_43_4_2244_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_2364_out1 = dimc_macro_N_Mux_5_2_56_4_2364_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_2364_out1 = dimc_macro_N_Mux_5_2_56_4_2364_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_157_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_157_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_157_in3 = {4'd08, dimc_macro_Not_1U_1U_4_137_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_5_2_56_4_157_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_5_2_56_4_157_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_5_2_56_4_157_in2 = {4'd09, dimc_macro_Not_1U_1U_4_136_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_157
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_157
        if (dimc_macro_N_Mux_1_2_43_4_20_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_157_out1 = dimc_macro_N_Mux_5_2_56_4_157_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_157_out1 = dimc_macro_N_Mux_5_2_56_4_157_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_4_2_48_4_158_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_4_2_48_4_158_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_4_2_48_4_158_in3 = {3'd6, dimc_macro_Not_1U_1U_4_139_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_4_2_48_4_158_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_4_2_48_4_158_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_4_2_48_4_158_in2 = {3'd7, dimc_macro_Not_1U_1U_4_138_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_4_2_48_4_158
    // Resource=dimc_macro_N_Mux_4_2_48_4, Function=mux : Inputs=4,4,1 Outputs=4
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_4_2_48_4_158
        if (dimc_macro_N_Mux_1_2_43_4_33_out1) 
          begin
            dimc_macro_N_Mux_4_2_48_4_158_out1 = dimc_macro_N_Mux_4_2_48_4_158_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_4_2_48_4_158_out1 = dimc_macro_N_Mux_4_2_48_4_158_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_4_2_48_4_159_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_4_2_48_4_159_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_4_2_48_4_159_in3 = {3'd4, dimc_macro_Not_1U_1U_4_141_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_4_2_48_4_159_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_4_2_48_4_159_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_4_2_48_4_159_in2 = {3'd5, dimc_macro_Not_1U_1U_4_140_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_4_2_48_4_159
    // Resource=dimc_macro_N_Mux_4_2_48_4, Function=mux : Inputs=4,4,1 Outputs=4
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_4_2_48_4_159
        if (dimc_macro_N_Mux_1_2_43_4_14_out1) 
          begin
            dimc_macro_N_Mux_4_2_48_4_159_out1 = dimc_macro_N_Mux_4_2_48_4_159_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_4_2_48_4_159_out1 = dimc_macro_N_Mux_4_2_48_4_159_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_3_2_34_4_160_in3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_3_2_34_4_160_in3
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_3_2_34_4_160_in3 = {2'd2, dimc_macro_Not_1U_1U_4_143_out1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_3_2_34_4_160_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_3_2_34_4_160_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_3_2_34_4_160_in2 = {2'd3, dimc_macro_Not_1U_1U_4_142_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_3_2_34_4_160
    // Resource=dimc_macro_N_Mux_3_2_34_4, Function=mux : Inputs=3,3,1 Outputs=3
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_3_2_34_4_160
        if (dimc_macro_N_Mux_1_2_43_4_2217_out1) 
          begin
            dimc_macro_N_Mux_3_2_34_4_160_out1 = dimc_macro_N_Mux_3_2_34_4_160_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_3_2_34_4_160_out1 = dimc_macro_N_Mux_3_2_34_4_160_in3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_2_2_32_4_161_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_2_2_32_4_161_in2
    // at: dimc_detail_model.cc:84:21 dimc_detail_model.cc:83:43
    assign dimc_macro_N_Mux_2_2_32_4_161_in2 = {1'b1, dimc_macro_Not_1U_1U_4_144_out1};
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_2_2_32_4_161
    // Resource=dimc_macro_N_Mux_2_2_32_4, Function=mux : Inputs=1,2,1 Outputs=2
    // Implements 2 operation(s)
    // at: dimc_detail_model.cc:43:13
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_2_2_32_4_161
        if (dimc_macro_N_Mux_1_2_43_4_4_out1) 
          begin
            dimc_macro_N_Mux_2_2_32_4_161_out1 = dimc_macro_N_Mux_2_2_32_4_161_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_2_2_32_4_161_out1 = {1'b0, dimc_macro_Not_1U_1U_4_145_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_162
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_162
        if (dimc_macro_N_Mux_1_2_42_4_102_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_162_out1 = dimc_macro_N_Mux_6_2_53_4_146_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_162_out1 = dimc_macro_N_Mux_6_2_53_4_147_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_163
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_163
        if (dimc_macro_N_Mux_1_2_42_4_84_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_163_out1 = dimc_macro_N_Mux_6_2_53_4_148_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_163_out1 = dimc_macro_N_Mux_6_2_53_4_149_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_164
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_164
        if (dimc_macro_N_Mux_1_2_42_4_81_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_164_out1 = dimc_macro_N_Mux_6_2_53_4_150_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_164_out1 = dimc_macro_N_Mux_6_2_53_4_2359_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_165
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_165
        if (dimc_macro_N_Mux_1_2_42_4_50_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_165_out1 = dimc_macro_N_Mux_6_2_53_4_152_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_165_out1 = dimc_macro_N_Mux_6_2_53_4_153_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_166
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_166
        if (dimc_macro_N_Mux_1_2_42_4_78_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_166_out1 = dimc_macro_N_Mux_5_2_56_4_154_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_166_out1 = dimc_macro_N_Mux_5_2_56_4_155_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_167
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_167
        if (dimc_macro_N_Mux_1_2_42_4_46_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_167_out1 = dimc_macro_N_Mux_5_2_56_4_2364_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_167_out1 = dimc_macro_N_Mux_5_2_56_4_157_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_4_2_48_4_168
    // Resource=dimc_macro_N_Mux_4_2_48_4, Function=mux : Inputs=4,4,1 Outputs=4
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_4_2_48_4_168
        if (dimc_macro_N_Mux_1_2_42_4_32_out1) 
          begin
            dimc_macro_N_Mux_4_2_48_4_168_out1 = dimc_macro_N_Mux_4_2_48_4_158_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_4_2_48_4_168_out1 = dimc_macro_N_Mux_4_2_48_4_159_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_3_2_36_4_169
    // Resource=dimc_macro_N_Mux_3_2_36_4, Function=mux : Inputs=2,3,1 Outputs=3
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_3_2_36_4_169
        if (dimc_macro_N_Mux_1_2_42_4_12_out1) 
          begin
            dimc_macro_N_Mux_3_2_36_4_169_out1 = dimc_macro_N_Mux_3_2_34_4_160_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_3_2_36_4_169_out1 = {1'b0, dimc_macro_N_Mux_2_2_32_4_161_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_170
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_170
        if (dimc_macro_N_Mux_1_2_42_4_101_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_170_out1 = dimc_macro_N_Mux_6_2_53_4_162_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_170_out1 = dimc_macro_N_Mux_6_2_53_4_163_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_171
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_171
        if (dimc_macro_N_Mux_1_2_42_4_80_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_171_out1 = dimc_macro_N_Mux_6_2_53_4_164_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_171_out1 = dimc_macro_N_Mux_6_2_53_4_165_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_172
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_172
        if (dimc_macro_N_Mux_1_2_42_4_77_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_172_out1 = dimc_macro_N_Mux_5_2_56_4_166_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_172_out1 = dimc_macro_N_Mux_5_2_56_4_167_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_4_2_59_4_173
    // Resource=dimc_macro_N_Mux_4_2_59_4, Function=mux : Inputs=3,4,1 Outputs=4
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_4_2_59_4_173
        if (dimc_macro_N_Mux_1_2_42_4_31_out1) 
          begin
            dimc_macro_N_Mux_4_2_59_4_173_out1 = dimc_macro_N_Mux_4_2_48_4_168_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_4_2_59_4_173_out1 = {1'b0, dimc_macro_N_Mux_3_2_36_4_169_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_174
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_174
        if (dimc_macro_N_Mux_1_2_42_4_106_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_174_out1 = dimc_macro_N_Mux_6_2_53_4_170_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_174_out1 = dimc_macro_N_Mux_6_2_53_4_171_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_46_4_175
    // Resource=dimc_macro_N_Mux_5_2_46_4, Function=mux : Inputs=4,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_5_2_46_4_175
        if (dimc_macro_N_Mux_1_2_42_4_76_out1) 
          begin
            dimc_macro_N_Mux_5_2_46_4_175_out1 = dimc_macro_N_Mux_5_2_56_4_172_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_46_4_175_out1 = {1'b0, dimc_macro_N_Mux_4_2_59_4_173_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_39_4_176
    // Resource=dimc_macro_N_Mux_6_2_39_4, Function=mux : Inputs=5,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_39_4_176
        if (dimc_macro_N_Mux_1_2_42_4_105_out1) 
          begin
            dimc_macro_N_Mux_6_2_39_4_176_out1 = dimc_macro_N_Mux_6_2_53_4_174_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_39_4_176_out1 = {1'b0, dimc_macro_N_Mux_5_2_46_4_175_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_45_4_177
    // Resource=dimc_macro_N_Mux_6_2_45_4, Function=mux : Inputs=6S,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:43:13
    always @*
      begin : dimc_macro_N_Mux_6_2_45_4_177
        if (dimc_macro_N_Mux_1_2_42_4_113_out1) 
          begin
            dimc_macro_N_Mux_6_2_45_4_177_out1 = 6'd00;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_45_4_177_out1 = dimc_macro_N_Mux_6_2_39_4_176_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_30_4_182
    // Resource=dimc_macro_Equal_1U_30_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_30_4_182_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd63;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_50_4_198
    // Resource=dimc_macro_Equal_1U_50_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_50_4_198_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd62;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_27_4_214
    // Resource=dimc_macro_Equal_1U_27_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_27_4_214_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd61;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_52_4_230
    // Resource=dimc_macro_Equal_1U_52_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_52_4_230_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd60;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_49_4_246
    // Resource=dimc_macro_Equal_1U_49_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_49_4_246_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd59;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_37_4_262
    // Resource=dimc_macro_Equal_1U_37_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_37_4_262_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd58;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_55_4_278
    // Resource=dimc_macro_Equal_1U_55_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_55_4_278_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd57;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_44_4_294
    // Resource=dimc_macro_Equal_1U_44_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_44_4_294_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd56;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_60_4_310
    // Resource=dimc_macro_Equal_1U_60_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_60_4_310_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd55;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_61_4_326
    // Resource=dimc_macro_Equal_1U_61_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_61_4_326_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd54;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_62_4_342
    // Resource=dimc_macro_Equal_1U_62_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_62_4_342_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd53;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_64_4_358
    // Resource=dimc_macro_Equal_1U_64_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_64_4_358_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd52;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_65_4_374
    // Resource=dimc_macro_Equal_1U_65_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_65_4_374_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd51;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_66_4_390
    // Resource=dimc_macro_Equal_1U_66_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_66_4_390_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd50;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_67_4_406
    // Resource=dimc_macro_Equal_1U_67_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_67_4_406_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd49;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_68_4_422
    // Resource=dimc_macro_Equal_1U_68_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_68_4_422_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd48;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_69_4_438
    // Resource=dimc_macro_Equal_1U_69_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_69_4_438_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd47;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_71_4_454
    // Resource=dimc_macro_Equal_1U_71_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_71_4_454_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd46;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_72_4_470
    // Resource=dimc_macro_Equal_1U_72_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_72_4_470_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd45;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_73_4_486
    // Resource=dimc_macro_Equal_1U_73_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_73_4_486_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd44;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_29_4_502
    // Resource=dimc_macro_Equal_1U_29_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_29_4_502_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd43;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_74_4_518
    // Resource=dimc_macro_Equal_1U_74_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_74_4_518_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd42;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_75_4_534
    // Resource=dimc_macro_Equal_1U_75_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_75_4_534_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd41;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_76_4_550
    // Resource=dimc_macro_Equal_1U_76_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_76_4_550_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd40;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_77_4_566
    // Resource=dimc_macro_Equal_1U_77_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_77_4_566_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd39;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_78_4_582
    // Resource=dimc_macro_Equal_1U_78_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_78_4_582_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd38;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_54_4_598
    // Resource=dimc_macro_Equal_1U_54_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_54_4_598_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd37;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_40_4_614
    // Resource=dimc_macro_Equal_1U_40_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_40_4_614_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd36;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_79_4_630
    // Resource=dimc_macro_Equal_1U_79_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_79_4_630_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd35;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_57_4_646
    // Resource=dimc_macro_Equal_1U_57_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_57_4_646_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd34;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_47_4_662
    // Resource=dimc_macro_Equal_1U_47_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_47_4_662_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd33;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_80_4_678
    // Resource=dimc_macro_Equal_1U_80_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_80_4_678_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd32;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_58_4_694
    // Resource=dimc_macro_Equal_1U_58_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_58_4_694_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd31;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_26_4_710
    // Resource=dimc_macro_Equal_1U_26_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_26_4_710_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd30;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_33_4_726
    // Resource=dimc_macro_Equal_1U_33_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_33_4_726_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd29;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_35_4_742
    // Resource=dimc_macro_Equal_1U_35_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_35_4_742_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd28;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_25_4_758
    // Resource=dimc_macro_Equal_1U_25_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_25_4_758_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd27;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_24_4_774
    // Resource=dimc_macro_Equal_1U_24_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_24_4_774_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd26;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_31_4_790
    // Resource=dimc_macro_Equal_1U_31_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_31_4_790_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd25;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_23_4_806
    // Resource=dimc_macro_Equal_1U_23_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_23_4_806_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd24;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_41_4_822
    // Resource=dimc_macro_Equal_1U_41_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_41_4_822_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd23;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_22_4_838
    // Resource=dimc_macro_Equal_1U_22_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_22_4_838_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd22;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_21_4_854
    // Resource=dimc_macro_Equal_1U_21_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_21_4_854_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd21;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_20_4_870
    // Resource=dimc_macro_Equal_1U_20_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_20_4_870_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd20;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_19_4_886
    // Resource=dimc_macro_Equal_1U_19_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_19_4_886_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd19;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_18_4_902
    // Resource=dimc_macro_Equal_1U_18_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_18_4_902_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd18;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_17_4_918
    // Resource=dimc_macro_Equal_1U_17_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_17_4_918_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd17;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_16_4_934
    // Resource=dimc_macro_Equal_1U_16_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_16_4_934_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd16;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_15_4_950
    // Resource=dimc_macro_Equal_1U_15_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_15_4_950_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd15;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_14_4_966
    // Resource=dimc_macro_Equal_1U_14_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_14_4_966_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd14;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_13_4_982
    // Resource=dimc_macro_Equal_1U_13_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_13_4_982_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd13;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_12_4_998
    // Resource=dimc_macro_Equal_1U_12_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_12_4_998_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd12;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_11_4_1014
    // Resource=dimc_macro_Equal_1U_11_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_11_4_1014_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd11;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_10_4_1030
    // Resource=dimc_macro_Equal_1U_10_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_10_4_1030_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd10;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_9_4_1046
    // Resource=dimc_macro_Equal_1U_9_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_9_4_1046_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd09;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_8_4_1062
    // Resource=dimc_macro_Equal_1U_8_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_8_4_1062_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd08;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_7_4_1078
    // Resource=dimc_macro_Equal_1U_7_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_7_4_1078_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd07;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_6_4_1094
    // Resource=dimc_macro_Equal_1U_6_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_6_4_1094_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd06;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_5_4_1110
    // Resource=dimc_macro_Equal_1U_5_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_5_4_1110_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd05;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_4_4_1126
    // Resource=dimc_macro_Equal_1U_4_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_4_4_1126_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd04;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_3_4_1142
    // Resource=dimc_macro_Equal_1U_3_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_3_4_1142_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd03;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_2_4_1158
    // Resource=dimc_macro_Equal_1U_2_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_2_4_1158_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd02;
    
    // rtl_instance:dimc_macro/dimc_macro_Equal_1U_1_4_1174
    // Resource=dimc_macro_Equal_1U_1_4, Function=eq : Inputs=6 Outputs=1
    // Implements 16 operation(s)
    // at: array:94:12
    assign dimc_macro_Equal_1U_1_4_1174_out1 = dimc_macro_N_Mux_6_2_45_4_177_out1 == 6'd01;
    
    // rtl_instance:dimc_macro/dimc_macro_OrReduction_6U_1U_4_1186
    // Resource=dimc_macro_OrReduction_6U_1U_4, Function=or : Inputs=6 Outputs=1
    // Implements 1 operation(s)
    // at: array:94:12
    assign dimc_macro_OrReduction_6U_1U_4_1186_out1 = (|dimc_macro_N_Mux_6_2_45_4_177_out1);
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1187_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1187_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1187_in2 = wdata[127:120];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1187
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1187
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1187_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1187_out1 = macro_array_63_15;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1188_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1188_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1188_in2 = wdata[119:112];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1188
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1188
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1188_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1188_out1 = macro_array_63_14;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1189_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1189_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1189_in2 = wdata[111:104];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1189
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1189
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1189_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1189_out1 = macro_array_63_13;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1190_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1190_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1190_in2 = wdata[103:96];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1190
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1190
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1190_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1190_out1 = macro_array_63_12;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1191_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1191_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1191_in2 = wdata[95:88];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1191
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1191
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1191_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1191_out1 = macro_array_63_11;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1192_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1192_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1192_in2 = wdata[87:80];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1192
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1192
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1192_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1192_out1 = macro_array_63_10;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1193_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1193_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1193_in2 = wdata[79:72];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1193
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1193
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1193_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1193_out1 = macro_array_63_9;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1194_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1194_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1194_in2 = wdata[71:64];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1194
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1194
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1194_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1194_out1 = macro_array_63_8;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1195_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1195_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1195_in2 = wdata[63:56];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1195
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1195
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1195_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1195_out1 = macro_array_63_7;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1196_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1196_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1196_in2 = wdata[55:48];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1196
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1196
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1196_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1196_out1 = macro_array_63_6;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1197_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1197_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1197_in2 = wdata[47:40];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1197
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1197
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1197_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1197_out1 = macro_array_63_5;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1198_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1198_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1198_in2 = wdata[39:32];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1198
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1198
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1198_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1198_out1 = macro_array_63_4;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1199_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1199_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1199_in2 = wdata[31:24];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1199
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1199
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1199_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1199_out1 = macro_array_63_3;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1200_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1200_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1200_in2 = wdata[23:16];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1200
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1200
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1200_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1200_out1 = macro_array_63_2;
          end
      end
    
    // rtl_process:dimc_macro/drive_dimc_macro_N_Mux_8_2_28_4_1201_in2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_N_Mux_8_2_28_4_1201_in2
    // at: array:94:12
    assign dimc_macro_N_Mux_8_2_28_4_1201_in2 = wdata[15:8];
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1201
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1201
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1201_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1201_out1 = macro_array_63_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1202
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1202
        if (dimc_macro_Equal_1U_30_4_182_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1202_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1202_out1 = macro_array_63_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1203
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1203
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1203_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1203_out1 = macro_array_62_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1204
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1204
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1204_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1204_out1 = macro_array_62_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1205
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1205
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1205_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1205_out1 = macro_array_62_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1206
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1206
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1206_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1206_out1 = macro_array_62_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1207
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1207
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1207_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1207_out1 = macro_array_62_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1208
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1208
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1208_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1208_out1 = macro_array_62_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1209
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1209
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1209_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1209_out1 = macro_array_62_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1210
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1210
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1210_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1210_out1 = macro_array_62_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1211
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1211
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1211_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1211_out1 = macro_array_62_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1212
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1212
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1212_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1212_out1 = macro_array_62_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1213
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1213
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1213_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1213_out1 = macro_array_62_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1214
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1214
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1214_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1214_out1 = macro_array_62_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1215
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1215
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1215_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1215_out1 = macro_array_62_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1216
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1216
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1216_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1216_out1 = macro_array_62_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1217
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1217
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1217_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1217_out1 = macro_array_62_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1218
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1218
        if (dimc_macro_Equal_1U_50_4_198_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1218_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1218_out1 = macro_array_62_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1219
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1219
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1219_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1219_out1 = macro_array_61_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1220
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1220
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1220_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1220_out1 = macro_array_61_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1221
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1221
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1221_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1221_out1 = macro_array_61_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1222
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1222
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1222_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1222_out1 = macro_array_61_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1223
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1223
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1223_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1223_out1 = macro_array_61_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1224
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1224
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1224_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1224_out1 = macro_array_61_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1225
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1225
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1225_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1225_out1 = macro_array_61_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1226
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1226
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1226_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1226_out1 = macro_array_61_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1227
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1227
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1227_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1227_out1 = macro_array_61_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1228
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1228
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1228_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1228_out1 = macro_array_61_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1229
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1229
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1229_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1229_out1 = macro_array_61_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1230
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1230
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1230_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1230_out1 = macro_array_61_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1231
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1231
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1231_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1231_out1 = macro_array_61_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1232
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1232
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1232_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1232_out1 = macro_array_61_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1233
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1233
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1233_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1233_out1 = macro_array_61_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1234
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1234
        if (dimc_macro_Equal_1U_27_4_214_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1234_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1234_out1 = macro_array_61_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1235
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1235
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1235_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1235_out1 = macro_array_60_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1236
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1236
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1236_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1236_out1 = macro_array_60_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1237
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1237
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1237_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1237_out1 = macro_array_60_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1238
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1238
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1238_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1238_out1 = macro_array_60_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1239
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1239
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1239_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1239_out1 = macro_array_60_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1240
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1240
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1240_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1240_out1 = macro_array_60_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1241
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1241
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1241_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1241_out1 = macro_array_60_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1242
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1242
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1242_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1242_out1 = macro_array_60_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1243
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1243
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1243_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1243_out1 = macro_array_60_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1244
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1244
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1244_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1244_out1 = macro_array_60_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1245
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1245
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1245_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1245_out1 = macro_array_60_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1246
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1246
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1246_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1246_out1 = macro_array_60_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1247
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1247
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1247_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1247_out1 = macro_array_60_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1248
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1248
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1248_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1248_out1 = macro_array_60_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1249
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1249
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1249_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1249_out1 = macro_array_60_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1250
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1250
        if (dimc_macro_Equal_1U_52_4_230_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1250_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1250_out1 = macro_array_60_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1251
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1251
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1251_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1251_out1 = macro_array_59_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1252
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1252
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1252_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1252_out1 = macro_array_59_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1253
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1253
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1253_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1253_out1 = macro_array_59_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1254
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1254
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1254_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1254_out1 = macro_array_59_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1255
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1255
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1255_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1255_out1 = macro_array_59_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1256
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1256
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1256_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1256_out1 = macro_array_59_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1257
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1257
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1257_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1257_out1 = macro_array_59_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1258
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1258
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1258_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1258_out1 = macro_array_59_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1259
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1259
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1259_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1259_out1 = macro_array_59_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1260
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1260
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1260_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1260_out1 = macro_array_59_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1261
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1261
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1261_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1261_out1 = macro_array_59_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1262
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1262
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1262_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1262_out1 = macro_array_59_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1263
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1263
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1263_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1263_out1 = macro_array_59_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1264
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1264
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1264_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1264_out1 = macro_array_59_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1265
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1265
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1265_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1265_out1 = macro_array_59_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1266
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1266
        if (dimc_macro_Equal_1U_49_4_246_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1266_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1266_out1 = macro_array_59_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1267
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1267
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1267_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1267_out1 = macro_array_58_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1268
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1268
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1268_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1268_out1 = macro_array_58_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1269
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1269
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1269_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1269_out1 = macro_array_58_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1270
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1270
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1270_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1270_out1 = macro_array_58_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1271
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1271
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1271_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1271_out1 = macro_array_58_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1272
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1272
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1272_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1272_out1 = macro_array_58_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1273
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1273
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1273_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1273_out1 = macro_array_58_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1274
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1274
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1274_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1274_out1 = macro_array_58_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1275
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1275
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1275_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1275_out1 = macro_array_58_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1276
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1276
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1276_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1276_out1 = macro_array_58_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1277
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1277
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1277_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1277_out1 = macro_array_58_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1278
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1278
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1278_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1278_out1 = macro_array_58_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1279
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1279
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1279_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1279_out1 = macro_array_58_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1280
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1280
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1280_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1280_out1 = macro_array_58_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1281
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1281
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1281_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1281_out1 = macro_array_58_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1282
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1282
        if (dimc_macro_Equal_1U_37_4_262_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1282_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1282_out1 = macro_array_58_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1283
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1283
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1283_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1283_out1 = macro_array_57_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1284
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1284
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1284_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1284_out1 = macro_array_57_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1285
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1285
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1285_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1285_out1 = macro_array_57_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1286
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1286
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1286_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1286_out1 = macro_array_57_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1287
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1287
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1287_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1287_out1 = macro_array_57_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1288
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1288
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1288_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1288_out1 = macro_array_57_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1289
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1289
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1289_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1289_out1 = macro_array_57_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1290
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1290
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1290_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1290_out1 = macro_array_57_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1291
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1291
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1291_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1291_out1 = macro_array_57_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1292
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1292
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1292_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1292_out1 = macro_array_57_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1293
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1293
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1293_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1293_out1 = macro_array_57_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1294
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1294
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1294_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1294_out1 = macro_array_57_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1295
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1295
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1295_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1295_out1 = macro_array_57_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1296
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1296
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1296_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1296_out1 = macro_array_57_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1297
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1297
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1297_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1297_out1 = macro_array_57_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1298
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1298
        if (dimc_macro_Equal_1U_55_4_278_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1298_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1298_out1 = macro_array_57_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1299
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1299
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1299_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1299_out1 = macro_array_56_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1300
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1300
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1300_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1300_out1 = macro_array_56_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1301
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1301
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1301_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1301_out1 = macro_array_56_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1302
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1302
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1302_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1302_out1 = macro_array_56_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1303
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1303
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1303_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1303_out1 = macro_array_56_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1304
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1304
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1304_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1304_out1 = macro_array_56_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1305
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1305
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1305_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1305_out1 = macro_array_56_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1306
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1306
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1306_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1306_out1 = macro_array_56_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1307
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1307
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1307_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1307_out1 = macro_array_56_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1308
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1308
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1308_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1308_out1 = macro_array_56_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1309
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1309
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1309_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1309_out1 = macro_array_56_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1310
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1310
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1310_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1310_out1 = macro_array_56_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1311
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1311
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1311_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1311_out1 = macro_array_56_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1312
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1312
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1312_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1312_out1 = macro_array_56_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1313
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1313
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1313_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1313_out1 = macro_array_56_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1314
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1314
        if (dimc_macro_Equal_1U_44_4_294_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1314_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1314_out1 = macro_array_56_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1315
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1315
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1315_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1315_out1 = macro_array_55_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1316
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1316
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1316_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1316_out1 = macro_array_55_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1317
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1317
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1317_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1317_out1 = macro_array_55_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1318
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1318
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1318_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1318_out1 = macro_array_55_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1319
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1319
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1319_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1319_out1 = macro_array_55_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1320
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1320
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1320_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1320_out1 = macro_array_55_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1321
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1321
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1321_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1321_out1 = macro_array_55_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1322
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1322
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1322_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1322_out1 = macro_array_55_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1323
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1323
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1323_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1323_out1 = macro_array_55_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1324
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1324
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1324_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1324_out1 = macro_array_55_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1325
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1325
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1325_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1325_out1 = macro_array_55_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1326
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1326
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1326_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1326_out1 = macro_array_55_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1327
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1327
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1327_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1327_out1 = macro_array_55_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1328
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1328
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1328_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1328_out1 = macro_array_55_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1329
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1329
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1329_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1329_out1 = macro_array_55_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1330
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1330
        if (dimc_macro_Equal_1U_60_4_310_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1330_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1330_out1 = macro_array_55_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1331
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1331
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1331_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1331_out1 = macro_array_54_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1332
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1332
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1332_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1332_out1 = macro_array_54_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1333
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1333
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1333_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1333_out1 = macro_array_54_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1334
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1334
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1334_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1334_out1 = macro_array_54_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1335
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1335
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1335_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1335_out1 = macro_array_54_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1336
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1336
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1336_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1336_out1 = macro_array_54_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1337
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1337
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1337_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1337_out1 = macro_array_54_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1338
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1338
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1338_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1338_out1 = macro_array_54_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1339
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1339
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1339_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1339_out1 = macro_array_54_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1340
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1340
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1340_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1340_out1 = macro_array_54_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1341
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1341
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1341_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1341_out1 = macro_array_54_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1342
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1342
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1342_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1342_out1 = macro_array_54_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1343
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1343
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1343_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1343_out1 = macro_array_54_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1344
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1344
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1344_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1344_out1 = macro_array_54_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1345
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1345
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1345_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1345_out1 = macro_array_54_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1346
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1346
        if (dimc_macro_Equal_1U_61_4_326_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1346_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1346_out1 = macro_array_54_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1347
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1347
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1347_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1347_out1 = macro_array_53_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1348
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1348
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1348_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1348_out1 = macro_array_53_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1349
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1349
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1349_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1349_out1 = macro_array_53_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1350
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1350
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1350_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1350_out1 = macro_array_53_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1351
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1351
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1351_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1351_out1 = macro_array_53_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1352
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1352
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1352_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1352_out1 = macro_array_53_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1353
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1353
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1353_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1353_out1 = macro_array_53_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1354
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1354
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1354_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1354_out1 = macro_array_53_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1355
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1355
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1355_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1355_out1 = macro_array_53_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1356
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1356
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1356_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1356_out1 = macro_array_53_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1357
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1357
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1357_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1357_out1 = macro_array_53_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1358
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1358
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1358_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1358_out1 = macro_array_53_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1359
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1359
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1359_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1359_out1 = macro_array_53_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1360
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1360
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1360_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1360_out1 = macro_array_53_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1361
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1361
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1361_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1361_out1 = macro_array_53_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1362
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1362
        if (dimc_macro_Equal_1U_62_4_342_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1362_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1362_out1 = macro_array_53_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1363
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1363
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1363_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1363_out1 = macro_array_52_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1364
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1364
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1364_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1364_out1 = macro_array_52_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1365
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1365
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1365_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1365_out1 = macro_array_52_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1366
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1366
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1366_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1366_out1 = macro_array_52_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1367
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1367
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1367_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1367_out1 = macro_array_52_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1368
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1368
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1368_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1368_out1 = macro_array_52_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1369
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1369
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1369_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1369_out1 = macro_array_52_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1370
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1370
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1370_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1370_out1 = macro_array_52_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1371
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1371
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1371_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1371_out1 = macro_array_52_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1372
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1372
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1372_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1372_out1 = macro_array_52_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1373
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1373
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1373_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1373_out1 = macro_array_52_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1374
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1374
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1374_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1374_out1 = macro_array_52_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1375
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1375
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1375_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1375_out1 = macro_array_52_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1376
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1376
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1376_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1376_out1 = macro_array_52_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1377
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1377
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1377_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1377_out1 = macro_array_52_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1378
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1378
        if (dimc_macro_Equal_1U_64_4_358_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1378_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1378_out1 = macro_array_52_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1379
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1379
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1379_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1379_out1 = macro_array_51_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1380
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1380
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1380_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1380_out1 = macro_array_51_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1381
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1381
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1381_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1381_out1 = macro_array_51_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1382
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1382
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1382_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1382_out1 = macro_array_51_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1383
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1383
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1383_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1383_out1 = macro_array_51_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1384
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1384
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1384_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1384_out1 = macro_array_51_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1385
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1385
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1385_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1385_out1 = macro_array_51_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1386
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1386
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1386_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1386_out1 = macro_array_51_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1387
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1387
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1387_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1387_out1 = macro_array_51_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1388
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1388
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1388_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1388_out1 = macro_array_51_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1389
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1389
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1389_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1389_out1 = macro_array_51_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1390
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1390
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1390_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1390_out1 = macro_array_51_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1391
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1391
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1391_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1391_out1 = macro_array_51_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1392
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1392
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1392_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1392_out1 = macro_array_51_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1393
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1393
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1393_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1393_out1 = macro_array_51_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1394
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1394
        if (dimc_macro_Equal_1U_65_4_374_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1394_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1394_out1 = macro_array_51_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1395
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1395
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1395_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1395_out1 = macro_array_50_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1396
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1396
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1396_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1396_out1 = macro_array_50_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1397
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1397
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1397_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1397_out1 = macro_array_50_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1398
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1398
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1398_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1398_out1 = macro_array_50_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1399
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1399
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1399_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1399_out1 = macro_array_50_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1400
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1400
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1400_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1400_out1 = macro_array_50_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1401
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1401
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1401_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1401_out1 = macro_array_50_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1402
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1402
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1402_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1402_out1 = macro_array_50_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1403
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1403
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1403_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1403_out1 = macro_array_50_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1404
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1404
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1404_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1404_out1 = macro_array_50_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1405
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1405
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1405_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1405_out1 = macro_array_50_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1406
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1406
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1406_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1406_out1 = macro_array_50_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1407
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1407
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1407_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1407_out1 = macro_array_50_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1408
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1408
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1408_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1408_out1 = macro_array_50_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1409
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1409
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1409_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1409_out1 = macro_array_50_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1410
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1410
        if (dimc_macro_Equal_1U_66_4_390_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1410_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1410_out1 = macro_array_50_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1411
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1411
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1411_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1411_out1 = macro_array_49_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1412
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1412
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1412_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1412_out1 = macro_array_49_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1413
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1413
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1413_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1413_out1 = macro_array_49_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1414
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1414
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1414_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1414_out1 = macro_array_49_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1415
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1415
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1415_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1415_out1 = macro_array_49_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1416
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1416
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1416_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1416_out1 = macro_array_49_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1417
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1417
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1417_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1417_out1 = macro_array_49_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1418
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1418
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1418_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1418_out1 = macro_array_49_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1419
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1419
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1419_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1419_out1 = macro_array_49_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1420
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1420
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1420_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1420_out1 = macro_array_49_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1421
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1421
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1421_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1421_out1 = macro_array_49_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1422
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1422
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1422_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1422_out1 = macro_array_49_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1423
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1423
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1423_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1423_out1 = macro_array_49_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1424
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1424
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1424_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1424_out1 = macro_array_49_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1425
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1425
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1425_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1425_out1 = macro_array_49_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1426
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1426
        if (dimc_macro_Equal_1U_67_4_406_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1426_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1426_out1 = macro_array_49_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1427
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1427
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1427_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1427_out1 = macro_array_48_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1428
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1428
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1428_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1428_out1 = macro_array_48_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1429
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1429
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1429_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1429_out1 = macro_array_48_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1430
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1430
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1430_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1430_out1 = macro_array_48_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1431
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1431
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1431_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1431_out1 = macro_array_48_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1432
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1432
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1432_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1432_out1 = macro_array_48_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1433
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1433
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1433_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1433_out1 = macro_array_48_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1434
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1434
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1434_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1434_out1 = macro_array_48_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1435
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1435
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1435_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1435_out1 = macro_array_48_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1436
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1436
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1436_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1436_out1 = macro_array_48_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1437
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1437
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1437_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1437_out1 = macro_array_48_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1438
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1438
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1438_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1438_out1 = macro_array_48_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1439
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1439
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1439_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1439_out1 = macro_array_48_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1440
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1440
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1440_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1440_out1 = macro_array_48_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1441
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1441
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1441_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1441_out1 = macro_array_48_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1442
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1442
        if (dimc_macro_Equal_1U_68_4_422_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1442_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1442_out1 = macro_array_48_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1443
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1443
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1443_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1443_out1 = macro_array_47_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1444
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1444
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1444_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1444_out1 = macro_array_47_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1445
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1445
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1445_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1445_out1 = macro_array_47_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1446
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1446
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1446_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1446_out1 = macro_array_47_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1447
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1447
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1447_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1447_out1 = macro_array_47_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1448
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1448
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1448_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1448_out1 = macro_array_47_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1449
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1449
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1449_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1449_out1 = macro_array_47_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1450
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1450
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1450_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1450_out1 = macro_array_47_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1451
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1451
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1451_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1451_out1 = macro_array_47_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1452
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1452
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1452_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1452_out1 = macro_array_47_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1453
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1453
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1453_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1453_out1 = macro_array_47_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1454
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1454
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1454_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1454_out1 = macro_array_47_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1455
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1455
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1455_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1455_out1 = macro_array_47_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1456
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1456
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1456_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1456_out1 = macro_array_47_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1457
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1457
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1457_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1457_out1 = macro_array_47_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1458
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1458
        if (dimc_macro_Equal_1U_69_4_438_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1458_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1458_out1 = macro_array_47_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1459
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1459
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1459_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1459_out1 = macro_array_46_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1460
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1460
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1460_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1460_out1 = macro_array_46_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1461
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1461
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1461_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1461_out1 = macro_array_46_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1462
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1462
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1462_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1462_out1 = macro_array_46_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1463
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1463
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1463_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1463_out1 = macro_array_46_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1464
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1464
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1464_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1464_out1 = macro_array_46_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1465
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1465
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1465_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1465_out1 = macro_array_46_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1466
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1466
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1466_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1466_out1 = macro_array_46_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1467
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1467
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1467_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1467_out1 = macro_array_46_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1468
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1468
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1468_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1468_out1 = macro_array_46_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1469
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1469
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1469_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1469_out1 = macro_array_46_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1470
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1470
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1470_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1470_out1 = macro_array_46_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1471
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1471
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1471_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1471_out1 = macro_array_46_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1472
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1472
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1472_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1472_out1 = macro_array_46_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1473
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1473
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1473_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1473_out1 = macro_array_46_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1474
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1474
        if (dimc_macro_Equal_1U_71_4_454_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1474_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1474_out1 = macro_array_46_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1475
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1475
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1475_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1475_out1 = macro_array_45_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1476
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1476
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1476_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1476_out1 = macro_array_45_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1477
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1477
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1477_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1477_out1 = macro_array_45_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1478
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1478
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1478_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1478_out1 = macro_array_45_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1479
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1479
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1479_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1479_out1 = macro_array_45_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1480
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1480
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1480_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1480_out1 = macro_array_45_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1481
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1481
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1481_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1481_out1 = macro_array_45_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1482
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1482
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1482_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1482_out1 = macro_array_45_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1483
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1483
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1483_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1483_out1 = macro_array_45_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1484
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1484
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1484_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1484_out1 = macro_array_45_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1485
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1485
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1485_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1485_out1 = macro_array_45_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1486
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1486
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1486_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1486_out1 = macro_array_45_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1487
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1487
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1487_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1487_out1 = macro_array_45_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1488
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1488
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1488_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1488_out1 = macro_array_45_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1489
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1489
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1489_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1489_out1 = macro_array_45_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1490
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1490
        if (dimc_macro_Equal_1U_72_4_470_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1490_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1490_out1 = macro_array_45_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1491
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1491
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1491_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1491_out1 = macro_array_44_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1492
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1492
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1492_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1492_out1 = macro_array_44_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1493
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1493
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1493_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1493_out1 = macro_array_44_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1494
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1494
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1494_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1494_out1 = macro_array_44_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1495
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1495
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1495_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1495_out1 = macro_array_44_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1496
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1496
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1496_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1496_out1 = macro_array_44_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1497
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1497
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1497_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1497_out1 = macro_array_44_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1498
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1498
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1498_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1498_out1 = macro_array_44_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1499
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1499
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1499_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1499_out1 = macro_array_44_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1500
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1500
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1500_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1500_out1 = macro_array_44_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1501
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1501
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1501_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1501_out1 = macro_array_44_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1502
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1502
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1502_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1502_out1 = macro_array_44_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1503
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1503
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1503_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1503_out1 = macro_array_44_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1504
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1504
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1504_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1504_out1 = macro_array_44_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1505
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1505
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1505_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1505_out1 = macro_array_44_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1506
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1506
        if (dimc_macro_Equal_1U_73_4_486_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1506_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1506_out1 = macro_array_44_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1507
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1507
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1507_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1507_out1 = macro_array_43_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1508
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1508
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1508_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1508_out1 = macro_array_43_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1509
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1509
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1509_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1509_out1 = macro_array_43_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1510
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1510
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1510_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1510_out1 = macro_array_43_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1511
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1511
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1511_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1511_out1 = macro_array_43_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1512
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1512
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1512_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1512_out1 = macro_array_43_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1513
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1513
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1513_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1513_out1 = macro_array_43_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1514
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1514
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1514_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1514_out1 = macro_array_43_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1515
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1515
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1515_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1515_out1 = macro_array_43_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1516
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1516
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1516_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1516_out1 = macro_array_43_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1517
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1517
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1517_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1517_out1 = macro_array_43_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1518
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1518
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1518_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1518_out1 = macro_array_43_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1519
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1519
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1519_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1519_out1 = macro_array_43_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1520
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1520
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1520_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1520_out1 = macro_array_43_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1521
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1521
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1521_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1521_out1 = macro_array_43_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1522
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1522
        if (dimc_macro_Equal_1U_29_4_502_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1522_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1522_out1 = macro_array_43_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1523
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1523
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1523_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1523_out1 = macro_array_42_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1524
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1524
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1524_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1524_out1 = macro_array_42_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1525
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1525
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1525_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1525_out1 = macro_array_42_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1526
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1526
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1526_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1526_out1 = macro_array_42_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1527
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1527
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1527_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1527_out1 = macro_array_42_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1528
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1528
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1528_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1528_out1 = macro_array_42_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1529
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1529
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1529_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1529_out1 = macro_array_42_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1530
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1530
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1530_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1530_out1 = macro_array_42_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1531
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1531
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1531_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1531_out1 = macro_array_42_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1532
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1532
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1532_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1532_out1 = macro_array_42_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1533
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1533
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1533_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1533_out1 = macro_array_42_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1534
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1534
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1534_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1534_out1 = macro_array_42_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1535
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1535
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1535_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1535_out1 = macro_array_42_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1536
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1536
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1536_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1536_out1 = macro_array_42_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1537
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1537
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1537_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1537_out1 = macro_array_42_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1538
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1538
        if (dimc_macro_Equal_1U_74_4_518_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1538_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1538_out1 = macro_array_42_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1539
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1539
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1539_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1539_out1 = macro_array_41_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1540
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1540
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1540_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1540_out1 = macro_array_41_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1541
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1541
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1541_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1541_out1 = macro_array_41_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1542
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1542
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1542_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1542_out1 = macro_array_41_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1543
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1543
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1543_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1543_out1 = macro_array_41_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1544
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1544
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1544_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1544_out1 = macro_array_41_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1545
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1545
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1545_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1545_out1 = macro_array_41_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1546
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1546
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1546_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1546_out1 = macro_array_41_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1547
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1547
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1547_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1547_out1 = macro_array_41_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1548
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1548
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1548_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1548_out1 = macro_array_41_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1549
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1549
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1549_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1549_out1 = macro_array_41_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1550
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1550
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1550_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1550_out1 = macro_array_41_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1551
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1551
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1551_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1551_out1 = macro_array_41_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1552
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1552
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1552_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1552_out1 = macro_array_41_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1553
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1553
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1553_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1553_out1 = macro_array_41_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1554
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1554
        if (dimc_macro_Equal_1U_75_4_534_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1554_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1554_out1 = macro_array_41_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1555
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1555
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1555_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1555_out1 = macro_array_40_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1556
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1556
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1556_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1556_out1 = macro_array_40_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1557
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1557
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1557_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1557_out1 = macro_array_40_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1558
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1558
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1558_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1558_out1 = macro_array_40_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1559
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1559
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1559_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1559_out1 = macro_array_40_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1560
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1560
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1560_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1560_out1 = macro_array_40_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1561
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1561
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1561_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1561_out1 = macro_array_40_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1562
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1562
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1562_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1562_out1 = macro_array_40_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1563
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1563
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1563_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1563_out1 = macro_array_40_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1564
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1564
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1564_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1564_out1 = macro_array_40_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1565
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1565
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1565_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1565_out1 = macro_array_40_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1566
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1566
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1566_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1566_out1 = macro_array_40_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1567
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1567
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1567_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1567_out1 = macro_array_40_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1568
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1568
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1568_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1568_out1 = macro_array_40_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1569
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1569
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1569_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1569_out1 = macro_array_40_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1570
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1570
        if (dimc_macro_Equal_1U_76_4_550_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1570_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1570_out1 = macro_array_40_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1571
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1571
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1571_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1571_out1 = macro_array_39_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1572
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1572
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1572_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1572_out1 = macro_array_39_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1573
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1573
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1573_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1573_out1 = macro_array_39_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1574
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1574
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1574_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1574_out1 = macro_array_39_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1575
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1575
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1575_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1575_out1 = macro_array_39_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1576
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1576
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1576_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1576_out1 = macro_array_39_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1577
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1577
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1577_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1577_out1 = macro_array_39_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1578
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1578
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1578_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1578_out1 = macro_array_39_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1579
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1579
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1579_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1579_out1 = macro_array_39_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1580
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1580
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1580_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1580_out1 = macro_array_39_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1581
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1581
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1581_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1581_out1 = macro_array_39_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1582
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1582
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1582_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1582_out1 = macro_array_39_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1583
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1583
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1583_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1583_out1 = macro_array_39_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1584
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1584
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1584_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1584_out1 = macro_array_39_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1585
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1585
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1585_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1585_out1 = macro_array_39_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1586
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1586
        if (dimc_macro_Equal_1U_77_4_566_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1586_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1586_out1 = macro_array_39_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1587
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1587
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1587_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1587_out1 = macro_array_38_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1588
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1588
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1588_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1588_out1 = macro_array_38_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1589
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1589
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1589_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1589_out1 = macro_array_38_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1590
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1590
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1590_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1590_out1 = macro_array_38_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1591
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1591
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1591_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1591_out1 = macro_array_38_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1592
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1592
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1592_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1592_out1 = macro_array_38_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1593
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1593
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1593_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1593_out1 = macro_array_38_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1594
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1594
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1594_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1594_out1 = macro_array_38_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1595
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1595
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1595_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1595_out1 = macro_array_38_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1596
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1596
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1596_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1596_out1 = macro_array_38_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1597
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1597
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1597_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1597_out1 = macro_array_38_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1598
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1598
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1598_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1598_out1 = macro_array_38_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1599
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1599
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1599_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1599_out1 = macro_array_38_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1600
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1600
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1600_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1600_out1 = macro_array_38_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1601
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1601
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1601_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1601_out1 = macro_array_38_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1602
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1602
        if (dimc_macro_Equal_1U_78_4_582_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1602_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1602_out1 = macro_array_38_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1603
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1603
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1603_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1603_out1 = macro_array_37_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1604
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1604
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1604_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1604_out1 = macro_array_37_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1605
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1605
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1605_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1605_out1 = macro_array_37_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1606
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1606
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1606_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1606_out1 = macro_array_37_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1607
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1607
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1607_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1607_out1 = macro_array_37_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1608
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1608
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1608_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1608_out1 = macro_array_37_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1609
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1609
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1609_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1609_out1 = macro_array_37_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1610
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1610
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1610_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1610_out1 = macro_array_37_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1611
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1611
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1611_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1611_out1 = macro_array_37_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1612
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1612
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1612_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1612_out1 = macro_array_37_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1613
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1613
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1613_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1613_out1 = macro_array_37_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1614
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1614
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1614_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1614_out1 = macro_array_37_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1615
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1615
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1615_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1615_out1 = macro_array_37_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1616
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1616
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1616_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1616_out1 = macro_array_37_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1617
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1617
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1617_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1617_out1 = macro_array_37_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1618
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1618
        if (dimc_macro_Equal_1U_54_4_598_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1618_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1618_out1 = macro_array_37_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1619
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1619
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1619_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1619_out1 = macro_array_36_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1620
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1620
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1620_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1620_out1 = macro_array_36_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1621
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1621
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1621_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1621_out1 = macro_array_36_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1622
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1622
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1622_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1622_out1 = macro_array_36_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1623
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1623
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1623_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1623_out1 = macro_array_36_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1624
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1624
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1624_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1624_out1 = macro_array_36_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1625
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1625
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1625_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1625_out1 = macro_array_36_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1626
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1626
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1626_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1626_out1 = macro_array_36_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1627
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1627
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1627_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1627_out1 = macro_array_36_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1628
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1628
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1628_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1628_out1 = macro_array_36_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1629
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1629
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1629_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1629_out1 = macro_array_36_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1630
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1630
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1630_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1630_out1 = macro_array_36_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1631
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1631
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1631_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1631_out1 = macro_array_36_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1632
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1632
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1632_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1632_out1 = macro_array_36_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1633
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1633
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1633_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1633_out1 = macro_array_36_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1634
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1634
        if (dimc_macro_Equal_1U_40_4_614_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1634_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1634_out1 = macro_array_36_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1635
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1635
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1635_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1635_out1 = macro_array_35_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1636
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1636
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1636_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1636_out1 = macro_array_35_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1637
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1637
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1637_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1637_out1 = macro_array_35_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1638
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1638
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1638_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1638_out1 = macro_array_35_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1639
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1639
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1639_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1639_out1 = macro_array_35_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1640
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1640
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1640_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1640_out1 = macro_array_35_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1641
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1641
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1641_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1641_out1 = macro_array_35_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1642
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1642
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1642_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1642_out1 = macro_array_35_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1643
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1643
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1643_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1643_out1 = macro_array_35_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1644
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1644
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1644_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1644_out1 = macro_array_35_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1645
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1645
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1645_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1645_out1 = macro_array_35_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1646
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1646
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1646_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1646_out1 = macro_array_35_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1647
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1647
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1647_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1647_out1 = macro_array_35_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1648
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1648
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1648_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1648_out1 = macro_array_35_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1649
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1649
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1649_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1649_out1 = macro_array_35_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1650
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1650
        if (dimc_macro_Equal_1U_79_4_630_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1650_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1650_out1 = macro_array_35_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1651
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1651
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1651_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1651_out1 = macro_array_34_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1652
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1652
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1652_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1652_out1 = macro_array_34_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1653
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1653
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1653_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1653_out1 = macro_array_34_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1654
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1654
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1654_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1654_out1 = macro_array_34_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1655
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1655
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1655_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1655_out1 = macro_array_34_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1656
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1656
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1656_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1656_out1 = macro_array_34_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1657
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1657
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1657_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1657_out1 = macro_array_34_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1658
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1658
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1658_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1658_out1 = macro_array_34_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1659
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1659
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1659_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1659_out1 = macro_array_34_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1660
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1660
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1660_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1660_out1 = macro_array_34_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1661
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1661
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1661_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1661_out1 = macro_array_34_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1662
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1662
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1662_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1662_out1 = macro_array_34_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1663
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1663
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1663_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1663_out1 = macro_array_34_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1664
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1664
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1664_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1664_out1 = macro_array_34_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1665
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1665
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1665_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1665_out1 = macro_array_34_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1666
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1666
        if (dimc_macro_Equal_1U_57_4_646_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1666_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1666_out1 = macro_array_34_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1667
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1667
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1667_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1667_out1 = macro_array_33_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1668
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1668
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1668_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1668_out1 = macro_array_33_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1669
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1669
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1669_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1669_out1 = macro_array_33_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1670
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1670
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1670_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1670_out1 = macro_array_33_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1671
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1671
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1671_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1671_out1 = macro_array_33_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1672
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1672
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1672_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1672_out1 = macro_array_33_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1673
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1673
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1673_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1673_out1 = macro_array_33_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1674
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1674
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1674_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1674_out1 = macro_array_33_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1675
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1675
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1675_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1675_out1 = macro_array_33_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1676
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1676
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1676_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1676_out1 = macro_array_33_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1677
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1677
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1677_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1677_out1 = macro_array_33_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1678
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1678
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1678_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1678_out1 = macro_array_33_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1679
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1679
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1679_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1679_out1 = macro_array_33_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1680
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1680
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1680_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1680_out1 = macro_array_33_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1681
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1681
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1681_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1681_out1 = macro_array_33_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1682
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1682
        if (dimc_macro_Equal_1U_47_4_662_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1682_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1682_out1 = macro_array_33_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1683
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1683
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1683_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1683_out1 = macro_array_32_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1684
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1684
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1684_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1684_out1 = macro_array_32_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1685
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1685
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1685_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1685_out1 = macro_array_32_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1686
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1686
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1686_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1686_out1 = macro_array_32_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1687
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1687
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1687_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1687_out1 = macro_array_32_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1688
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1688
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1688_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1688_out1 = macro_array_32_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1689
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1689
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1689_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1689_out1 = macro_array_32_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1690
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1690
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1690_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1690_out1 = macro_array_32_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1691
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1691
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1691_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1691_out1 = macro_array_32_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1692
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1692
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1692_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1692_out1 = macro_array_32_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1693
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1693
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1693_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1693_out1 = macro_array_32_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1694
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1694
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1694_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1694_out1 = macro_array_32_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1695
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1695
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1695_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1695_out1 = macro_array_32_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1696
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1696
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1696_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1696_out1 = macro_array_32_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1697
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1697
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1697_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1697_out1 = macro_array_32_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1698
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1698
        if (dimc_macro_Equal_1U_80_4_678_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1698_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1698_out1 = macro_array_32_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1699
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1699
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1699_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1699_out1 = macro_array_31_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1700
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1700
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1700_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1700_out1 = macro_array_31_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1701
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1701
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1701_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1701_out1 = macro_array_31_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1702
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1702
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1702_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1702_out1 = macro_array_31_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1703
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1703
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1703_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1703_out1 = macro_array_31_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1704
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1704
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1704_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1704_out1 = macro_array_31_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1705
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1705
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1705_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1705_out1 = macro_array_31_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1706
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1706
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1706_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1706_out1 = macro_array_31_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1707
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1707
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1707_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1707_out1 = macro_array_31_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1708
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1708
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1708_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1708_out1 = macro_array_31_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1709
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1709
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1709_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1709_out1 = macro_array_31_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1710
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1710
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1710_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1710_out1 = macro_array_31_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1711
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1711
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1711_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1711_out1 = macro_array_31_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1712
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1712
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1712_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1712_out1 = macro_array_31_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1713
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1713
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1713_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1713_out1 = macro_array_31_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1714
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1714
        if (dimc_macro_Equal_1U_58_4_694_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1714_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1714_out1 = macro_array_31_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1715
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1715
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1715_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1715_out1 = macro_array_30_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1716
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1716
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1716_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1716_out1 = macro_array_30_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1717
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1717
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1717_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1717_out1 = macro_array_30_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1718
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1718
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1718_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1718_out1 = macro_array_30_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1719
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1719
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1719_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1719_out1 = macro_array_30_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1720
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1720
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1720_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1720_out1 = macro_array_30_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1721
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1721
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1721_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1721_out1 = macro_array_30_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1722
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1722
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1722_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1722_out1 = macro_array_30_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1723
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1723
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1723_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1723_out1 = macro_array_30_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1724
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1724
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1724_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1724_out1 = macro_array_30_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1725
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1725
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1725_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1725_out1 = macro_array_30_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1726
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1726
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1726_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1726_out1 = macro_array_30_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1727
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1727
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1727_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1727_out1 = macro_array_30_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1728
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1728
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1728_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1728_out1 = macro_array_30_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1729
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1729
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1729_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1729_out1 = macro_array_30_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1730
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1730
        if (dimc_macro_Equal_1U_26_4_710_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1730_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1730_out1 = macro_array_30_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1731
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1731
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1731_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1731_out1 = macro_array_29_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1732
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1732
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1732_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1732_out1 = macro_array_29_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1733
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1733
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1733_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1733_out1 = macro_array_29_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1734
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1734
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1734_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1734_out1 = macro_array_29_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1735
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1735
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1735_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1735_out1 = macro_array_29_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1736
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1736
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1736_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1736_out1 = macro_array_29_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1737
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1737
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1737_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1737_out1 = macro_array_29_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1738
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1738
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1738_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1738_out1 = macro_array_29_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1739
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1739
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1739_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1739_out1 = macro_array_29_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1740
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1740
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1740_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1740_out1 = macro_array_29_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1741
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1741
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1741_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1741_out1 = macro_array_29_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1742
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1742
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1742_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1742_out1 = macro_array_29_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1743
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1743
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1743_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1743_out1 = macro_array_29_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1744
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1744
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1744_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1744_out1 = macro_array_29_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1745
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1745
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1745_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1745_out1 = macro_array_29_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1746
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1746
        if (dimc_macro_Equal_1U_33_4_726_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1746_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1746_out1 = macro_array_29_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1747
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1747
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1747_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1747_out1 = macro_array_28_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1748
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1748
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1748_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1748_out1 = macro_array_28_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1749
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1749
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1749_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1749_out1 = macro_array_28_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1750
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1750
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1750_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1750_out1 = macro_array_28_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1751
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1751
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1751_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1751_out1 = macro_array_28_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1752
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1752
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1752_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1752_out1 = macro_array_28_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1753
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1753
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1753_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1753_out1 = macro_array_28_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1754
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1754
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1754_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1754_out1 = macro_array_28_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1755
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1755
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1755_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1755_out1 = macro_array_28_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1756
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1756
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1756_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1756_out1 = macro_array_28_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1757
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1757
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1757_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1757_out1 = macro_array_28_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1758
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1758
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1758_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1758_out1 = macro_array_28_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1759
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1759
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1759_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1759_out1 = macro_array_28_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1760
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1760
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1760_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1760_out1 = macro_array_28_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1761
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1761
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1761_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1761_out1 = macro_array_28_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1762
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1762
        if (dimc_macro_Equal_1U_35_4_742_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1762_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1762_out1 = macro_array_28_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1763
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1763
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1763_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1763_out1 = macro_array_27_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1764
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1764
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1764_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1764_out1 = macro_array_27_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1765
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1765
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1765_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1765_out1 = macro_array_27_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1766
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1766
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1766_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1766_out1 = macro_array_27_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1767
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1767
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1767_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1767_out1 = macro_array_27_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1768
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1768
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1768_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1768_out1 = macro_array_27_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1769
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1769
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1769_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1769_out1 = macro_array_27_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1770
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1770
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1770_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1770_out1 = macro_array_27_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1771
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1771
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1771_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1771_out1 = macro_array_27_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1772
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1772
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1772_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1772_out1 = macro_array_27_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1773
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1773
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1773_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1773_out1 = macro_array_27_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1774
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1774
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1774_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1774_out1 = macro_array_27_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1775
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1775
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1775_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1775_out1 = macro_array_27_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1776
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1776
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1776_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1776_out1 = macro_array_27_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1777
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1777
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1777_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1777_out1 = macro_array_27_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1778
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1778
        if (dimc_macro_Equal_1U_25_4_758_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1778_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1778_out1 = macro_array_27_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1779
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1779
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1779_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1779_out1 = macro_array_26_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1780
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1780
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1780_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1780_out1 = macro_array_26_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1781
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1781
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1781_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1781_out1 = macro_array_26_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1782
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1782
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1782_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1782_out1 = macro_array_26_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1783
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1783
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1783_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1783_out1 = macro_array_26_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1784
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1784
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1784_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1784_out1 = macro_array_26_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1785
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1785
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1785_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1785_out1 = macro_array_26_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1786
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1786
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1786_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1786_out1 = macro_array_26_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1787
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1787
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1787_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1787_out1 = macro_array_26_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1788
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1788
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1788_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1788_out1 = macro_array_26_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1789
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1789
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1789_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1789_out1 = macro_array_26_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1790
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1790
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1790_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1790_out1 = macro_array_26_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1791
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1791
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1791_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1791_out1 = macro_array_26_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1792
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1792
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1792_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1792_out1 = macro_array_26_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1793
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1793
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1793_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1793_out1 = macro_array_26_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1794
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1794
        if (dimc_macro_Equal_1U_24_4_774_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1794_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1794_out1 = macro_array_26_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1795
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1795
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1795_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1795_out1 = macro_array_25_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1796
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1796
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1796_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1796_out1 = macro_array_25_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1797
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1797
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1797_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1797_out1 = macro_array_25_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1798
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1798
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1798_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1798_out1 = macro_array_25_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1799
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1799
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1799_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1799_out1 = macro_array_25_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1800
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1800
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1800_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1800_out1 = macro_array_25_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1801
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1801
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1801_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1801_out1 = macro_array_25_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1802
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1802
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1802_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1802_out1 = macro_array_25_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1803
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1803
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1803_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1803_out1 = macro_array_25_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1804
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1804
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1804_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1804_out1 = macro_array_25_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1805
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1805
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1805_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1805_out1 = macro_array_25_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1806
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1806
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1806_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1806_out1 = macro_array_25_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1807
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1807
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1807_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1807_out1 = macro_array_25_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1808
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1808
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1808_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1808_out1 = macro_array_25_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1809
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1809
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1809_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1809_out1 = macro_array_25_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1810
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1810
        if (dimc_macro_Equal_1U_31_4_790_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1810_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1810_out1 = macro_array_25_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1811
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1811
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1811_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1811_out1 = macro_array_24_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1812
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1812
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1812_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1812_out1 = macro_array_24_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1813
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1813
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1813_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1813_out1 = macro_array_24_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1814
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1814
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1814_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1814_out1 = macro_array_24_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1815
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1815
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1815_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1815_out1 = macro_array_24_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1816
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1816
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1816_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1816_out1 = macro_array_24_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1817
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1817
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1817_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1817_out1 = macro_array_24_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1818
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1818
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1818_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1818_out1 = macro_array_24_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1819
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1819
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1819_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1819_out1 = macro_array_24_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1820
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1820
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1820_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1820_out1 = macro_array_24_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1821
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1821
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1821_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1821_out1 = macro_array_24_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1822
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1822
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1822_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1822_out1 = macro_array_24_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1823
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1823
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1823_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1823_out1 = macro_array_24_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1824
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1824
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1824_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1824_out1 = macro_array_24_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1825
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1825
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1825_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1825_out1 = macro_array_24_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1826
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1826
        if (dimc_macro_Equal_1U_23_4_806_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1826_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1826_out1 = macro_array_24_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1827
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1827
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1827_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1827_out1 = macro_array_23_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1828
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1828
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1828_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1828_out1 = macro_array_23_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1829
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1829
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1829_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1829_out1 = macro_array_23_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1830
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1830
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1830_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1830_out1 = macro_array_23_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1831
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1831
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1831_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1831_out1 = macro_array_23_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1832
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1832
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1832_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1832_out1 = macro_array_23_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1833
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1833
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1833_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1833_out1 = macro_array_23_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1834
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1834
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1834_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1834_out1 = macro_array_23_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1835
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1835
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1835_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1835_out1 = macro_array_23_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1836
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1836
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1836_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1836_out1 = macro_array_23_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1837
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1837
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1837_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1837_out1 = macro_array_23_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1838
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1838
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1838_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1838_out1 = macro_array_23_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1839
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1839
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1839_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1839_out1 = macro_array_23_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1840
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1840
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1840_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1840_out1 = macro_array_23_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1841
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1841
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1841_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1841_out1 = macro_array_23_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1842
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1842
        if (dimc_macro_Equal_1U_41_4_822_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1842_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1842_out1 = macro_array_23_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1843
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1843
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1843_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1843_out1 = macro_array_22_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1844
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1844
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1844_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1844_out1 = macro_array_22_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1845
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1845
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1845_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1845_out1 = macro_array_22_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1846
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1846
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1846_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1846_out1 = macro_array_22_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1847
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1847
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1847_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1847_out1 = macro_array_22_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1848
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1848
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1848_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1848_out1 = macro_array_22_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1849
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1849
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1849_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1849_out1 = macro_array_22_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1850
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1850
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1850_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1850_out1 = macro_array_22_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1851
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1851
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1851_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1851_out1 = macro_array_22_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1852
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1852
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1852_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1852_out1 = macro_array_22_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1853
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1853
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1853_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1853_out1 = macro_array_22_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1854
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1854
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1854_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1854_out1 = macro_array_22_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1855
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1855
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1855_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1855_out1 = macro_array_22_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1856
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1856
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1856_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1856_out1 = macro_array_22_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1857
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1857
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1857_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1857_out1 = macro_array_22_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1858
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1858
        if (dimc_macro_Equal_1U_22_4_838_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1858_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1858_out1 = macro_array_22_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1859
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1859
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1859_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1859_out1 = macro_array_21_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1860
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1860
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1860_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1860_out1 = macro_array_21_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1861
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1861
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1861_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1861_out1 = macro_array_21_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1862
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1862
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1862_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1862_out1 = macro_array_21_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1863
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1863
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1863_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1863_out1 = macro_array_21_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1864
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1864
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1864_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1864_out1 = macro_array_21_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1865
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1865
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1865_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1865_out1 = macro_array_21_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1866
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1866
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1866_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1866_out1 = macro_array_21_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1867
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1867
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1867_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1867_out1 = macro_array_21_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1868
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1868
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1868_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1868_out1 = macro_array_21_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1869
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1869
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1869_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1869_out1 = macro_array_21_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1870
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1870
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1870_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1870_out1 = macro_array_21_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1871
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1871
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1871_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1871_out1 = macro_array_21_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1872
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1872
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1872_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1872_out1 = macro_array_21_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1873
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1873
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1873_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1873_out1 = macro_array_21_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1874
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1874
        if (dimc_macro_Equal_1U_21_4_854_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1874_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1874_out1 = macro_array_21_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1875
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1875
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1875_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1875_out1 = macro_array_20_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1876
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1876
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1876_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1876_out1 = macro_array_20_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1877
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1877
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1877_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1877_out1 = macro_array_20_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1878
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1878
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1878_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1878_out1 = macro_array_20_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1879
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1879
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1879_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1879_out1 = macro_array_20_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1880
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1880
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1880_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1880_out1 = macro_array_20_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1881
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1881
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1881_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1881_out1 = macro_array_20_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1882
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1882
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1882_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1882_out1 = macro_array_20_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1883
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1883
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1883_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1883_out1 = macro_array_20_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1884
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1884
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1884_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1884_out1 = macro_array_20_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1885
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1885
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1885_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1885_out1 = macro_array_20_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1886
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1886
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1886_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1886_out1 = macro_array_20_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1887
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1887
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1887_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1887_out1 = macro_array_20_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1888
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1888
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1888_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1888_out1 = macro_array_20_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1889
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1889
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1889_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1889_out1 = macro_array_20_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1890
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1890
        if (dimc_macro_Equal_1U_20_4_870_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1890_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1890_out1 = macro_array_20_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1891
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1891
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1891_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1891_out1 = macro_array_19_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1892
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1892
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1892_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1892_out1 = macro_array_19_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1893
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1893
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1893_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1893_out1 = macro_array_19_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1894
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1894
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1894_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1894_out1 = macro_array_19_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1895
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1895
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1895_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1895_out1 = macro_array_19_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1896
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1896
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1896_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1896_out1 = macro_array_19_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1897
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1897
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1897_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1897_out1 = macro_array_19_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1898
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1898
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1898_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1898_out1 = macro_array_19_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1899
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1899
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1899_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1899_out1 = macro_array_19_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1900
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1900
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1900_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1900_out1 = macro_array_19_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1901
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1901
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1901_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1901_out1 = macro_array_19_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1902
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1902
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1902_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1902_out1 = macro_array_19_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1903
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1903
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1903_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1903_out1 = macro_array_19_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1904
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1904
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1904_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1904_out1 = macro_array_19_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1905
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1905
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1905_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1905_out1 = macro_array_19_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1906
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1906
        if (dimc_macro_Equal_1U_19_4_886_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1906_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1906_out1 = macro_array_19_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1907
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1907
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1907_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1907_out1 = macro_array_18_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1908
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1908
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1908_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1908_out1 = macro_array_18_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1909
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1909
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1909_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1909_out1 = macro_array_18_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1910
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1910
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1910_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1910_out1 = macro_array_18_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1911
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1911
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1911_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1911_out1 = macro_array_18_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1912
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1912
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1912_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1912_out1 = macro_array_18_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1913
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1913
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1913_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1913_out1 = macro_array_18_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1914
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1914
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1914_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1914_out1 = macro_array_18_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1915
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1915
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1915_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1915_out1 = macro_array_18_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1916
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1916
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1916_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1916_out1 = macro_array_18_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1917
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1917
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1917_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1917_out1 = macro_array_18_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1918
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1918
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1918_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1918_out1 = macro_array_18_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1919
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1919
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1919_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1919_out1 = macro_array_18_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1920
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1920
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1920_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1920_out1 = macro_array_18_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1921
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1921
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1921_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1921_out1 = macro_array_18_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1922
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1922
        if (dimc_macro_Equal_1U_18_4_902_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1922_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1922_out1 = macro_array_18_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1923
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1923
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1923_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1923_out1 = macro_array_17_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1924
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1924
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1924_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1924_out1 = macro_array_17_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1925
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1925
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1925_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1925_out1 = macro_array_17_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1926
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1926
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1926_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1926_out1 = macro_array_17_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1927
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1927
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1927_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1927_out1 = macro_array_17_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1928
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1928
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1928_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1928_out1 = macro_array_17_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1929
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1929
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1929_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1929_out1 = macro_array_17_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1930
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1930
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1930_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1930_out1 = macro_array_17_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1931
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1931
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1931_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1931_out1 = macro_array_17_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1932
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1932
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1932_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1932_out1 = macro_array_17_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1933
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1933
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1933_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1933_out1 = macro_array_17_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1934
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1934
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1934_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1934_out1 = macro_array_17_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1935
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1935
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1935_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1935_out1 = macro_array_17_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1936
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1936
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1936_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1936_out1 = macro_array_17_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1937
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1937
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1937_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1937_out1 = macro_array_17_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1938
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1938
        if (dimc_macro_Equal_1U_17_4_918_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1938_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1938_out1 = macro_array_17_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1939
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1939
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1939_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1939_out1 = macro_array_16_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1940
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1940
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1940_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1940_out1 = macro_array_16_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1941
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1941
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1941_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1941_out1 = macro_array_16_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1942
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1942
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1942_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1942_out1 = macro_array_16_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1943
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1943
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1943_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1943_out1 = macro_array_16_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1944
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1944
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1944_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1944_out1 = macro_array_16_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1945
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1945
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1945_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1945_out1 = macro_array_16_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1946
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1946
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1946_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1946_out1 = macro_array_16_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1947
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1947
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1947_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1947_out1 = macro_array_16_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1948
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1948
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1948_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1948_out1 = macro_array_16_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1949
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1949
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1949_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1949_out1 = macro_array_16_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1950
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1950
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1950_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1950_out1 = macro_array_16_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1951
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1951
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1951_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1951_out1 = macro_array_16_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1952
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1952
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1952_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1952_out1 = macro_array_16_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1953
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1953
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1953_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1953_out1 = macro_array_16_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1954
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1954
        if (dimc_macro_Equal_1U_16_4_934_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1954_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1954_out1 = macro_array_16_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1955
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1955
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1955_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1955_out1 = macro_array_15_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1956
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1956
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1956_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1956_out1 = macro_array_15_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1957
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1957
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1957_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1957_out1 = macro_array_15_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1958
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1958
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1958_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1958_out1 = macro_array_15_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1959
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1959
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1959_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1959_out1 = macro_array_15_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1960
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1960
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1960_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1960_out1 = macro_array_15_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1961
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1961
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1961_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1961_out1 = macro_array_15_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1962
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1962
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1962_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1962_out1 = macro_array_15_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1963
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1963
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1963_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1963_out1 = macro_array_15_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1964
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1964
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1964_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1964_out1 = macro_array_15_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1965
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1965
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1965_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1965_out1 = macro_array_15_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1966
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1966
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1966_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1966_out1 = macro_array_15_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1967
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1967
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1967_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1967_out1 = macro_array_15_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1968
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1968
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1968_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1968_out1 = macro_array_15_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1969
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1969
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1969_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1969_out1 = macro_array_15_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1970
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1970
        if (dimc_macro_Equal_1U_15_4_950_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1970_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1970_out1 = macro_array_15_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1971
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1971
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1971_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1971_out1 = macro_array_14_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1972
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1972
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1972_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1972_out1 = macro_array_14_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1973
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1973
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1973_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1973_out1 = macro_array_14_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1974
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1974
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1974_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1974_out1 = macro_array_14_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1975
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1975
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1975_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1975_out1 = macro_array_14_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1976
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1976
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1976_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1976_out1 = macro_array_14_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1977
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1977
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1977_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1977_out1 = macro_array_14_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1978
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1978
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1978_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1978_out1 = macro_array_14_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1979
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1979
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1979_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1979_out1 = macro_array_14_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1980
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1980
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1980_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1980_out1 = macro_array_14_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1981
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1981
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1981_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1981_out1 = macro_array_14_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1982
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1982
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1982_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1982_out1 = macro_array_14_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1983
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1983
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1983_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1983_out1 = macro_array_14_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1984
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1984
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1984_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1984_out1 = macro_array_14_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1985
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1985
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1985_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1985_out1 = macro_array_14_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1986
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1986
        if (dimc_macro_Equal_1U_14_4_966_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1986_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1986_out1 = macro_array_14_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1987
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1987
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1987_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1987_out1 = macro_array_13_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1988
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1988
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1988_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1988_out1 = macro_array_13_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1989
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1989
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1989_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1989_out1 = macro_array_13_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1990
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1990
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1990_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1990_out1 = macro_array_13_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1991
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1991
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1991_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1991_out1 = macro_array_13_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1992
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1992
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1992_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1992_out1 = macro_array_13_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1993
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1993
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1993_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1993_out1 = macro_array_13_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1994
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1994
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1994_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1994_out1 = macro_array_13_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1995
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1995
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1995_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1995_out1 = macro_array_13_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1996
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1996
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1996_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1996_out1 = macro_array_13_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1997
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1997
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1997_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1997_out1 = macro_array_13_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1998
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1998
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1998_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1998_out1 = macro_array_13_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_1999
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_1999
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_1999_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_1999_out1 = macro_array_13_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2000
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2000
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2000_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2000_out1 = macro_array_13_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2001
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2001
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2001_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2001_out1 = macro_array_13_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2002
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2002
        if (dimc_macro_Equal_1U_13_4_982_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2002_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2002_out1 = macro_array_13_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2003
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2003
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2003_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2003_out1 = macro_array_12_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2004
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2004
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2004_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2004_out1 = macro_array_12_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2005
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2005
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2005_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2005_out1 = macro_array_12_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2006
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2006
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2006_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2006_out1 = macro_array_12_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2007
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2007
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2007_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2007_out1 = macro_array_12_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2008
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2008
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2008_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2008_out1 = macro_array_12_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2009
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2009
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2009_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2009_out1 = macro_array_12_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2010
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2010
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2010_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2010_out1 = macro_array_12_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2011
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2011
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2011_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2011_out1 = macro_array_12_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2012
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2012
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2012_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2012_out1 = macro_array_12_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2013
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2013
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2013_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2013_out1 = macro_array_12_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2014
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2014
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2014_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2014_out1 = macro_array_12_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2015
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2015
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2015_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2015_out1 = macro_array_12_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2016
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2016
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2016_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2016_out1 = macro_array_12_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2017
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2017
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2017_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2017_out1 = macro_array_12_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2018
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2018
        if (dimc_macro_Equal_1U_12_4_998_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2018_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2018_out1 = macro_array_12_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2019
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2019
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2019_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2019_out1 = macro_array_11_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2020
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2020
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2020_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2020_out1 = macro_array_11_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2021
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2021
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2021_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2021_out1 = macro_array_11_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2022
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2022
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2022_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2022_out1 = macro_array_11_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2023
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2023
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2023_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2023_out1 = macro_array_11_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2024
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2024
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2024_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2024_out1 = macro_array_11_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2025
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2025
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2025_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2025_out1 = macro_array_11_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2026
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2026
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2026_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2026_out1 = macro_array_11_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2027
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2027
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2027_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2027_out1 = macro_array_11_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2028
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2028
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2028_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2028_out1 = macro_array_11_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2029
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2029
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2029_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2029_out1 = macro_array_11_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2030
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2030
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2030_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2030_out1 = macro_array_11_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2031
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2031
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2031_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2031_out1 = macro_array_11_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2032
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2032
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2032_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2032_out1 = macro_array_11_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2033
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2033
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2033_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2033_out1 = macro_array_11_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2034
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2034
        if (dimc_macro_Equal_1U_11_4_1014_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2034_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2034_out1 = macro_array_11_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2035
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2035
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2035_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2035_out1 = macro_array_10_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2036
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2036
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2036_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2036_out1 = macro_array_10_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2037
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2037
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2037_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2037_out1 = macro_array_10_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2038
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2038
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2038_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2038_out1 = macro_array_10_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2039
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2039
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2039_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2039_out1 = macro_array_10_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2040
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2040
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2040_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2040_out1 = macro_array_10_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2041
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2041
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2041_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2041_out1 = macro_array_10_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2042
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2042
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2042_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2042_out1 = macro_array_10_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2043
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2043
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2043_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2043_out1 = macro_array_10_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2044
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2044
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2044_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2044_out1 = macro_array_10_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2045
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2045
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2045_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2045_out1 = macro_array_10_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2046
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2046
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2046_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2046_out1 = macro_array_10_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2047
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2047
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2047_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2047_out1 = macro_array_10_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2048
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2048
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2048_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2048_out1 = macro_array_10_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2049
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2049
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2049_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2049_out1 = macro_array_10_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2050
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2050
        if (dimc_macro_Equal_1U_10_4_1030_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2050_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2050_out1 = macro_array_10_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2051
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2051
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2051_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2051_out1 = macro_array_9_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2052
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2052
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2052_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2052_out1 = macro_array_9_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2053
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2053
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2053_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2053_out1 = macro_array_9_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2054
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2054
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2054_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2054_out1 = macro_array_9_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2055
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2055
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2055_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2055_out1 = macro_array_9_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2056
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2056
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2056_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2056_out1 = macro_array_9_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2057
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2057
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2057_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2057_out1 = macro_array_9_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2058
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2058
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2058_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2058_out1 = macro_array_9_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2059
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2059
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2059_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2059_out1 = macro_array_9_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2060
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2060
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2060_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2060_out1 = macro_array_9_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2061
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2061
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2061_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2061_out1 = macro_array_9_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2062
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2062
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2062_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2062_out1 = macro_array_9_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2063
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2063
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2063_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2063_out1 = macro_array_9_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2064
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2064
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2064_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2064_out1 = macro_array_9_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2065
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2065
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2065_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2065_out1 = macro_array_9_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2066
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2066
        if (dimc_macro_Equal_1U_9_4_1046_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2066_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2066_out1 = macro_array_9_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2067
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2067
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2067_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2067_out1 = macro_array_8_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2068
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2068
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2068_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2068_out1 = macro_array_8_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2069
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2069
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2069_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2069_out1 = macro_array_8_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2070
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2070
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2070_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2070_out1 = macro_array_8_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2071
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2071
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2071_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2071_out1 = macro_array_8_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2072
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2072
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2072_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2072_out1 = macro_array_8_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2073
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2073
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2073_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2073_out1 = macro_array_8_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2074
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2074
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2074_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2074_out1 = macro_array_8_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2075
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2075
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2075_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2075_out1 = macro_array_8_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2076
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2076
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2076_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2076_out1 = macro_array_8_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2077
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2077
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2077_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2077_out1 = macro_array_8_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2078
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2078
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2078_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2078_out1 = macro_array_8_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2079
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2079
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2079_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2079_out1 = macro_array_8_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2080
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2080
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2080_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2080_out1 = macro_array_8_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2081
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2081
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2081_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2081_out1 = macro_array_8_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2082
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2082
        if (dimc_macro_Equal_1U_8_4_1062_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2082_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2082_out1 = macro_array_8_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2083
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2083
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2083_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2083_out1 = macro_array_7_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2084
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2084
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2084_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2084_out1 = macro_array_7_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2085
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2085
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2085_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2085_out1 = macro_array_7_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2086
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2086
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2086_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2086_out1 = macro_array_7_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2087
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2087
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2087_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2087_out1 = macro_array_7_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2088
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2088
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2088_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2088_out1 = macro_array_7_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2089
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2089
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2089_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2089_out1 = macro_array_7_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2090
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2090
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2090_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2090_out1 = macro_array_7_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2091
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2091
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2091_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2091_out1 = macro_array_7_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2092
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2092
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2092_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2092_out1 = macro_array_7_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2093
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2093
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2093_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2093_out1 = macro_array_7_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2094
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2094
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2094_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2094_out1 = macro_array_7_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2095
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2095
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2095_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2095_out1 = macro_array_7_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2096
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2096
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2096_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2096_out1 = macro_array_7_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2097
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2097
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2097_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2097_out1 = macro_array_7_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2098
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2098
        if (dimc_macro_Equal_1U_7_4_1078_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2098_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2098_out1 = macro_array_7_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2099
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2099
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2099_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2099_out1 = macro_array_6_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2100
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2100
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2100_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2100_out1 = macro_array_6_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2101
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2101
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2101_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2101_out1 = macro_array_6_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2102
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2102
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2102_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2102_out1 = macro_array_6_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2103
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2103
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2103_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2103_out1 = macro_array_6_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2104
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2104
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2104_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2104_out1 = macro_array_6_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2105
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2105
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2105_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2105_out1 = macro_array_6_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2106
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2106
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2106_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2106_out1 = macro_array_6_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2107
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2107
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2107_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2107_out1 = macro_array_6_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2108
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2108
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2108_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2108_out1 = macro_array_6_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2109
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2109
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2109_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2109_out1 = macro_array_6_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2110
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2110
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2110_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2110_out1 = macro_array_6_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2111
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2111
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2111_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2111_out1 = macro_array_6_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2112
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2112
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2112_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2112_out1 = macro_array_6_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2113
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2113
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2113_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2113_out1 = macro_array_6_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2114
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2114
        if (dimc_macro_Equal_1U_6_4_1094_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2114_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2114_out1 = macro_array_6_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2115
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2115
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2115_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2115_out1 = macro_array_5_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2116
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2116
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2116_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2116_out1 = macro_array_5_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2117
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2117
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2117_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2117_out1 = macro_array_5_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2118
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2118
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2118_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2118_out1 = macro_array_5_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2119
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2119
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2119_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2119_out1 = macro_array_5_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2120
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2120
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2120_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2120_out1 = macro_array_5_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2121
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2121
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2121_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2121_out1 = macro_array_5_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2122
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2122
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2122_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2122_out1 = macro_array_5_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2123
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2123
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2123_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2123_out1 = macro_array_5_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2124
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2124
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2124_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2124_out1 = macro_array_5_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2125
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2125
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2125_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2125_out1 = macro_array_5_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2126
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2126
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2126_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2126_out1 = macro_array_5_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2127
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2127
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2127_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2127_out1 = macro_array_5_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2128
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2128
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2128_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2128_out1 = macro_array_5_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2129
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2129
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2129_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2129_out1 = macro_array_5_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2130
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2130
        if (dimc_macro_Equal_1U_5_4_1110_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2130_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2130_out1 = macro_array_5_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2131
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2131
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2131_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2131_out1 = macro_array_4_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2132
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2132
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2132_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2132_out1 = macro_array_4_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2133
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2133
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2133_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2133_out1 = macro_array_4_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2134
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2134
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2134_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2134_out1 = macro_array_4_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2135
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2135
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2135_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2135_out1 = macro_array_4_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2136
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2136
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2136_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2136_out1 = macro_array_4_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2137
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2137
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2137_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2137_out1 = macro_array_4_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2138
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2138
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2138_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2138_out1 = macro_array_4_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2139
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2139
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2139_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2139_out1 = macro_array_4_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2140
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2140
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2140_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2140_out1 = macro_array_4_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2141
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2141
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2141_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2141_out1 = macro_array_4_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2142
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2142
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2142_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2142_out1 = macro_array_4_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2143
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2143
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2143_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2143_out1 = macro_array_4_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2144
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2144
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2144_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2144_out1 = macro_array_4_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2145
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2145
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2145_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2145_out1 = macro_array_4_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2146
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2146
        if (dimc_macro_Equal_1U_4_4_1126_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2146_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2146_out1 = macro_array_4_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2147
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2147
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2147_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2147_out1 = macro_array_3_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2148
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2148
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2148_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2148_out1 = macro_array_3_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2149
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2149
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2149_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2149_out1 = macro_array_3_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2150
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2150
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2150_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2150_out1 = macro_array_3_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2151
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2151
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2151_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2151_out1 = macro_array_3_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2152
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2152
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2152_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2152_out1 = macro_array_3_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2153
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2153
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2153_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2153_out1 = macro_array_3_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2154
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2154
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2154_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2154_out1 = macro_array_3_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2155
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2155
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2155_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2155_out1 = macro_array_3_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2156
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2156
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2156_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2156_out1 = macro_array_3_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2157
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2157
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2157_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2157_out1 = macro_array_3_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2158
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2158
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2158_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2158_out1 = macro_array_3_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2159
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2159
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2159_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2159_out1 = macro_array_3_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2160
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2160
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2160_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2160_out1 = macro_array_3_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2161
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2161
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2161_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2161_out1 = macro_array_3_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2162
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2162
        if (dimc_macro_Equal_1U_3_4_1142_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2162_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2162_out1 = macro_array_3_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2163
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2163
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2163_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2163_out1 = macro_array_2_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2164
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2164
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2164_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2164_out1 = macro_array_2_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2165
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2165
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2165_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2165_out1 = macro_array_2_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2166
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2166
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2166_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2166_out1 = macro_array_2_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2167
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2167
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2167_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2167_out1 = macro_array_2_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2168
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2168
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2168_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2168_out1 = macro_array_2_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2169
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2169
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2169_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2169_out1 = macro_array_2_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2170
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2170
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2170_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2170_out1 = macro_array_2_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2171
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2171
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2171_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2171_out1 = macro_array_2_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2172
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2172
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2172_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2172_out1 = macro_array_2_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2173
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2173
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2173_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2173_out1 = macro_array_2_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2174
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2174
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2174_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2174_out1 = macro_array_2_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2175
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2175
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2175_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2175_out1 = macro_array_2_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2176
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2176
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2176_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2176_out1 = macro_array_2_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2177
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2177
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2177_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2177_out1 = macro_array_2_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2178
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2178
        if (dimc_macro_Equal_1U_2_4_1158_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2178_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2178_out1 = macro_array_2_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2179
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2179
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2179_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2179_out1 = macro_array_1_15;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2180
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2180
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2180_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2180_out1 = macro_array_1_14;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2181
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2181
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2181_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2181_out1 = macro_array_1_13;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2182
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2182
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2182_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2182_out1 = macro_array_1_12;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2183
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2183
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2183_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2183_out1 = macro_array_1_11;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2184
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2184
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2184_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2184_out1 = macro_array_1_10;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2185
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2185
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2185_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2185_out1 = macro_array_1_9;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2186
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2186
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2186_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2186_out1 = macro_array_1_8;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2187
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2187
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2187_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2187_out1 = macro_array_1_7;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2188
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2188
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2188_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2188_out1 = macro_array_1_6;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2189
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2189
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2189_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2189_out1 = macro_array_1_5;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2190
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2190
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2190_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2190_out1 = macro_array_1_4;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2191
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2191
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2191_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2191_out1 = macro_array_1_3;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2192
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2192
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2192_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2192_out1 = macro_array_1_2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2193
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2193
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2193_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2193_out1 = macro_array_1_1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2194
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2194
        if (dimc_macro_Equal_1U_1_4_1174_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2194_out1 = wdata[7:0];
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2194_out1 = macro_array_1_0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2195
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2195
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2195_out1 = macro_array_0_15;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2195_out1 = dimc_macro_N_Mux_8_2_28_4_1187_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2196
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2196
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2196_out1 = macro_array_0_14;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2196_out1 = dimc_macro_N_Mux_8_2_28_4_1188_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2197
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2197
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2197_out1 = macro_array_0_13;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2197_out1 = dimc_macro_N_Mux_8_2_28_4_1189_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2198
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2198
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2198_out1 = macro_array_0_12;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2198_out1 = dimc_macro_N_Mux_8_2_28_4_1190_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2199
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2199
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2199_out1 = macro_array_0_11;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2199_out1 = dimc_macro_N_Mux_8_2_28_4_1191_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2200
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2200
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2200_out1 = macro_array_0_10;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2200_out1 = dimc_macro_N_Mux_8_2_28_4_1192_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2201
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2201
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2201_out1 = macro_array_0_9;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2201_out1 = dimc_macro_N_Mux_8_2_28_4_1193_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2202
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2202
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2202_out1 = macro_array_0_8;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2202_out1 = dimc_macro_N_Mux_8_2_28_4_1194_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2203
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2203
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2203_out1 = macro_array_0_7;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2203_out1 = dimc_macro_N_Mux_8_2_28_4_1195_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2204
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2204
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2204_out1 = macro_array_0_6;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2204_out1 = dimc_macro_N_Mux_8_2_28_4_1196_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2205
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2205
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2205_out1 = macro_array_0_5;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2205_out1 = dimc_macro_N_Mux_8_2_28_4_1197_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2206
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2206
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2206_out1 = macro_array_0_4;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2206_out1 = dimc_macro_N_Mux_8_2_28_4_1198_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2207
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2207
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2207_out1 = macro_array_0_3;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2207_out1 = dimc_macro_N_Mux_8_2_28_4_1199_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2208
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2208
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2208_out1 = macro_array_0_2;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2208_out1 = dimc_macro_N_Mux_8_2_28_4_1200_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2209
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2209
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2209_out1 = macro_array_0_1;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2209_out1 = dimc_macro_N_Mux_8_2_28_4_1201_in2;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_2_28_4_2210
    // Resource=dimc_macro_N_Mux_8_2_28_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: array:94:12
    always @*
      begin : dimc_macro_N_Mux_8_2_28_4_2210
        if (dimc_macro_OrReduction_6U_1U_4_1186_out1) 
          begin
            dimc_macro_N_Mux_8_2_28_4_2210_out1 = macro_array_0_0;
          end 
        else 
          begin
            dimc_macro_N_Mux_8_2_28_4_2210_out1 = wdata[7:0];
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2214
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2214_out1 = dimc_macro_Not_1U_1U_4_5_out1 & dimc_macro_N_Mux_1_2_43_4_4_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2220
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2220
        if (dimc_macro_And_1Ux1U_1U_4_2214_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2220_out1 = dimc_macro_Not_1U_1U_4_8_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2220_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2221
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2221_out1 = dimc_macro_Not_1U_1U_4_10_out1 & dimc_macro_N_Mux_1_2_43_4_2217_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2226
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2226_out1 = dimc_macro_And_1Ux1U_1U_4_2221_out1 & dimc_macro_N_Mux_1_2_42_4_2220_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2227
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2227_out1 = dimc_macro_Not_1U_1U_4_15_out1 & dimc_macro_N_Mux_1_2_43_4_14_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2235
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2235_out1 = dimc_macro_Not_1U_1U_4_21_out1 & dimc_macro_N_Mux_1_2_43_4_20_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2237
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2237_out1 = dimc_macro_Not_1U_1U_4_23_out1 & dimc_macro_N_Mux_1_2_43_4_22_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2239
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2239
        if (dimc_macro_And_1Ux1U_1U_4_2226_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2239_out1 = dimc_macro_Not_1U_1U_4_24_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2239_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2240
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2240
        if (dimc_macro_And_1Ux1U_1U_4_2227_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2240_out1 = dimc_macro_Not_1U_1U_4_25_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2240_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2252
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2252_out1 = dimc_macro_Not_1U_1U_4_34_out1 & dimc_macro_N_Mux_1_2_43_4_33_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2253
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2253_out1 = dimc_macro_N_Mux_1_2_42_4_2239_out1 & dimc_macro_N_Mux_1_2_42_4_2240_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2254
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2254
        if (dimc_macro_And_1Ux1U_1U_4_2235_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2254_out1 = dimc_macro_Not_1U_1U_4_35_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2254_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2255
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2255_out1 = dimc_macro_Not_1U_1U_4_37_out1 & dimc_macro_N_Mux_1_2_43_4_2244_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2258
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2258
        if (dimc_macro_And_1Ux1U_1U_4_2237_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2258_out1 = dimc_macro_Not_1U_1U_4_39_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2258_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2259
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2259_out1 = dimc_macro_Not_1U_1U_4_41_out1 & dimc_macro_N_Mux_1_2_43_4_40_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2264
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2264_out1 = dimc_macro_And_1Ux1U_1U_4_2253_out1 & dimc_macro_And_1Ux1U_1U_4_2252_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2265
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2265_out1 = dimc_macro_And_1Ux1U_1U_4_2255_out1 & dimc_macro_N_Mux_1_2_42_4_2254_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2266
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2266_out1 = dimc_macro_Not_1U_1U_4_49_out1 & dimc_macro_N_Mux_1_2_43_4_48_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2268
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2268_out1 = dimc_macro_And_1Ux1U_1U_4_2259_out1 & dimc_macro_N_Mux_1_2_42_4_2258_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2269
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2269_out1 = dimc_macro_Not_1U_1U_4_53_out1 & dimc_macro_N_Mux_1_2_43_4_2260_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2270
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2270_out1 = dimc_macro_Not_1U_1U_4_55_out1 & dimc_macro_N_Mux_1_2_43_4_2262_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2284
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2284
        if (dimc_macro_And_1Ux1U_1U_4_2264_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2284_out1 = dimc_macro_Not_1U_1U_4_64_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2284_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2285
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2285
        if (dimc_macro_And_1Ux1U_1U_4_2265_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2285_out1 = dimc_macro_Not_1U_1U_4_65_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2285_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2286
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2286
        if (dimc_macro_And_1Ux1U_1U_4_2266_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2286_out1 = dimc_macro_Not_1U_1U_4_66_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2286_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2287
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2287_out1 = dimc_macro_Not_1U_1U_4_68_out1 & dimc_macro_N_Mux_1_2_43_4_67_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2288
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2288
        if (dimc_macro_And_1Ux1U_1U_4_2268_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2288_out1 = dimc_macro_Not_1U_1U_4_69_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2288_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2289
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2289
        if (dimc_macro_And_1Ux1U_1U_4_2269_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2289_out1 = dimc_macro_Not_1U_1U_4_70_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2289_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2292
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2292
        if (dimc_macro_And_1Ux1U_1U_4_2270_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2292_out1 = dimc_macro_Not_1U_1U_4_72_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2292_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2293
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2293_out1 = dimc_macro_Not_1U_1U_4_74_out1 & dimc_macro_N_Mux_1_2_43_4_73_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2296
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2296_out1 = dimc_macro_N_Mux_1_2_42_4_2285_out1 & dimc_macro_N_Mux_1_2_42_4_2286_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2297
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2297_out1 = dimc_macro_And_1Ux1U_1U_4_2287_out1 & dimc_macro_N_Mux_1_2_42_4_2284_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2298
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2298_out1 = dimc_macro_Not_1U_1U_4_83_out1 & dimc_macro_N_Mux_1_2_43_4_82_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2299
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2299_out1 = dimc_macro_N_Mux_1_2_42_4_2288_out1 & dimc_macro_N_Mux_1_2_42_4_2289_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2300
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2300_out1 = dimc_macro_And_1Ux1U_1U_4_2293_out1 & dimc_macro_N_Mux_1_2_42_4_2292_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2301
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2301_out1 = dimc_macro_Not_1U_1U_4_87_out1 & dimc_macro_N_Mux_1_2_43_4_86_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2302
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2302_out1 = dimc_macro_And_1Ux1U_1U_4_2297_out1 & dimc_macro_And_1Ux1U_1U_4_2296_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2303
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2303_out1 = dimc_macro_And_1Ux1U_1U_4_2299_out1 & dimc_macro_And_1Ux1U_1U_4_2298_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2309
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2309
        if (dimc_macro_And_1Ux1U_1U_4_2300_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2309_out1 = dimc_macro_Not_1U_1U_4_96_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2309_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2310
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2310
        if (dimc_macro_And_1Ux1U_1U_4_2301_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2310_out1 = dimc_macro_Not_1U_1U_4_97_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2310_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2313
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2313
        if (dimc_macro_And_1Ux1U_1U_4_2302_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2313_out1 = dimc_macro_Not_1U_1U_4_99_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2313_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2314
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2314
        if (dimc_macro_And_1Ux1U_1U_4_2303_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2314_out1 = dimc_macro_Not_1U_1U_4_100_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2314_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2315
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2315_out1 = dimc_macro_Not_1U_1U_4_104_out1 & dimc_macro_N_Mux_1_2_43_4_103_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2316
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2316_out1 = dimc_macro_N_Mux_1_2_42_4_2309_out1 & dimc_macro_N_Mux_1_2_42_4_2310_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2317
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2317_out1 = dimc_macro_N_Mux_1_2_42_4_2313_out1 & dimc_macro_N_Mux_1_2_42_4_2314_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2318
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2318_out1 = dimc_macro_And_1Ux1U_1U_4_2316_out1 & dimc_macro_And_1Ux1U_1U_4_2315_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_And_1Ux1U_1U_4_2319
    // Resource=dimc_macro_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    assign dimc_macro_And_1Ux1U_1U_4_2319_out1 = dimc_macro_And_1Ux1U_1U_4_2318_out1 & dimc_macro_And_1Ux1U_1U_4_2317_out1;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_1_2_42_4_2321
    // Resource=dimc_macro_N_Mux_1_2_42_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_1_2_42_4_2321
        if (dimc_macro_And_1Ux1U_1U_4_2319_out1) 
          begin
            dimc_macro_N_Mux_1_2_42_4_2321_out1 = dimc_macro_Not_1U_1U_4_112_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_1_2_42_4_2321_out1 = 1'b0;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2370
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2370
        if (dimc_macro_N_Mux_1_2_42_4_2310_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2370_out1 = dimc_macro_N_Mux_6_2_53_4_146_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2370_out1 = dimc_macro_N_Mux_6_2_53_4_147_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2371
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2371
        if (dimc_macro_N_Mux_1_2_42_4_2292_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2371_out1 = dimc_macro_N_Mux_6_2_53_4_148_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2371_out1 = dimc_macro_N_Mux_6_2_53_4_149_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2372
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2372
        if (dimc_macro_N_Mux_1_2_42_4_2289_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2372_out1 = dimc_macro_N_Mux_6_2_53_4_150_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2372_out1 = dimc_macro_N_Mux_6_2_53_4_2359_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2373
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2373
        if (dimc_macro_N_Mux_1_2_42_4_2258_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2373_out1 = dimc_macro_N_Mux_6_2_53_4_152_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2373_out1 = dimc_macro_N_Mux_6_2_53_4_153_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_2374
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_2374
        if (dimc_macro_N_Mux_1_2_42_4_2286_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_2374_out1 = dimc_macro_N_Mux_5_2_56_4_154_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_2374_out1 = dimc_macro_N_Mux_5_2_56_4_155_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_2375
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_2375
        if (dimc_macro_N_Mux_1_2_42_4_2254_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_2375_out1 = dimc_macro_N_Mux_5_2_56_4_2364_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_2375_out1 = dimc_macro_N_Mux_5_2_56_4_157_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_4_2_48_4_2376
    // Resource=dimc_macro_N_Mux_4_2_48_4, Function=mux : Inputs=4,4,1 Outputs=4
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_4_2_48_4_2376
        if (dimc_macro_N_Mux_1_2_42_4_2240_out1) 
          begin
            dimc_macro_N_Mux_4_2_48_4_2376_out1 = dimc_macro_N_Mux_4_2_48_4_158_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_4_2_48_4_2376_out1 = dimc_macro_N_Mux_4_2_48_4_159_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_3_2_36_4_2377
    // Resource=dimc_macro_N_Mux_3_2_36_4, Function=mux : Inputs=2,3,1 Outputs=3
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_3_2_36_4_2377
        if (dimc_macro_N_Mux_1_2_42_4_2220_out1) 
          begin
            dimc_macro_N_Mux_3_2_36_4_2377_out1 = dimc_macro_N_Mux_3_2_34_4_160_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_3_2_36_4_2377_out1 = {1'b0, dimc_macro_N_Mux_2_2_32_4_161_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2378
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2378
        if (dimc_macro_N_Mux_1_2_42_4_2309_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2378_out1 = dimc_macro_N_Mux_6_2_53_4_2370_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2378_out1 = dimc_macro_N_Mux_6_2_53_4_2371_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2379
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2379
        if (dimc_macro_N_Mux_1_2_42_4_2288_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2379_out1 = dimc_macro_N_Mux_6_2_53_4_2372_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2379_out1 = dimc_macro_N_Mux_6_2_53_4_2373_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_56_4_2380
    // Resource=dimc_macro_N_Mux_5_2_56_4, Function=mux : Inputs=5,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_56_4_2380
        if (dimc_macro_N_Mux_1_2_42_4_2285_out1) 
          begin
            dimc_macro_N_Mux_5_2_56_4_2380_out1 = dimc_macro_N_Mux_5_2_56_4_2374_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_56_4_2380_out1 = dimc_macro_N_Mux_5_2_56_4_2375_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_4_2_59_4_2381
    // Resource=dimc_macro_N_Mux_4_2_59_4, Function=mux : Inputs=3,4,1 Outputs=4
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_4_2_59_4_2381
        if (dimc_macro_N_Mux_1_2_42_4_2239_out1) 
          begin
            dimc_macro_N_Mux_4_2_59_4_2381_out1 = dimc_macro_N_Mux_4_2_48_4_2376_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_4_2_59_4_2381_out1 = {1'b0, dimc_macro_N_Mux_3_2_36_4_2377_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_53_4_2382
    // Resource=dimc_macro_N_Mux_6_2_53_4, Function=mux : Inputs=6,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_53_4_2382
        if (dimc_macro_N_Mux_1_2_42_4_2314_out1) 
          begin
            dimc_macro_N_Mux_6_2_53_4_2382_out1 = dimc_macro_N_Mux_6_2_53_4_2378_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_53_4_2382_out1 = dimc_macro_N_Mux_6_2_53_4_2379_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_5_2_46_4_2383
    // Resource=dimc_macro_N_Mux_5_2_46_4, Function=mux : Inputs=4,5,1 Outputs=5
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_5_2_46_4_2383
        if (dimc_macro_N_Mux_1_2_42_4_2284_out1) 
          begin
            dimc_macro_N_Mux_5_2_46_4_2383_out1 = dimc_macro_N_Mux_5_2_56_4_2380_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_5_2_46_4_2383_out1 = {1'b0, dimc_macro_N_Mux_4_2_59_4_2381_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_39_4_2384
    // Resource=dimc_macro_N_Mux_6_2_39_4, Function=mux : Inputs=5,6,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_39_4_2384
        if (dimc_macro_N_Mux_1_2_42_4_2313_out1) 
          begin
            dimc_macro_N_Mux_6_2_39_4_2384_out1 = dimc_macro_N_Mux_6_2_53_4_2382_out1;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_39_4_2384_out1 = {1'b0, dimc_macro_N_Mux_5_2_46_4_2383_out1};
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_6_2_45_4_2385
    // Resource=dimc_macro_N_Mux_6_2_45_4, Function=mux : Inputs=6S,1 Outputs=6
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:84:21
    always @*
      begin : dimc_macro_N_Mux_6_2_45_4_2385
        if (dimc_macro_N_Mux_1_2_42_4_2321_out1) 
          begin
            dimc_macro_N_Mux_6_2_45_4_2385_out1 = 6'd00;
          end 
        else 
          begin
            dimc_macro_N_Mux_6_2_45_4_2385_out1 = dimc_macro_N_Mux_6_2_39_4_2384_out1;
          end
      end
    
    // rtl_instance:dimc_macro/dimc_macro_Xor_64U_70_4_2386
    // Resource=dimc_macro_Xor_64U_70_4, Function=xor : Inputs=64 Outputs=64
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:92:22
    assign dimc_macro_Xor_64U_70_4_2386_out1 = ai ^ 64'd12297829382473034410;
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2387
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2387
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_0_0;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_1_0;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_2_0;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_3_0;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_4_0;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_5_0;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_6_0;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_7_0;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_8_0;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_9_0;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_10_0;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_11_0;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_12_0;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_13_0;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_14_0;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_15_0;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_16_0;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_17_0;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_18_0;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_19_0;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_20_0;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_21_0;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_22_0;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_23_0;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_24_0;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_25_0;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_26_0;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_27_0;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_28_0;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_29_0;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_30_0;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_31_0;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_32_0;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_33_0;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_34_0;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_35_0;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_36_0;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_37_0;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_38_0;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_39_0;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_40_0;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_41_0;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_42_0;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_43_0;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_44_0;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_45_0;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_46_0;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_47_0;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_48_0;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_49_0;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_50_0;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_51_0;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_52_0;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_53_0;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_54_0;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_55_0;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_56_0;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_57_0;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_58_0;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_59_0;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_60_0;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_61_0;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_62_0;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2387_out1 = macro_array_63_0;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2388
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2388
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_0_1;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_1_1;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_2_1;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_3_1;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_4_1;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_5_1;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_6_1;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_7_1;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_8_1;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_9_1;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_10_1;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_11_1;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_12_1;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_13_1;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_14_1;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_15_1;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_16_1;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_17_1;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_18_1;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_19_1;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_20_1;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_21_1;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_22_1;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_23_1;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_24_1;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_25_1;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_26_1;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_27_1;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_28_1;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_29_1;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_30_1;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_31_1;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_32_1;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_33_1;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_34_1;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_35_1;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_36_1;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_37_1;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_38_1;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_39_1;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_40_1;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_41_1;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_42_1;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_43_1;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_44_1;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_45_1;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_46_1;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_47_1;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_48_1;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_49_1;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_50_1;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_51_1;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_52_1;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_53_1;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_54_1;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_55_1;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_56_1;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_57_1;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_58_1;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_59_1;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_60_1;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_61_1;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_62_1;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2388_out1 = macro_array_63_1;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2389
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2389
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_0_2;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_1_2;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_2_2;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_3_2;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_4_2;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_5_2;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_6_2;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_7_2;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_8_2;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_9_2;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_10_2;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_11_2;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_12_2;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_13_2;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_14_2;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_15_2;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_16_2;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_17_2;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_18_2;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_19_2;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_20_2;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_21_2;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_22_2;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_23_2;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_24_2;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_25_2;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_26_2;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_27_2;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_28_2;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_29_2;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_30_2;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_31_2;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_32_2;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_33_2;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_34_2;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_35_2;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_36_2;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_37_2;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_38_2;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_39_2;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_40_2;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_41_2;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_42_2;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_43_2;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_44_2;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_45_2;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_46_2;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_47_2;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_48_2;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_49_2;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_50_2;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_51_2;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_52_2;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_53_2;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_54_2;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_55_2;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_56_2;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_57_2;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_58_2;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_59_2;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_60_2;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_61_2;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_62_2;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2389_out1 = macro_array_63_2;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2390
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2390
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_0_3;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_1_3;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_2_3;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_3_3;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_4_3;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_5_3;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_6_3;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_7_3;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_8_3;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_9_3;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_10_3;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_11_3;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_12_3;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_13_3;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_14_3;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_15_3;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_16_3;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_17_3;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_18_3;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_19_3;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_20_3;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_21_3;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_22_3;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_23_3;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_24_3;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_25_3;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_26_3;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_27_3;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_28_3;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_29_3;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_30_3;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_31_3;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_32_3;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_33_3;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_34_3;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_35_3;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_36_3;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_37_3;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_38_3;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_39_3;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_40_3;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_41_3;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_42_3;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_43_3;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_44_3;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_45_3;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_46_3;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_47_3;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_48_3;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_49_3;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_50_3;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_51_3;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_52_3;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_53_3;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_54_3;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_55_3;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_56_3;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_57_3;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_58_3;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_59_3;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_60_3;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_61_3;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_62_3;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2390_out1 = macro_array_63_3;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2391
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2391
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_0_4;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_1_4;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_2_4;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_3_4;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_4_4;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_5_4;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_6_4;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_7_4;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_8_4;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_9_4;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_10_4;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_11_4;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_12_4;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_13_4;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_14_4;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_15_4;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_16_4;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_17_4;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_18_4;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_19_4;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_20_4;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_21_4;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_22_4;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_23_4;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_24_4;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_25_4;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_26_4;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_27_4;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_28_4;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_29_4;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_30_4;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_31_4;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_32_4;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_33_4;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_34_4;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_35_4;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_36_4;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_37_4;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_38_4;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_39_4;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_40_4;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_41_4;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_42_4;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_43_4;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_44_4;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_45_4;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_46_4;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_47_4;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_48_4;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_49_4;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_50_4;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_51_4;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_52_4;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_53_4;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_54_4;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_55_4;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_56_4;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_57_4;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_58_4;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_59_4;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_60_4;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_61_4;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_62_4;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2391_out1 = macro_array_63_4;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2392
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2392
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_0_5;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_1_5;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_2_5;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_3_5;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_4_5;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_5_5;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_6_5;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_7_5;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_8_5;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_9_5;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_10_5;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_11_5;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_12_5;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_13_5;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_14_5;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_15_5;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_16_5;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_17_5;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_18_5;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_19_5;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_20_5;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_21_5;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_22_5;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_23_5;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_24_5;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_25_5;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_26_5;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_27_5;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_28_5;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_29_5;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_30_5;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_31_5;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_32_5;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_33_5;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_34_5;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_35_5;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_36_5;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_37_5;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_38_5;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_39_5;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_40_5;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_41_5;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_42_5;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_43_5;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_44_5;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_45_5;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_46_5;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_47_5;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_48_5;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_49_5;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_50_5;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_51_5;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_52_5;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_53_5;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_54_5;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_55_5;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_56_5;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_57_5;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_58_5;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_59_5;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_60_5;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_61_5;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_62_5;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2392_out1 = macro_array_63_5;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2393
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2393
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_0_6;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_1_6;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_2_6;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_3_6;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_4_6;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_5_6;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_6_6;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_7_6;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_8_6;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_9_6;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_10_6;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_11_6;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_12_6;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_13_6;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_14_6;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_15_6;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_16_6;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_17_6;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_18_6;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_19_6;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_20_6;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_21_6;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_22_6;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_23_6;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_24_6;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_25_6;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_26_6;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_27_6;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_28_6;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_29_6;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_30_6;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_31_6;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_32_6;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_33_6;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_34_6;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_35_6;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_36_6;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_37_6;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_38_6;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_39_6;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_40_6;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_41_6;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_42_6;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_43_6;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_44_6;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_45_6;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_46_6;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_47_6;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_48_6;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_49_6;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_50_6;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_51_6;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_52_6;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_53_6;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_54_6;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_55_6;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_56_6;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_57_6;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_58_6;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_59_6;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_60_6;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_61_6;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_62_6;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2393_out1 = macro_array_63_6;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2394
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2394
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_0_7;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_1_7;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_2_7;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_3_7;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_4_7;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_5_7;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_6_7;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_7_7;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_8_7;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_9_7;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_10_7;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_11_7;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_12_7;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_13_7;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_14_7;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_15_7;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_16_7;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_17_7;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_18_7;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_19_7;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_20_7;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_21_7;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_22_7;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_23_7;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_24_7;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_25_7;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_26_7;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_27_7;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_28_7;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_29_7;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_30_7;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_31_7;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_32_7;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_33_7;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_34_7;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_35_7;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_36_7;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_37_7;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_38_7;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_39_7;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_40_7;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_41_7;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_42_7;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_43_7;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_44_7;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_45_7;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_46_7;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_47_7;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_48_7;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_49_7;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_50_7;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_51_7;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_52_7;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_53_7;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_54_7;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_55_7;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_56_7;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_57_7;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_58_7;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_59_7;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_60_7;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_61_7;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_62_7;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2394_out1 = macro_array_63_7;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2395
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2395
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_0_8;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_1_8;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_2_8;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_3_8;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_4_8;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_5_8;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_6_8;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_7_8;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_8_8;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_9_8;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_10_8;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_11_8;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_12_8;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_13_8;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_14_8;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_15_8;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_16_8;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_17_8;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_18_8;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_19_8;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_20_8;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_21_8;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_22_8;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_23_8;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_24_8;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_25_8;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_26_8;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_27_8;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_28_8;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_29_8;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_30_8;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_31_8;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_32_8;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_33_8;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_34_8;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_35_8;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_36_8;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_37_8;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_38_8;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_39_8;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_40_8;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_41_8;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_42_8;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_43_8;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_44_8;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_45_8;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_46_8;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_47_8;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_48_8;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_49_8;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_50_8;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_51_8;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_52_8;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_53_8;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_54_8;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_55_8;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_56_8;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_57_8;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_58_8;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_59_8;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_60_8;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_61_8;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_62_8;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2395_out1 = macro_array_63_8;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2396
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2396
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_0_9;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_1_9;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_2_9;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_3_9;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_4_9;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_5_9;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_6_9;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_7_9;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_8_9;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_9_9;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_10_9;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_11_9;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_12_9;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_13_9;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_14_9;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_15_9;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_16_9;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_17_9;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_18_9;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_19_9;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_20_9;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_21_9;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_22_9;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_23_9;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_24_9;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_25_9;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_26_9;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_27_9;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_28_9;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_29_9;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_30_9;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_31_9;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_32_9;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_33_9;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_34_9;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_35_9;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_36_9;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_37_9;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_38_9;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_39_9;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_40_9;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_41_9;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_42_9;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_43_9;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_44_9;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_45_9;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_46_9;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_47_9;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_48_9;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_49_9;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_50_9;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_51_9;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_52_9;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_53_9;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_54_9;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_55_9;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_56_9;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_57_9;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_58_9;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_59_9;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_60_9;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_61_9;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_62_9;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2396_out1 = macro_array_63_9;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2397
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2397
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_0_10;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_1_10;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_2_10;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_3_10;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_4_10;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_5_10;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_6_10;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_7_10;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_8_10;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_9_10;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_10_10;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_11_10;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_12_10;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_13_10;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_14_10;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_15_10;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_16_10;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_17_10;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_18_10;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_19_10;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_20_10;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_21_10;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_22_10;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_23_10;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_24_10;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_25_10;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_26_10;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_27_10;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_28_10;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_29_10;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_30_10;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_31_10;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_32_10;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_33_10;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_34_10;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_35_10;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_36_10;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_37_10;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_38_10;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_39_10;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_40_10;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_41_10;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_42_10;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_43_10;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_44_10;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_45_10;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_46_10;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_47_10;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_48_10;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_49_10;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_50_10;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_51_10;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_52_10;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_53_10;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_54_10;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_55_10;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_56_10;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_57_10;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_58_10;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_59_10;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_60_10;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_61_10;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_62_10;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2397_out1 = macro_array_63_10;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2398
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2398
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_0_11;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_1_11;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_2_11;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_3_11;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_4_11;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_5_11;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_6_11;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_7_11;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_8_11;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_9_11;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_10_11;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_11_11;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_12_11;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_13_11;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_14_11;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_15_11;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_16_11;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_17_11;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_18_11;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_19_11;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_20_11;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_21_11;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_22_11;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_23_11;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_24_11;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_25_11;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_26_11;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_27_11;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_28_11;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_29_11;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_30_11;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_31_11;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_32_11;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_33_11;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_34_11;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_35_11;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_36_11;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_37_11;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_38_11;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_39_11;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_40_11;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_41_11;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_42_11;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_43_11;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_44_11;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_45_11;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_46_11;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_47_11;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_48_11;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_49_11;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_50_11;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_51_11;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_52_11;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_53_11;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_54_11;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_55_11;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_56_11;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_57_11;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_58_11;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_59_11;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_60_11;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_61_11;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_62_11;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2398_out1 = macro_array_63_11;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2399
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2399
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_0_12;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_1_12;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_2_12;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_3_12;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_4_12;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_5_12;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_6_12;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_7_12;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_8_12;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_9_12;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_10_12;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_11_12;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_12_12;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_13_12;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_14_12;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_15_12;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_16_12;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_17_12;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_18_12;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_19_12;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_20_12;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_21_12;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_22_12;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_23_12;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_24_12;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_25_12;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_26_12;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_27_12;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_28_12;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_29_12;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_30_12;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_31_12;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_32_12;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_33_12;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_34_12;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_35_12;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_36_12;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_37_12;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_38_12;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_39_12;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_40_12;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_41_12;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_42_12;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_43_12;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_44_12;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_45_12;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_46_12;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_47_12;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_48_12;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_49_12;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_50_12;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_51_12;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_52_12;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_53_12;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_54_12;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_55_12;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_56_12;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_57_12;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_58_12;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_59_12;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_60_12;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_61_12;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_62_12;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2399_out1 = macro_array_63_12;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2400
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2400
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_0_13;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_1_13;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_2_13;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_3_13;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_4_13;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_5_13;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_6_13;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_7_13;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_8_13;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_9_13;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_10_13;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_11_13;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_12_13;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_13_13;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_14_13;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_15_13;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_16_13;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_17_13;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_18_13;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_19_13;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_20_13;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_21_13;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_22_13;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_23_13;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_24_13;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_25_13;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_26_13;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_27_13;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_28_13;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_29_13;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_30_13;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_31_13;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_32_13;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_33_13;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_34_13;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_35_13;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_36_13;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_37_13;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_38_13;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_39_13;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_40_13;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_41_13;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_42_13;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_43_13;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_44_13;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_45_13;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_46_13;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_47_13;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_48_13;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_49_13;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_50_13;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_51_13;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_52_13;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_53_13;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_54_13;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_55_13;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_56_13;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_57_13;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_58_13;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_59_13;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_60_13;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_61_13;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_62_13;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2400_out1 = macro_array_63_13;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2401
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2401
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_0_14;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_1_14;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_2_14;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_3_14;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_4_14;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_5_14;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_6_14;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_7_14;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_8_14;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_9_14;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_10_14;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_11_14;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_12_14;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_13_14;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_14_14;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_15_14;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_16_14;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_17_14;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_18_14;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_19_14;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_20_14;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_21_14;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_22_14;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_23_14;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_24_14;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_25_14;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_26_14;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_27_14;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_28_14;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_29_14;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_30_14;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_31_14;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_32_14;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_33_14;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_34_14;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_35_14;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_36_14;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_37_14;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_38_14;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_39_14;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_40_14;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_41_14;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_42_14;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_43_14;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_44_14;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_45_14;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_46_14;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_47_14;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_48_14;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_49_14;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_50_14;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_51_14;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_52_14;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_53_14;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_54_14;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_55_14;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_56_14;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_57_14;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_58_14;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_59_14;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_60_14;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_61_14;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_62_14;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2401_out1 = macro_array_63_14;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_N_Mux_8_64_81_4_2402
    // Resource=dimc_macro_N_Mux_8_64_81_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6 Outputs=8
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:60
    always @*
      begin : dimc_macro_N_Mux_8_64_81_4_2402
        case (dimc_macro_N_Mux_6_2_45_4_2385_out1) 
          6'd00: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_0_15;
            end
          6'd01: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_1_15;
            end
          6'd02: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_2_15;
            end
          6'd03: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_3_15;
            end
          6'd04: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_4_15;
            end
          6'd05: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_5_15;
            end
          6'd06: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_6_15;
            end
          6'd07: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_7_15;
            end
          6'd08: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_8_15;
            end
          6'd09: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_9_15;
            end
          6'd10: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_10_15;
            end
          6'd11: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_11_15;
            end
          6'd12: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_12_15;
            end
          6'd13: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_13_15;
            end
          6'd14: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_14_15;
            end
          6'd15: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_15_15;
            end
          6'd16: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_16_15;
            end
          6'd17: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_17_15;
            end
          6'd18: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_18_15;
            end
          6'd19: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_19_15;
            end
          6'd20: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_20_15;
            end
          6'd21: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_21_15;
            end
          6'd22: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_22_15;
            end
          6'd23: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_23_15;
            end
          6'd24: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_24_15;
            end
          6'd25: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_25_15;
            end
          6'd26: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_26_15;
            end
          6'd27: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_27_15;
            end
          6'd28: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_28_15;
            end
          6'd29: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_29_15;
            end
          6'd30: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_30_15;
            end
          6'd31: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_31_15;
            end
          6'd32: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_32_15;
            end
          6'd33: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_33_15;
            end
          6'd34: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_34_15;
            end
          6'd35: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_35_15;
            end
          6'd36: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_36_15;
            end
          6'd37: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_37_15;
            end
          6'd38: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_38_15;
            end
          6'd39: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_39_15;
            end
          6'd40: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_40_15;
            end
          6'd41: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_41_15;
            end
          6'd42: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_42_15;
            end
          6'd43: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_43_15;
            end
          6'd44: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_44_15;
            end
          6'd45: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_45_15;
            end
          6'd46: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_46_15;
            end
          6'd47: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_47_15;
            end
          6'd48: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_48_15;
            end
          6'd49: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_49_15;
            end
          6'd50: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_50_15;
            end
          6'd51: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_51_15;
            end
          6'd52: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_52_15;
            end
          6'd53: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_53_15;
            end
          6'd54: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_54_15;
            end
          6'd55: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_55_15;
            end
          6'd56: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_56_15;
            end
          6'd57: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_57_15;
            end
          6'd58: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_58_15;
            end
          6'd59: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_59_15;
            end
          6'd60: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_60_15;
            end
          6'd61: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_61_15;
            end
          6'd62: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_62_15;
            end
          default: 
            begin
              dimc_macro_N_Mux_8_64_81_4_2402_out1 = macro_array_63_15;
            end
        endcase
      end
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2403
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2403_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2387_out1} * {8'b00000000, dimc_macro_Xor_64U_70_4_2386_out1[3:0]};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2404_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2404_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2404_in1 = dimc_macro_Xor_64U_70_4_2386_out1[7:4];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2404
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2404_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2388_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2404_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2405_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2405_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2405_in1 = dimc_macro_Xor_64U_70_4_2386_out1[11:8];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2405
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2405_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2389_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2405_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2406_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2406_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2406_in1 = dimc_macro_Xor_64U_70_4_2386_out1[15:12];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2406
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2406_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2390_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2406_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2407_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2407_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2407_in1 = dimc_macro_Xor_64U_70_4_2386_out1[19:16];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2407
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2407_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2391_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2407_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2408_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2408_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2408_in1 = dimc_macro_Xor_64U_70_4_2386_out1[23:20];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2408
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2408_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2392_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2408_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2409_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2409_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2409_in1 = dimc_macro_Xor_64U_70_4_2386_out1[27:24];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2409
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2409_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2393_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2409_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2410_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2410_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2410_in1 = dimc_macro_Xor_64U_70_4_2386_out1[31:28];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2410
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2410_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2394_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2410_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2411_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2411_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2411_in1 = dimc_macro_Xor_64U_70_4_2386_out1[35:32];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2411
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2411_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2395_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2411_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2412_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2412_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2412_in1 = dimc_macro_Xor_64U_70_4_2386_out1[39:36];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2412
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2412_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2396_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2412_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2413_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2413_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2413_in1 = dimc_macro_Xor_64U_70_4_2386_out1[43:40];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2413
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2413_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2397_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2413_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2414_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2414_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2414_in1 = dimc_macro_Xor_64U_70_4_2386_out1[47:44];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2414
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2414_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2398_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2414_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2415_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2415_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2415_in1 = dimc_macro_Xor_64U_70_4_2386_out1[51:48];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2415
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2415_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2399_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2415_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2416_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2416_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2416_in1 = dimc_macro_Xor_64U_70_4_2386_out1[55:52];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2416
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2416_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2400_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2416_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2417_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2417_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2417_in1 = dimc_macro_Xor_64U_70_4_2386_out1[59:56];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2417
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2417_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2401_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2417_in1};
    
    // rtl_process:dimc_macro/drive_dimc_macro_Mul_8Ux4U_12U_4_2418_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_dimc_macro_Mul_8Ux4U_12U_4_2418_in1
    // at: dimc_detail_model.cc:96:53
    assign dimc_macro_Mul_8Ux4U_12U_4_2418_in1 = dimc_macro_Xor_64U_70_4_2386_out1[63:60];
    
    // rtl_instance:dimc_macro/dimc_macro_Mul_8Ux4U_12U_4_2418
    // Resource=dimc_macro_Mul_8Ux4U_12U_4, Function=mul : Inputs=8,4 Outputs=12
    // Implements 1 operation(s)
    // at: dimc_detail_model.cc:103:64
    assign dimc_macro_Mul_8Ux4U_12U_4_2418_out1 = {4'b0000, dimc_macro_N_Mux_8_64_81_4_2402_out1} * {8'b00000000, dimc_macro_Mul_8Ux4U_12U_4_2418_in1};
    
    // rtl_process:dimc_macro/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_request_handler
    // BB2 : PROTO_1
    //   SRCLOC: dimc_detail_model.cc:20:9
    //    FSM: global_state == 0
    // BB6 : PROTO_2_1
    //   SRCLOC: dimc_detail_model.cc:130:16
    //    FSM: global_state == 1
    // BB10 : PROTO_5_1
    //   SRCLOC: dimc_detail_model.cc:70:17
    //    FSM: global_state == 4
    // BB11 : PROTO_3
    //   SRCLOC: dimc_detail_model.cc:77:17
    //    FSM: global_state == 2
    // BB13 : PROTO_4
    //   SRCLOC: dimc_detail_model.cc:126:17
    //    FSM: global_state == 3
    
    always @(posedge clk or negedge rst)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:f_request_handler/BB2
            global_state <= 3'd0;
          end 
        else 
          begin
            global_state <= global_state_next;
          end
      end
    
    // rtl_process:dimc_macro/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_request_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          3'd0, 3'd1, 3'd3, 3'd4: 
            begin
              if (dimc_macro_And_1Ux1U_1U_4_2_out1) 
                begin
                  if (RE_) 
                    begin
                      // basic_block:f_request_handler/BB10
                      global_state_next = 3'd4;
                    end 
                  else 
                    begin
                      // basic_block:f_request_handler/BB11
                      global_state_next = 3'd2;
                    end
                end 
              else 
                begin
                  // basic_block:f_request_handler/BB6
                  global_state_next = 3'd1;
                end
            end
          default: 
            begin
              global_state_next = global_state + 3'd1;
            end
        endcase
      end

endmodule


