var pipelineJSON={};
var treeJSON={"nodes":[{"name":"MainKernel", "id":1, "type":"kernel", "children":[{"name":"MainKernel.B0", "id":2, "type":"bb"}, {"name":"MainKernel.B1", "id":3, "type":"bb"}, {"name":"MainKernel.B2", "id":4, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Feedback", "id":5, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"arg_array_size", "id":6, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_array_size\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":7, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_array_size", "id":8, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_array_size\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":9, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_array_size", "id":10, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_array_size\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":11, "start":"2.00", "end":"2.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":12, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":13, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":14, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B1, MainKernel.B1, MainKernel.B1, MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":15, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}], "links":[{"from":6, "to":7, "details":[{"type":"table", "Width":"32"}]}, {"from":7, "to":14, "details":[{"type":"table", "Width":"1"}]}, {"from":8, "to":9, "details":[{"type":"table", "Width":"32"}]}, {"from":9, "to":11, "details":[{"type":"table", "Width":"1"}]}, {"from":10, "to":11, "details":[{"type":"table", "Width":"32"}]}, {"from":11, "to":12, "details":[{"type":"table", "Width":"32"}]}, {"from":12, "to":13, "details":[{"type":"table", "Width":"32"}]}, {"from":13, "to":15, "details":[{"type":"table", "Width":"33"}]}]}, "3":{"nodes":[{"name":"Loop Orch", "id":16, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Dest", "id":17, "start":"323.00", "end":"324.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Capacity FIFO", "id":63, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"325", "FIFO Width":"0"}]}, {"name":"Select", "id":18, "start":"324.00", "end":"324.00", "subtype":"select", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Global variable", "id":19, "start":"323.00", "end":"324.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_addr_in", "id":20, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_addr_in\'", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":21, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":22, "start":"323.00", "end":"324.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":23, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":24, "start":"324.00", "end":"327.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"324", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Capacity FIFO", "id":64, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"arg_A", "id":25, "start":"327.00", "end":"327.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"327", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":26, "start":"327.00", "end":"327.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"327", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":27, "start":"323.00", "end":"324.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":28, "start":"324.00", "end":"325.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Global variable", "id":29, "start":"326.00", "end":"327.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"326", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"LD", "id":30, "start":"327.00", "end":"566.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"327", "Latency":"239"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"*", "id":31, "start":"566.00", "end":"569.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"5", "Start Cycle":"566", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"Capacity FIFO", "id":65, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"36"}]}, {"name":"Capacity FIFO", "id":66, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"28"}]}, {"name":"Capacity FIFO", "id":67, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"33"}]}, {"name":"+", "id":32, "start":"570.00", "end":"570.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"19 (0x13)", "Max Fanout":"1", "Start Cycle":"570", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":33, "start":"570.00", "end":"573.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"2", "Start Cycle":"570", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"Capacity FIFO", "id":68, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"36"}]}, {"name":"Capacity FIFO", "id":69, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"28"}]}, {"name":"Capacity FIFO", "id":70, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"33"}]}, {"name":"+", "id":34, "start":"574.00", "end":"574.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"574", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":35, "start":"566.00", "end":"577.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"5", "Start Cycle":"566", "Latency":"11", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"Capacity FIFO", "id":71, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"36"}]}, {"name":"Capacity FIFO", "id":72, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"28"}]}, {"name":"Capacity FIFO", "id":73, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"33"}]}, {"name":"arg_addr_out", "id":36, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_addr_out\'", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":37, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":38, "start":"323.00", "end":"324.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":39, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":40, "start":"324.00", "end":"327.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"324", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"Capacity FIFO", "id":74, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"arg_A", "id":41, "start":"577.00", "end":"577.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"577", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":42, "start":"577.00", "end":"577.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"577", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":43, "start":"323.00", "end":"324.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":44, "start":"324.00", "end":"325.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"ST", "id":45, "start":"577.00", "end":"649.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"577", "Latency":"72"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":46, "start":"649.00", "end":"650.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"649", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"+", "id":47, "start":"324.00", "end":"324.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Feedback", "id":48, "start":"324.00", "end":"325.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"324", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}], "links":[{"from":16, "to":29, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":19, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":18, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":46, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":48, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":44, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":39, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":28, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":23, "details":[{"type":"table", "Width":"1"}]}, {"from":17, "to":18, "details":[{"type":"table", "Width":"33"}]}, {"from":17, "to":74}, {"from":18, "to":46, "details":[{"type":"table", "Width":"33"}]}, {"from":18, "to":48, "details":[{"type":"table", "Width":"33"}]}, {"from":18, "to":18, "details":[{"type":"table", "Width":"33"}]}, {"from":18, "to":16, "details":[{"type":"table", "Width":"33"}]}, {"from":19, "to":47, "details":[{"type":"table", "Width":"32"}]}, {"from":19, "to":37, "details":[{"type":"table", "Width":"32"}]}, {"from":19, "to":21, "details":[{"type":"table", "Width":"32"}]}, {"from":20, "to":21, "details":[{"type":"table", "Width":"64"}]}, {"from":21, "to":24, "details":[{"type":"table", "Width":"64"}]}, {"from":22, "to":23, "details":[{"type":"table", "Width":"1"}]}, {"from":23, "to":24, "details":[{"type":"table", "Width":"1"}]}, {"from":24, "to":26, "details":[{"type":"table", "Width":"32"}]}, {"from":24, "to":74}, {"from":25, "to":26, "details":[{"type":"table", "Width":"64"}]}, {"from":26, "to":30, "details":[{"type":"table", "Width":"64"}]}, {"from":27, "to":28, "details":[{"type":"table", "Width":"1"}]}, {"from":28, "to":30, "details":[{"type":"table", "Width":"1"}]}, {"from":29, "to":30, "details":[{"type":"table", "Width":"1"}]}, {"from":30, "to":31, "details":[{"type":"table", "Width":"32"}]}, {"from":30, "to":35, "details":[{"type":"table", "Width":"32"}]}, {"from":31, "to":33, "details":[{"type":"table", "Width":"32"}]}, {"from":31, "to":32, "details":[{"type":"table", "Width":"32"}]}, {"from":31, "to":74}, {"from":31, "to":74}, {"from":31, "to":74}, {"from":74, "to":31}, {"from":74, "to":31}, {"from":74, "to":31}, {"from":32, "to":33, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":34, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":74}, {"from":33, "to":74}, {"from":33, "to":74}, {"from":74, "to":33}, {"from":74, "to":33}, {"from":74, "to":33}, {"from":34, "to":35, "details":[{"type":"table", "Width":"32"}]}, {"from":35, "to":45, "details":[{"type":"table", "Width":"32"}]}, {"from":35, "to":74}, {"from":35, "to":74}, {"from":35, "to":74}, {"from":74, "to":35}, {"from":74, "to":35}, {"from":74, "to":35}, {"from":36, "to":37, "details":[{"type":"table", "Width":"64"}]}, {"from":37, "to":40, "details":[{"type":"table", "Width":"64"}]}, {"from":38, "to":39, "details":[{"type":"table", "Width":"1"}]}, {"from":39, "to":40, "details":[{"type":"table", "Width":"1"}]}, {"from":40, "to":42, "details":[{"type":"table", "Width":"32"}]}, {"from":40, "to":74}, {"from":74, "to":40}, {"from":41, "to":42, "details":[{"type":"table", "Width":"64"}]}, {"from":42, "to":45, "details":[{"type":"table", "Width":"64"}]}, {"from":43, "to":44, "details":[{"type":"table", "Width":"1"}]}, {"from":44, "to":45, "details":[{"type":"table", "Width":"1"}]}, {"from":45, "to":46, "details":[{"type":"table", "Width":"1"}]}, {"from":46, "to":29, "details":[{"type":"table", "Width":"1"}]}, {"from":47, "to":48, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":19, "details":[{"type":"table", "Width":"32"}]}]}, "4":{"nodes":[{"name":"Feedback", "id":49, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"MainKernel.B0", "id":2, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_array_size", "id":10, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_array_size\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_array_size", "id":8, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_array_size\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":9, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":11, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":12, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":13, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":15, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["17"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_array_size", "id":6, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_array_size\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":7, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"FFwd Src", "id":14, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B1, MainKernel.B1, MainKernel.B1, MainKernel.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["22", "27", "38", "43"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Feedback", "id":5, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"MainKernel.B1", "id":3, "start":"2", "end":"652", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":43, "start":"325", "end":"326", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_A", "id":41, "start":"579", "end":"579", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"577", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":38, "start":"325", "end":"326", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_addr_out", "id":36, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_addr_out\'", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":27, "start":"325", "end":"326", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_A", "id":25, "start":"329", "end":"329", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"327", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":22, "start":"325", "end":"326", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"arg_addr_in", "id":20, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_addr_in\'", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":17, "start":"325", "end":"326", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"323", "Latency":"1"}], "ffwdLinkID":["15"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":23, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":28, "start":"326", "end":"327", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":39, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":44, "start":"326", "end":"327", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"324", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Select", "id":18, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Global variable", "id":19, "start":"325", "end":"326", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"323", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":21, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":24, "start":"326", "end":"329", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"324", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":26, "start":"329", "end":"329", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"327", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":37, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"324", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":40, "start":"326", "end":"329", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"324", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":42, "start":"579", "end":"579", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"577", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":47, "start":"326", "end":"326", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"324", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":32}]], "type":"inst"}, {"name":"Global variable", "id":29, "start":"328", "end":"329", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"326", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"LD", "id":30, "start":"329", "end":"568", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"327", "Latency":"239"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"*", "id":31, "start":"568", "end":"571", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"5", "Start Cycle":"566", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"+", "id":32, "start":"572", "end":"572", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"19 (0x13)", "Max Fanout":"1", "Start Cycle":"570", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":33, "start":"572", "end":"575", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"2", "Start Cycle":"570", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"+", "id":34, "start":"576", "end":"576", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"574", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":35, "start":"568", "end":"579", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"5", "Start Cycle":"566", "Latency":"11", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"ST", "id":45, "start":"579", "end":"651", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"577", "Latency":"72"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}]}, {"name":"MainKernel.B2", "id":4, "start":"652", "end":"653", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":3}, {"from":10, "to":11}, {"from":8, "to":9}, {"from":9, "to":11}, {"from":11, "to":12}, {"from":12, "to":13}, {"from":13, "to":15}, {"from":6, "to":7}, {"from":7, "to":14}, {"from":3, "to":4}, {"from":43, "to":44}, {"from":41, "to":42}, {"from":38, "to":39}, {"from":36, "to":37}, {"from":27, "to":28}, {"from":25, "to":26}, {"from":22, "to":23}, {"from":20, "to":21}, {"from":17, "to":18}, {"from":23, "to":24}, {"from":28, "to":30}, {"from":39, "to":40}, {"from":44, "to":45}, {"from":19, "to":47}, {"from":19, "to":37}, {"from":19, "to":21}, {"from":21, "to":24}, {"from":24, "to":26}, {"from":26, "to":30}, {"from":37, "to":40}, {"from":40, "to":42}, {"from":42, "to":45}, {"from":29, "to":30}, {"from":30, "to":31}, {"from":30, "to":35}, {"from":31, "to":33}, {"from":31, "to":32}, {"from":32, "to":33}, {"from":33, "to":34}, {"from":34, "to":35}, {"from":35, "to":45}]}};
var bottleneckJSON={"bottlenecks":[{"name":"Global variable", "id":75, "src":"29", "dst":"46", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"35"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"35"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"35"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"35"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"35"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"33"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":"37"}]}]}], "nodes":[{"name":"Global variable", "id":29, "start":"326.00", "parent":"_ZTS10MainKernel.B1", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"LD", "id":30, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"+", "id":32, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":31, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":33, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"+", "id":34, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":35, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":35}]], "type":"inst"}, {"name":"ST", "id":45, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":46, "end":"650.00", "parent":"_ZTS10MainKernel.B1", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}], "links":[{"from":29, "to":30}, {"from":30, "to":31}, {"from":31, "to":33}, {"from":32, "to":33}, {"from":33, "to":34}, {"from":30, "to":35}, {"from":34, "to":35}, {"from":35, "to":45}, {"from":45, "to":46}, {"from":29, "to":46, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":76, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"2 channels", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":78, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":79, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":77, "parent":"76", "bw":"34133.00", "num_channels":"2", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":80, "parent":"76", "type":"bb", "children":[{"name":"SHARE", "id":81, "type":"arb"}, {"name":"Write Interconnect", "id":84, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"2"}], "type":"bb"}, {"name":"Read Interconnect", "id":82, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"3"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":83, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":91, "type":"memsys"}, {"name":"Bus 1", "id":92, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":85, "parent":"76", "type":"bb", "children":[{"name":"LD", "id":86, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"324", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"LD", "id":87, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"327", "Latency":"238 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":33}]], "type":"inst"}, {"name":"LD", "id":88, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"324", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":89, "parent":"76", "type":"bb", "children":[{"name":"ST", "id":90, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"577", "Latency":"72 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp", "line":37}]], "type":"inst"}]}], "links":[{"from":78, "to":77}, {"from":77, "to":78}, {"from":79, "to":77}, {"from":77, "to":79}, {"from":82, "to":81}, {"from":84, "to":81}, {"from":81, "to":77}, {"from":86, "to":82}, {"from":87, "to":82}, {"from":88, "to":82}, {"from":90, "to":84}, {"from":77, "to":91}, {"from":77, "to":92}, {"from":91, "to":86, "reverse":1}, {"from":92, "to":87, "reverse":1}, {"from":91, "to":88, "reverse":1}]};
