color_fprintf	,	F_10
" # %8.0f cycles / elision       "	,	L_21
exclude_hv	,	V_9
print_l1_icache_misses	,	F_14
" #   %5.2f%% aborted cycles         "	,	L_19
"                                                  #   %5.2f  stalled cycles per insn"	,	L_15
PERF_COLOR_RED	,	V_59
" frontend cycles idle   "	,	L_3
runtime_dtlb_cache_stats	,	V_25
evsel_context	,	F_1
" of all L1-dcache hits  "	,	L_6
runtime_stalled_cycles_front_stats	,	V_17
print_itlb_cache_misses	,	F_16
exclude_user	,	V_7
grc_table	,	V_52
" of all L1-icache hits  "	,	L_7
walltime_nsecs_stats	,	V_29
ctx	,	V_3
ELISION_START	,	V_39
total2	,	V_68
HW_INSTRUCTIONS	,	V_69
PERF_COUNT_HW_CACHE_L1D	,	V_75
runtime_l1_dcache_stats	,	V_21
HW_CACHE_REFERENCES	,	V_43
exclude_idle	,	V_13
PERF_COUNT_HW_CACHE_L1I	,	V_78
perf_evsel	,	V_1
runtime_stalled_cycles_back_stats	,	V_18
" #   %5.2f%% transactional cycles   "	,	L_18
__maybe_unused	,	V_63
" #   %5.2f  insns per cycle        "	,	L_11
HW_CACHE_MISSES	,	V_82
PERF_COUNT_HW_CACHE_OP_READ	,	V_76
perf_stat__reset_shadow_stats	,	F_2
exclude_kernel	,	V_5
CYCLES_IN_TX	,	V_37
HW_CACHE	,	V_44
out	,	V_62
" # %8.3f %c/sec                  "	,	L_22
runtime_elision_stats	,	V_28
GRC_STALLED_CYCLES_FE	,	V_54
HW_CPU_CYCLES	,	V_36
perf_stat_evsel__is	,	F_6
FILE	,	T_2
HW_STALLED_CYCLES_FRONTEND	,	V_40
HW_BRANCH_INSTRUCTIONS	,	V_42
" of all dTLB cache hits "	,	L_8
perf_stat__print_shadow_stats	,	F_18
"                                   "	,	L_12
max	,	F_19
PERF_COUNT_HW_CACHE_LL	,	V_81
runtime_ll_cache_stats	,	V_23
CTX_BIT_HOST	,	V_12
n	,	V_72
GRC_CACHE_MISSES	,	V_56
HW_STALLED_CYCLES_BACKEND	,	V_41
print_l1_dcache_misses	,	F_13
get_ratio_color	,	F_7
HARDWARE	,	V_35
runtime_l1_icache_stats	,	V_22
PERF_COLOR_MAGENTA	,	V_60
" # %8.3f %% of all cache refs    "	,	L_16
config	,	V_74
runtime_nsecs_stats	,	V_15
"\n"	,	L_13
ratio	,	V_51
" of all branches        "	,	L_5
PERF_COUNT_HW_CACHE_DTLB	,	V_79
" of all LL-cache hits   "	,	L_10
" #  "	,	L_1
CTX_BIT_HV	,	V_10
CYCLES_IN_TX_CP	,	V_83
CTX_BIT_IDLE	,	V_14
HW_CACHE_DTLB	,	V_48
PERF_TYPE_HW_CACHE	,	V_73
CTX_BIT_USER	,	V_8
aggr_mode	,	V_66
"%6.2f%%"	,	L_2
" # %8.3f GHz                    "	,	L_17
perf_evsel__match	,	F_4
" # %8.0f cycles / transaction   "	,	L_20
runtime_cacherefs_stats	,	V_20
count	,	V_31
cpu	,	V_32
CTX_BIT_KERNEL	,	V_6
unit	,	V_84
runtime_cycles_in_tx_stats	,	V_26
HW_CACHE_ITLB	,	V_49
print_dtlb_cache_misses	,	F_15
print_branch_misses	,	F_12
aggr	,	V_67
exclude_host	,	V_11
grc_type	,	V_50
TRANSACTION_START	,	V_38
color	,	V_57
runtime_cycles_stats	,	V_16
update_stats	,	F_5
PERF_COLOR_YELLOW	,	V_61
perf_stat__update_shadow_stats	,	F_3
" backend  cycles idle   "	,	L_4
print_stalled_cycles_frontend	,	F_8
GRC_MAX_NR	,	V_53
evsel	,	V_2
HW_CACHE_LL	,	V_47
" of all iTLB cache hits "	,	L_9
total	,	V_65
avg	,	V_64
GRC_STALLED_CYCLES_BE	,	V_55
attr	,	V_4
AGGR_NONE	,	V_70
PERF_COLOR_NORMAL	,	V_58
print_stalled_cycles_backend	,	F_11
PERF_COUNT_HW_CACHE_RESULT_MISS	,	V_77
PERF_COUNT_HW_CACHE_ITLB	,	V_80
print_ll_cache_misses	,	F_17
"        "	,	L_14
counter	,	V_30
HW_CACHE_L1I	,	V_46
SOFTWARE	,	V_33
HW_CACHE_L1D	,	V_45
u64	,	T_1
avg_stats	,	F_9
HW_BRANCH_MISSES	,	V_71
runtime_itlb_cache_stats	,	V_24
SW_TASK_CLOCK	,	V_34
runtime_transaction_stats	,	V_27
runtime_branches_stats	,	V_19
