
MAIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000210  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000398  080003a0  000103a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000398  08000398  000103a0  2**0
                  CONTENTS
  4 .ARM          00000000  08000398  08000398  000103a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000398  080003a0  000103a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000398  08000398  00010398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800039c  0800039c  0001039c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000103a0  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000103a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000103ca  2**0
                  CONTENTS, READONLY
 14 .debug_info   000006c2  00000000  00000000  0001040d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000002cb  00000000  00000000  00010acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000a0  00000000  00000000  00010da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000064  00000000  00000000  00010e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001836f  00000000  00000000  00010ea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001213  00000000  00000000  00029213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00088471  00000000  00000000  0002a426  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000120  00000000  00000000  000b2898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  000b29b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000380 	.word	0x08000380

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000380 	.word	0x08000380

080001c8 <ADC_init>:

//----------------------------------------------------------------------------------------
/*Function definition*/

//To initialize ADC1
void ADC_init (void){
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0

    /* CONFIG GPIO */
	RCC -> AHB1ENR |= GPIOAEN;  // Enable clock to GPIOA
 80001cc:	4b13      	ldr	r3, [pc, #76]	; (800021c <ADC_init+0x54>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d0:	4a12      	ldr	r2, [pc, #72]	; (800021c <ADC_init+0x54>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA -> MODER |= ( 1U << 2 );  // Enable analog mode in Port A1
 80001d8:	4b11      	ldr	r3, [pc, #68]	; (8000220 <ADC_init+0x58>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a10      	ldr	r2, [pc, #64]	; (8000220 <ADC_init+0x58>)
 80001de:	f043 0304 	orr.w	r3, r3, #4
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= ( 1U << 3 );
 80001e4:	4b0e      	ldr	r3, [pc, #56]	; (8000220 <ADC_init+0x58>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0d      	ldr	r2, [pc, #52]	; (8000220 <ADC_init+0x58>)
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	6013      	str	r3, [r2, #0]

	/* CONFIG ADC */
	RCC -> APB2ENR |= ( ADC1EN );  // Enable clock to ADC1
 80001f0:	4b0a      	ldr	r3, [pc, #40]	; (800021c <ADC_init+0x54>)
 80001f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80001f4:	4a09      	ldr	r2, [pc, #36]	; (800021c <ADC_init+0x54>)
 80001f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001fa:	6453      	str	r3, [r2, #68]	; 0x44
	ADC1 -> CR2 |= ( 1U << 0 );  // Enable ADC1
 80001fc:	4b09      	ldr	r3, [pc, #36]	; (8000224 <ADC_init+0x5c>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	4a08      	ldr	r2, [pc, #32]	; (8000224 <ADC_init+0x5c>)
 8000202:	f043 0301 	orr.w	r3, r3, #1
 8000206:	6093      	str	r3, [r2, #8]
	ADC1 -> SQR3 = ADC_CH1;  // Select Channel 1 in Sequence
 8000208:	4b06      	ldr	r3, [pc, #24]	; (8000224 <ADC_init+0x5c>)
 800020a:	2201      	movs	r2, #1
 800020c:	635a      	str	r2, [r3, #52]	; 0x34
	ADC1 -> SQR1 = ( 0X00 );  // length of Channel Sequence (1)
 800020e:	4b05      	ldr	r3, [pc, #20]	; (8000224 <ADC_init+0x5c>)
 8000210:	2200      	movs	r2, #0
 8000212:	62da      	str	r2, [r3, #44]	; 0x2c
	//ADC1 -> CR1 |= (( 1U << 24 ) | ( 1U << 25 )); // Set Resolution to 12-bit
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	40023800 	.word	0x40023800
 8000220:	40020000 	.word	0x40020000
 8000224:	40012000 	.word	0x40012000

08000228 <ADC_start>:

// To start conversion
void ADC_start (void){
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0

	ADC1 -> CR2 |= ( 1U << 1 );  // To set continuous conversion mode
 800022c:	4b07      	ldr	r3, [pc, #28]	; (800024c <ADC_start+0x24>)
 800022e:	689b      	ldr	r3, [r3, #8]
 8000230:	4a06      	ldr	r2, [pc, #24]	; (800024c <ADC_start+0x24>)
 8000232:	f043 0302 	orr.w	r3, r3, #2
 8000236:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 |= ( 1U << 30);  // To start the ADC conversion
 8000238:	4b04      	ldr	r3, [pc, #16]	; (800024c <ADC_start+0x24>)
 800023a:	689b      	ldr	r3, [r3, #8]
 800023c:	4a03      	ldr	r2, [pc, #12]	; (800024c <ADC_start+0x24>)
 800023e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000242:	6093      	str	r3, [r2, #8]
}
 8000244:	bf00      	nop
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr
 800024c:	40012000 	.word	0x40012000

08000250 <ADC_read>:
void ADC_stop (void){
	ADC1 -> CR2 &= (~( 1U << 30 ));
}

// To read ADC data
uint32_t  ADC_read (void){
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0

	while(!( ADC1-> SR & ( 1U << 1) ));
 8000256:	bf00      	nop
 8000258:	4b0a      	ldr	r3, [pc, #40]	; (8000284 <ADC_read+0x34>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	f003 0302 	and.w	r3, r3, #2
 8000260:	2b00      	cmp	r3, #0
 8000262:	d0f9      	beq.n	8000258 <ADC_read+0x8>

	uint32_t value;
	value = (ADC1 -> DR);
 8000264:	4b07      	ldr	r3, [pc, #28]	; (8000284 <ADC_read+0x34>)
 8000266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000268:	607b      	str	r3, [r7, #4]
	ADC1 -> SR &= (~( 1U << 1));
 800026a:	4b06      	ldr	r3, [pc, #24]	; (8000284 <ADC_read+0x34>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a05      	ldr	r2, [pc, #20]	; (8000284 <ADC_read+0x34>)
 8000270:	f023 0302 	bic.w	r3, r3, #2
 8000274:	6013      	str	r3, [r2, #0]

 	return( value );
 8000276:	687b      	ldr	r3, [r7, #4]
}
 8000278:	4618      	mov	r0, r3
 800027a:	370c      	adds	r7, #12
 800027c:	46bd      	mov	sp, r7
 800027e:	bc80      	pop	{r7}
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	40012000 	.word	0x40012000

08000288 <main>:


//----------------------------------------------------------------------------------------
/* MAIN FUNCTION */

int main(){
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0

	ADC_init();
 800028c:	f7ff ff9c 	bl	80001c8 <ADC_init>
	ADC_start();
 8000290:	f7ff ffca 	bl	8000228 <ADC_start>
	SWT1_init();
 8000294:	f000 f812 	bl	80002bc <SWT1_init>

	while(!((GPIOA -> IDR ) & ( 1U << 0 )));
 8000298:	bf00      	nop
 800029a:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <main+0x2c>)
 800029c:	691b      	ldr	r3, [r3, #16]
 800029e:	f003 0301 	and.w	r3, r3, #1
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0f9      	beq.n	800029a <main+0x12>


	while(1){


		sensor_data = ADC_read();
 80002a6:	f7ff ffd3 	bl	8000250 <ADC_read>
 80002aa:	4603      	mov	r3, r0
 80002ac:	4a02      	ldr	r2, [pc, #8]	; (80002b8 <main+0x30>)
 80002ae:	6013      	str	r3, [r2, #0]
 80002b0:	e7f9      	b.n	80002a6 <main+0x1e>
 80002b2:	bf00      	nop
 80002b4:	40020000 	.word	0x40020000
 80002b8:	2000001c 	.word	0x2000001c

080002bc <SWT1_init>:
int SWT1_status(void);  // TO READ SWITCH STATUS

//----------------------------------------------------------------------------------------
/*Function definition*/

void SWT1_init(void){
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0

	GPIOA-> MODER &= (~( 1U << 0));
 80002c0:	4b07      	ldr	r3, [pc, #28]	; (80002e0 <SWT1_init+0x24>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a06      	ldr	r2, [pc, #24]	; (80002e0 <SWT1_init+0x24>)
 80002c6:	f023 0301 	bic.w	r3, r3, #1
 80002ca:	6013      	str	r3, [r2, #0]
	GPIOA-> MODER &= (~( 1U << 1));
 80002cc:	4b04      	ldr	r3, [pc, #16]	; (80002e0 <SWT1_init+0x24>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a03      	ldr	r2, [pc, #12]	; (80002e0 <SWT1_init+0x24>)
 80002d2:	f023 0302 	bic.w	r3, r3, #2
 80002d6:	6013      	str	r3, [r2, #0]
}
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr
 80002e0:	40020000 	.word	0x40020000

080002e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002e4:	480d      	ldr	r0, [pc, #52]	; (800031c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ec:	480c      	ldr	r0, [pc, #48]	; (8000320 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ee:	490d      	ldr	r1, [pc, #52]	; (8000324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f0:	4a0d      	ldr	r2, [pc, #52]	; (8000328 <LoopForever+0xe>)
  movs r3, #0
 80002f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f4:	e002      	b.n	80002fc <LoopCopyDataInit>

080002f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002fa:	3304      	adds	r3, #4

080002fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000300:	d3f9      	bcc.n	80002f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000302:	4a0a      	ldr	r2, [pc, #40]	; (800032c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000304:	4c0a      	ldr	r4, [pc, #40]	; (8000330 <LoopForever+0x16>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000308:	e001      	b.n	800030e <LoopFillZerobss>

0800030a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800030a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800030c:	3204      	adds	r2, #4

0800030e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000310:	d3fb      	bcc.n	800030a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000312:	f000 f811 	bl	8000338 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000316:	f7ff ffb7 	bl	8000288 <main>

0800031a <LoopForever>:

LoopForever:
  b LoopForever
 800031a:	e7fe      	b.n	800031a <LoopForever>
  ldr   r0, =_estack
 800031c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000324:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000328:	080003a0 	.word	0x080003a0
  ldr r2, =_sbss
 800032c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000330:	20000020 	.word	0x20000020

08000334 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000334:	e7fe      	b.n	8000334 <ADC_IRQHandler>
	...

08000338 <__libc_init_array>:
 8000338:	b570      	push	{r4, r5, r6, lr}
 800033a:	4d0d      	ldr	r5, [pc, #52]	; (8000370 <__libc_init_array+0x38>)
 800033c:	4c0d      	ldr	r4, [pc, #52]	; (8000374 <__libc_init_array+0x3c>)
 800033e:	1b64      	subs	r4, r4, r5
 8000340:	10a4      	asrs	r4, r4, #2
 8000342:	2600      	movs	r6, #0
 8000344:	42a6      	cmp	r6, r4
 8000346:	d109      	bne.n	800035c <__libc_init_array+0x24>
 8000348:	4d0b      	ldr	r5, [pc, #44]	; (8000378 <__libc_init_array+0x40>)
 800034a:	4c0c      	ldr	r4, [pc, #48]	; (800037c <__libc_init_array+0x44>)
 800034c:	f000 f818 	bl	8000380 <_init>
 8000350:	1b64      	subs	r4, r4, r5
 8000352:	10a4      	asrs	r4, r4, #2
 8000354:	2600      	movs	r6, #0
 8000356:	42a6      	cmp	r6, r4
 8000358:	d105      	bne.n	8000366 <__libc_init_array+0x2e>
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000360:	4798      	blx	r3
 8000362:	3601      	adds	r6, #1
 8000364:	e7ee      	b.n	8000344 <__libc_init_array+0xc>
 8000366:	f855 3b04 	ldr.w	r3, [r5], #4
 800036a:	4798      	blx	r3
 800036c:	3601      	adds	r6, #1
 800036e:	e7f2      	b.n	8000356 <__libc_init_array+0x1e>
 8000370:	08000398 	.word	0x08000398
 8000374:	08000398 	.word	0x08000398
 8000378:	08000398 	.word	0x08000398
 800037c:	0800039c 	.word	0x0800039c

08000380 <_init>:
 8000380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000382:	bf00      	nop
 8000384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000386:	bc08      	pop	{r3}
 8000388:	469e      	mov	lr, r3
 800038a:	4770      	bx	lr

0800038c <_fini>:
 800038c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800038e:	bf00      	nop
 8000390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000392:	bc08      	pop	{r3}
 8000394:	469e      	mov	lr, r3
 8000396:	4770      	bx	lr
