$date
	Fri Dec 26 17:17:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$var wire 4 ! out [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module adder_tb $end
$var wire 4 ' Gi [3:0] $end
$var wire 4 ( Pi [3:0] $end
$var wire 4 ) a [3:0] $end
$var wire 4 * b [3:0] $end
$var wire 1 % cin $end
$var wire 4 + out [3:0] $end
$var wire 1 " carry $end
$var wire 4 , Ci [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b110 !
b110 +
b11 ,
b101 (
1%
b1 $
b1 *
b100 #
b100 )
b1 &
#20
1"
b1111 ,
b1 !
b1 +
b1110 (
b1 '
b1101 $
b1101 *
b11 #
b11 )
b10 &
#30
b1111 ,
0"
b1000 !
b1000 +
b111 (
b0 '
b10 $
b10 *
b101 #
b101 )
b11 &
#40
b1111 ,
1"
b100 !
b100 +
b1011 (
b100 '
b110 $
b110 *
b1101 #
b1101 )
b100 &
#50
b1011 ,
b1010 !
b1010 +
1"
b1 (
b1100 '
b1100 $
b1100 *
b101 &
#60
b1011 !
b1011 +
0"
b1000 ,
b11 (
b100 '
0%
b101 $
b101 *
b110 #
b110 )
b110 &
#70
b1110 ,
b1100 !
b1100 +
b10 (
b101 '
b111 $
b111 *
b101 #
b101 )
b111 &
#80
1"
b1100 ,
b1 !
b1 +
b1101 (
b10 '
b10 $
b10 *
b1111 #
b1111 )
b1000 &
#90
b1101 !
b1101 +
b0 ,
0"
b0 '
b101 $
b101 *
b1000 #
b1000 )
b1001 &
#100
b1011 !
b1011 +
1"
b1011 ,
b0 (
b1101 '
1%
b1101 $
b1101 *
b1101 #
b1101 )
b1010 &
