

================================================================
== Vitis HLS Report for 'inference_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Fri Jan  6 21:26:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        ultrasound_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.522 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|        37|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2283|   1738|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     265|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2548|   2001|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_32ns_32ns_16_36_1_U40  |sdiv_32ns_32ns_16_36_1  |        0|   0|  2283|  1738|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|   0|  2283|  1738|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |count_1_fu_132_p2                   |         +|   0|  0|  39|          32|           1|
    |grp_fu_153_p0                       |         +|   0|  0|  39|          32|          32|
    |i_2_fu_105_p2                       |         +|   0|  0|  39|          32|          32|
    |ap_block_state37_pp0_stage0_iter36  |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_99_p2                  |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln57_fu_138_p2                 |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 159|         163|         117|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   32|         64|
    |conv_output_blk_n        |   9|          2|    1|          2|
    |count_fu_40              |   9|          2|   32|         64|
    |i_1_fu_36                |   9|          2|   32|         64|
    |pool_output_blk_n        |   9|          2|    1|          2|
    |sum_fu_44                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  132|        264|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |count_fu_40                        |  32|   0|   32|          0|
    |i_1_fu_36                          |  32|   0|   32|          0|
    |icmp_ln57_reg_211                  |   1|   0|    1|          0|
    |pool_size_cast_reg_196             |  31|   0|   32|          1|
    |sum_fu_44                          |  32|   0|   32|          0|
    |icmp_ln57_reg_211                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 265|  32|  203|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_54_1|  return value|
|conv_output_dout     |   in|   16|     ap_fifo|                         conv_output|       pointer|
|conv_output_empty_n  |   in|    1|     ap_fifo|                         conv_output|       pointer|
|conv_output_read     |  out|    1|     ap_fifo|                         conv_output|       pointer|
|pool_output_din      |  out|   16|     ap_fifo|                         pool_output|       pointer|
|pool_output_full_n   |   in|    1|     ap_fifo|                         pool_output|       pointer|
|pool_output_write    |  out|    1|     ap_fifo|                         pool_output|       pointer|
|pool_stride          |   in|   31|     ap_none|                         pool_stride|        scalar|
|pool_size            |   in|   31|     ap_none|                           pool_size|        scalar|
+---------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 40 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 41 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 42 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pool_size_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %pool_size"   --->   Operation 43 'read' 'pool_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pool_stride_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %pool_stride"   --->   Operation 44 'read' 'pool_stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pool_size_cast = zext i31 %pool_size_read"   --->   Operation 45 'zext' 'pool_size_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pool_stride_cast = zext i31 %pool_stride_read"   --->   Operation 46 'zext' 'pool_stride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %count"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i_1"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%i = load i32 %i_1" [HLS_CNN.cpp:54]   --->   Operation 53 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_slt  i32 %i, i32 35000" [HLS_CNN.cpp:54]   --->   Operation 55 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %_Z10avg_pool1dRN3hls6streamI6ap_intILi16EELi0EEES4_ii.exit.loopexit.exitStub, void %for.body.i" [HLS_CNN.cpp:54]   --->   Operation 56 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i, i32 %pool_stride_cast" [HLS_CNN.cpp:54]   --->   Operation 57 'add' 'i_2' <Predicate = (icmp_ln54)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 %i_2, i32 %i_1" [HLS_CNN.cpp:54]   --->   Operation 58 'store' 'store_ln54' <Predicate = (icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.cond.i" [HLS_CNN.cpp:54]   --->   Operation 59 'br' 'br_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.5>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [HLS_CNN.cpp:56]   --->   Operation 60 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [HLS_CNN.cpp:55]   --->   Operation 61 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %conv_output" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i16 %tmp_V" [HLS_CNN.cpp:55]   --->   Operation 64 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%sum_1 = add i32 %sum_load, i32 %sext_ln55" [HLS_CNN.cpp:55]   --->   Operation 65 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%count_1 = add i32 %count_load, i32 1" [HLS_CNN.cpp:56]   --->   Operation 66 'add' 'count_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp_eq  i32 %count_1, i32 %pool_size_cast" [HLS_CNN.cpp:57]   --->   Operation 67 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body.i.for.inc.i13_crit_edge, void %if.then5.i" [HLS_CNN.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %sum_1, i32 %sum" [HLS_CNN.cpp:57]   --->   Operation 69 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %count_1, i32 %count" [HLS_CNN.cpp:57]   --->   Operation 70 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc.i13" [HLS_CNN.cpp:57]   --->   Operation 71 'br' 'br_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 72 [36/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 72 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 0, i32 %sum" [HLS_CNN.cpp:61]   --->   Operation 73 'store' 'store_ln61' <Predicate = (icmp_ln57)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 0, i32 %count" [HLS_CNN.cpp:61]   --->   Operation 74 'store' 'store_ln61' <Predicate = (icmp_ln57)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 75 [35/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 75 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 76 [34/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 76 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 77 [33/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 77 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 78 [32/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 78 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 79 [31/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 79 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 80 [30/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 80 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 81 [29/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 81 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 82 [28/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 82 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 83 [27/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 83 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 84 [26/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 84 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 85 [25/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 85 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 86 [24/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 86 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 87 [23/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 87 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 88 [22/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 88 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 89 [21/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 89 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 90 [20/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 90 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 91 [19/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 91 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 92 [18/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 92 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 93 [17/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 93 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 94 [16/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 94 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 95 [15/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 95 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 96 [14/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 96 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 97 [13/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 97 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 98 [12/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 98 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 99 [11/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 99 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 100 [10/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 100 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 101 [9/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 101 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 102 [8/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 102 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 103 [7/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 103 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 104 [6/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 104 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 105 [5/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 105 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 106 [4/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 106 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 107 [3/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 107 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 108 [2/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 108 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.97>
ST_37 : Operation 109 [1/36] (4.33ns)   --->   "%sdiv_ln58 = sdiv i32 %sum_1, i32 %pool_size_cast" [HLS_CNN.cpp:58]   --->   Operation 109 'sdiv' 'sdiv_ln58' <Predicate = (icmp_ln57)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i16 %sdiv_ln58"   --->   Operation 110 'trunc' 'trunc_ln260' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_37 : Operation 111 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %pool_output, i16 %trunc_ln260" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'write' 'write_ln174' <Predicate = (icmp_ln57)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_37 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc.i13" [HLS_CNN.cpp:61]   --->   Operation 112 'br' 'br_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1               (alloca       ) [ 01000000000000000000000000000000000000]
count             (alloca       ) [ 01100000000000000000000000000000000000]
sum               (alloca       ) [ 01100000000000000000000000000000000000]
pool_size_read    (read         ) [ 00000000000000000000000000000000000000]
pool_stride_read  (read         ) [ 00000000000000000000000000000000000000]
pool_size_cast    (zext         ) [ 01111111111111111111111111111111111111]
pool_stride_cast  (zext         ) [ 00000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000000000000000000]
br_ln0            (br           ) [ 00000000000000000000000000000000000000]
i                 (load         ) [ 00000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline ) [ 00000000000000000000000000000000000000]
icmp_ln54         (icmp         ) [ 01111111111111111111111111111111111110]
br_ln54           (br           ) [ 00000000000000000000000000000000000000]
i_2               (add          ) [ 00000000000000000000000000000000000000]
store_ln54        (store        ) [ 00000000000000000000000000000000000000]
br_ln54           (br           ) [ 00000000000000000000000000000000000000]
count_load        (load         ) [ 00000000000000000000000000000000000000]
sum_load          (load         ) [ 00000000000000000000000000000000000000]
specloopname_ln0  (specloopname ) [ 00000000000000000000000000000000000000]
tmp_V             (read         ) [ 00000000000000000000000000000000000000]
sext_ln55         (sext         ) [ 00000000000000000000000000000000000000]
sum_1             (add          ) [ 01011111111111111111111111111111111111]
count_1           (add          ) [ 00000000000000000000000000000000000000]
icmp_ln57         (icmp         ) [ 01111111111111111111111111111111111111]
br_ln57           (br           ) [ 00000000000000000000000000000000000000]
store_ln57        (store        ) [ 00000000000000000000000000000000000000]
store_ln57        (store        ) [ 00000000000000000000000000000000000000]
br_ln57           (br           ) [ 00000000000000000000000000000000000000]
store_ln61        (store        ) [ 00000000000000000000000000000000000000]
store_ln61        (store        ) [ 00000000000000000000000000000000000000]
sdiv_ln58         (sdiv         ) [ 00000000000000000000000000000000000000]
trunc_ln260       (trunc        ) [ 00000000000000000000000000000000000000]
write_ln174       (write        ) [ 00000000000000000000000000000000000000]
br_ln61           (br           ) [ 00000000000000000000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_stride">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_stride"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_output"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_output"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="count_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sum_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="pool_size_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="31" slack="0"/>
<pin id="50" dir="0" index="1" bw="31" slack="0"/>
<pin id="51" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_size_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="pool_stride_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="31" slack="0"/>
<pin id="56" dir="0" index="1" bw="31" slack="0"/>
<pin id="57" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_stride_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_V_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln174_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/37 "/>
</bind>
</comp>

<comp id="73" class="1004" name="pool_size_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="31" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_size_cast/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="pool_stride_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="31" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_stride_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln54_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="31" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln54_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="count_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sum_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln55_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sum_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="count_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln57_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln57_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln57_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln58/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln61_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln61_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln260_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/37 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="count_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="188" class="1005" name="sum_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="196" class="1005" name="pool_size_cast_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_size_cast "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln54_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="35"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="206" class="1005" name="sum_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln57_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="54" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="77" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="125"><net_src comp="60" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="119" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="116" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="126" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="132" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="126" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="153" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="176"><net_src comp="36" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="183"><net_src comp="40" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="191"><net_src comp="44" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="199"><net_src comp="73" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="205"><net_src comp="99" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="126" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="214"><net_src comp="138" pin="2"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_output | {37 }
 - Input state : 
	Port: inference_Pipeline_VITIS_LOOP_54_1 : pool_stride | {1 }
	Port: inference_Pipeline_VITIS_LOOP_54_1 : conv_output | {2 }
	Port: inference_Pipeline_VITIS_LOOP_54_1 : pool_size | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln54 : 2
		br_ln54 : 3
		i_2 : 1
		store_ln54 : 2
	State 2
		sum_1 : 1
		count_1 : 1
		icmp_ln57 : 2
		br_ln57 : 3
		store_ln57 : 2
		store_ln57 : 2
		sdiv_ln58 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		trunc_ln260 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   sdiv   |          grp_fu_153         |   2283  |   1738  |
|----------|-----------------------------|---------|---------|
|          |          i_2_fu_105         |    0    |    39   |
|    add   |         sum_1_fu_126        |    0    |    39   |
|          |        count_1_fu_132       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln54_fu_99       |    0    |    18   |
|          |       icmp_ln57_fu_138      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |  pool_size_read_read_fu_48  |    0    |    0    |
|   read   | pool_stride_read_read_fu_54 |    0    |    0    |
|          |       tmp_V_read_fu_60      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln174_write_fu_66   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     pool_size_cast_fu_73    |    0    |    0    |
|          |    pool_stride_cast_fu_77   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln55_fu_122      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln260_fu_168     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   2283  |   1891  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     count_reg_180    |   32   |
|      i_1_reg_173     |   32   |
|   icmp_ln54_reg_202  |    1   |
|   icmp_ln57_reg_211  |    1   |
|pool_size_cast_reg_196|   32   |
|     sum_1_reg_206    |   32   |
|      sum_reg_188     |   32   |
+----------------------+--------+
|         Total        |   162  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_153 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  2283  |  1891  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2445  |  1900  |
+-----------+--------+--------+--------+
