<profile>

<section name = "Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9'" level="0">
<item name = "Date">Thu May 22 16:58:33 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">lstm_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">119817, 119817, 1.198 ms, 1.198 ms, 119814, 119814, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_110_8_VITIS_LOOP_110_9">119815, 119815, 14, 6, 1, 19968, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 153, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 51, -</column>
<column name="Memory">64, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 145, -</column>
<column name="Register">-, -, 285, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">22, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_9ns_15_1_1_U47">mul_8ns_9ns_15_1_1, 0, 0, 0, 51, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Weight0_c_U">infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R, 64, 0, 0, 0, 19968, 32, 1, 638976</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln110_1_fu_208_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln110_2_fu_202_p2">+, 0, 0, 20, 15, 15</column>
<column name="add_ln110_3_fu_131_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln110_fu_143_p2">+, 0, 0, 15, 8, 1</column>
<column name="first_iter_2_fu_171_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="icmp_ln110_1_fu_149_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln110_2_fu_213_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln110_fu_125_p2">icmp, 0, 0, 20, 15, 15</column>
<column name="select_ln110_1_fu_163_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln110_fu_155_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add10132_fu_52">9, 2, 32, 64</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_indvar_flatten18_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_r_load">9, 2, 8, 16</column>
<column name="c_fu_40">9, 2, 8, 16</column>
<column name="indvar_flatten18_fu_48">9, 2, 15, 30</column>
<column name="r_fu_44">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Weight0_c_load_reg_329">32, 0, 32, 0</column>
<column name="add10132_fu_52">32, 0, 32, 0</column>
<column name="add3_reg_344">32, 0, 32, 0</column>
<column name="add_ln110_2_reg_300">15, 0, 15, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="c_fu_40">8, 0, 8, 0</column>
<column name="first_iter_2_reg_290">1, 0, 1, 0</column>
<column name="first_iter_2_reg_290_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln110_2_reg_310">1, 0, 1, 0</column>
<column name="icmp_ln110_2_reg_310_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln110_reg_272">1, 0, 1, 0</column>
<column name="icmp_ln110_reg_272_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten18_fu_48">15, 0, 15, 0</column>
<column name="mul3_reg_334">32, 0, 32, 0</column>
<column name="r_fu_44">8, 0, 8, 0</column>
<column name="select_ln110_1_reg_283">8, 0, 8, 0</column>
<column name="select_ln110_reg_276">8, 0, 8, 0</column>
<column name="vec_i_load_reg_324">32, 0, 32, 0</column>
<column name="vec_tmp_addr_reg_294">7, 0, 7, 0</column>
<column name="vec_tmp_addr_reg_294_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="vec_tmp_load_reg_314">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_374_p_din0">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_374_p_din1">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_374_p_dout0">in, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_374_p_ce">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_378_p_din0">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_378_p_din1">out, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_378_p_opcode">out, 2, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_378_p_dout0">in, 32, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="grp_fu_378_p_ce">out, 1, ap_ctrl_hs, infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, return value</column>
<column name="vec_i_address0">out, 8, ap_memory, vec_i, array</column>
<column name="vec_i_ce0">out, 1, ap_memory, vec_i, array</column>
<column name="vec_i_q0">in, 32, ap_memory, vec_i, array</column>
<column name="vec_tmp_address0">out, 7, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_ce0">out, 1, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_we0">out, 1, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_d0">out, 32, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_address1">out, 7, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_ce1">out, 1, ap_memory, vec_tmp, array</column>
<column name="vec_tmp_q1">in, 32, ap_memory, vec_tmp, array</column>
</table>
</item>
</section>
</profile>
