Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.adder64
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.dataExtractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.alu64bit
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.main_processor
Compiling module xil_defaultlib.tb_MainProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MainProcessor_behav
