

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_s2_1'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  6.062 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.132 us|  0.132 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s2_1  |        9|        9|         3|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 6 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_s2_0 = alloca i32 1" [case_3.cc:183]   --->   Operation 7 'alloca' 'i_s2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln184_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln184"   --->   Operation 8 'read' 'sext_ln184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m27_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_6"   --->   Operation 9 'read' 'm27_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln184_cast = sext i4 %sext_ln184_read"   --->   Operation 10 'sext' 'sext_ln184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln183 = store i4 0, i4 %i_s2_0" [case_3.cc:183]   --->   Operation 12 'store' 'store_ln183' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_6_read, i16 %m27" [case_3.cc:22]   --->   Operation 13 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc531"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_s2_0_1 = load i4 %i_s2_0" [case_3.cc:183]   --->   Operation 15 'load' 'i_s2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%icmp_ln183 = icmp_eq  i4 %i_s2_0_1, i4 8" [case_3.cc:183]   --->   Operation 16 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln183 = add i4 %i_s2_0_1, i4 1" [case_3.cc:183]   --->   Operation 17 'add' 'add_ln183' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %for.inc531.split, void %for.cond.cleanup480.exitStub" [case_3.cc:183]   --->   Operation 18 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i4 %i_s2_0_1" [case_3.cc:183]   --->   Operation 19 'zext' 'zext_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i8 %in_data_8, i64 0, i64 %zext_ln183" [case_3.cc:184]   --->   Operation 20 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:184]   --->   Operation 21 'load' 'in_data_8_load' <Predicate = (!icmp_ln183)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln183 = store i4 %add_ln183, i4 %i_s2_0" [case_3.cc:183]   --->   Operation 22 'store' 'store_ln183' <Predicate = (!icmp_ln183)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:184]   --->   Operation 23 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i8 %in_data_8_load" [case_3.cc:184]   --->   Operation 24 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.74ns)   --->   "%m81 = mul i7 %trunc_ln184, i7 %sext_ln184_cast" [case_3.cc:184]   --->   Operation 25 'mul' 'm81' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 34 'load' 'm27_load' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_10_out, i16 %m27_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln183)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%m27_load_1 = load i16 %m27" [case_3.cc:188]   --->   Operation 26 'load' 'm27_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 27 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [case_3.cc:183]   --->   Operation 29 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i7 %m81" [case_3.cc:188]   --->   Operation 30 'sext' 'sext_ln188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.07ns)   --->   "%m27_1 = add i16 %sext_ln188, i16 %m27_load_1" [case_3.cc:188]   --->   Operation 31 'add' 'm27_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_1, i16 %m27" [case_3.cc:22]   --->   Operation 32 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln183 = br void %for.inc531" [case_3.cc:183]   --->   Operation 33 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln183', case_3.cc:183) of constant 0 on local variable 'i_s2_0', case_3.cc:183 [11]  (1.588 ns)
	'load' operation 4 bit ('i_s2_0', case_3.cc:183) on local variable 'i_s2_0', case_3.cc:183 [15]  (0.000 ns)
	'add' operation 4 bit ('add_ln183', case_3.cc:183) [17]  (1.735 ns)
	'store' operation 0 bit ('store_ln183', case_3.cc:183) of variable 'add_ln183', case_3.cc:183 on local variable 'i_s2_0', case_3.cc:183 [31]  (1.588 ns)

 <State 2>: 6.062ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_8_load', case_3.cc:184) on array 'in_data_8' [26]  (2.322 ns)
	'mul' operation 7 bit ('m81', case_3.cc:184) [28]  (3.740 ns)

 <State 3>: 3.665ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_load_1', case_3.cc:188) on local variable 'm27', case_3.cc:22 [20]  (0.000 ns)
	'add' operation 16 bit ('m27', case_3.cc:188) [30]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27', case_3.cc:188 on local variable 'm27', case_3.cc:22 [32]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
