<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>
defines: 
time_elapsed: 1.468s
ram usage: 38392 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzxvmsplt/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:43</a>: No timescale set for &#34;sub1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:50</a>: No timescale set for &#34;sub2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:56</a>: No timescale set for &#34;suba&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:43</a>: Compile module &#34;work@sub1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:50</a>: Compile module &#34;work@sub2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:56</a>: Compile module &#34;work@suba&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:1</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:43</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:50</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:56</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:1</a>: Top level module &#34;work@top&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:46</a>: Undefined type &#34;wreal&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:4</a>: Undefined type &#34;wreal&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:5</a>: Undefined type &#34;wreal&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v:6</a>: Undefined type &#34;wreal&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 4
[   NOTE] : 8
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:115
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:116, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:117
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:118
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:119
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:120
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@sub1, id:121, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:43, parent:work@top
  |vpiDefName:work@sub1
  |vpiFullName:work@sub1
  |vpiPort:
  \_port: (out), id:122, line:43
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:125
      |vpiActual:
      \_logic_net: (out), id:124, line:46
        |vpiName:out
        |vpiFullName:work@sub1.out
  |vpiPort:
  \_port: (in), id:123, line:43
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:127
      |vpiActual:
      \_logic_net: (in), id:126, line:46
        |vpiName:in
        |vpiFullName:work@sub1.in
  |vpiContAssign:
  \_cont_assign: , id:2, line:47
    |vpiRhs:
    \_ref_obj: (in), id:1, line:47
      |vpiName:in
      |vpiFullName:work@sub1.in
      |vpiActual:
      \_logic_net: (in), id:126, line:46
    |vpiLhs:
    \_ref_obj: (out), id:0, line:47
      |vpiName:out
      |vpiFullName:work@sub1.out
      |vpiActual:
      \_logic_net: (out), id:124, line:46
  |vpiNet:
  \_logic_net: (out), id:124, line:46
  |vpiNet:
  \_logic_net: (in), id:126, line:46
|uhdmallModules:
\_module: work@sub2, id:128, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:50, parent:work@top
  |vpiDefName:work@sub2
  |vpiFullName:work@sub2
  |vpiPort:
  \_port: (out), id:129, line:50
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:132
      |vpiActual:
      \_logic_net: (out), id:131, line:50
        |vpiName:out
        |vpiFullName:work@sub2.out
  |vpiPort:
  \_port: (in), id:130, line:50
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:134
      |vpiActual:
      \_logic_net: (in), id:133, line:50
        |vpiName:in
        |vpiFullName:work@sub2.in
  |vpiContAssign:
  \_cont_assign: , id:5, line:53
    |vpiRhs:
    \_ref_obj: (in), id:4, line:53
      |vpiName:in
      |vpiFullName:work@sub2.in
    |vpiLhs:
    \_ref_obj: (out), id:3, line:53
      |vpiName:out
      |vpiFullName:work@sub2.out
  |vpiNet:
  \_logic_net: (out), id:131, line:50
  |vpiNet:
  \_logic_net: (in), id:133, line:50
|uhdmallModules:
\_module: work@suba, id:135, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:56, parent:work@top
  |vpiDefName:work@suba
  |vpiFullName:work@suba
  |vpiPort:
  \_port: (out), id:136, line:56
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:139
      |vpiActual:
      \_logic_net: (out), id:138, line:56
        |vpiName:out
        |vpiFullName:work@suba.out
  |vpiPort:
  \_port: (in), id:137, line:56
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:141
      |vpiActual:
      \_logic_net: (in), id:140, line:56
        |vpiName:in
        |vpiFullName:work@suba.in
  |vpiContAssign:
  \_cont_assign: , id:8, line:57
    |vpiRhs:
    \_ref_obj: (in), id:7, line:57
      |vpiName:in
      |vpiFullName:work@suba.in
      |vpiActual:
      \_logic_net: (in), id:140, line:56
    |vpiLhs:
    \_ref_obj: (out), id:6, line:57
      |vpiName:out
      |vpiFullName:work@suba.out
      |vpiActual:
      \_logic_net: (out), id:138, line:56
  |vpiNet:
  \_logic_net: (out), id:138, line:56
  |vpiNet:
  \_logic_net: (in), id:140, line:56
|uhdmallModules:
\_module: work@top, id:142, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:12
    |vpiStmt:
    \_begin: , id:13, line:14
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:16, line:15
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (pass), id:14, line:15
          |vpiName:pass
          |vpiFullName:work@top.pass
        |vpiRhs:
        \_constant: , id:15, line:15
          |vpiConstType:3
          |vpiSize:1
          |BIN:1
      |vpiStmt:
      \_assignment: , id:19, line:16
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (in), id:17, line:16
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiRhs:
        \_constant: , id:18, line:16
          |vpiConstType:2
          |REAL:1.000000
      |vpiStmt:
      \_delay_control: , id:20, line:17
        |#1
      |vpiStmt:
      \_if_stmt: , id:24, line:18
        |vpiCondition:
        \_operation: , id:22, line:18
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (out1), id:21, line:18
            |vpiName:out1
            |vpiFullName:work@top.out1
          |vpiOperand:
          \_constant: , id:23, line:18
            |vpiConstType:2
            |REAL:1.000000
        |vpiStmt:
        \_begin: , id:25, line:18
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:26, line:19
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:27, line:19
              |vpiConstType:6
              |vpiSize:41
              |STRING:&#34;FAILED: expected out1 to be 1.0, got %f&#34;
            |vpiArgument:
            \_ref_obj: (out1), id:28, line:19
              |vpiName:out1
          |vpiStmt:
          \_assignment: , id:31, line:20
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (pass), id:29, line:20
              |vpiName:pass
              |vpiFullName:work@top.pass
            |vpiRhs:
            \_constant: , id:30, line:20
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:35, line:22
        |vpiCondition:
        \_operation: , id:33, line:22
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (out2), id:32, line:22
            |vpiName:out2
            |vpiFullName:work@top.out2
          |vpiOperand:
          \_constant: , id:34, line:22
            |vpiConstType:2
            |REAL:1.000000
        |vpiStmt:
        \_begin: , id:36, line:22
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:37, line:23
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:38, line:23
              |vpiConstType:6
              |vpiSize:41
              |STRING:&#34;FAILED: expected out2 to be 1.0, got %f&#34;
            |vpiArgument:
            \_ref_obj: (out2), id:39, line:23
              |vpiName:out2
          |vpiStmt:
          \_assignment: , id:42, line:24
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (pass), id:40, line:24
              |vpiName:pass
              |vpiFullName:work@top.pass
            |vpiRhs:
            \_constant: , id:41, line:24
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:46, line:26
        |vpiCondition:
        \_operation: , id:44, line:26
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (outa), id:43, line:26
            |vpiName:outa
            |vpiFullName:work@top.outa
          |vpiOperand:
          \_constant: , id:45, line:26
            |vpiConstType:2
            |REAL:1.000000
        |vpiStmt:
        \_begin: , id:47, line:26
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:48, line:27
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:49, line:27
              |vpiConstType:6
              |vpiSize:41
              |STRING:&#34;FAILED: expected outa to be 1.0, got %f&#34;
            |vpiArgument:
            \_ref_obj: (outa), id:50, line:27
              |vpiName:outa
          |vpiStmt:
          \_assignment: , id:53, line:28
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (pass), id:51, line:28
              |vpiName:pass
              |vpiFullName:work@top.pass
            |vpiRhs:
            \_constant: , id:52, line:28
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:57, line:30
        |vpiCondition:
        \_operation: , id:55, line:30
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (ca1), id:54, line:30
            |vpiName:ca1
            |vpiFullName:work@top.ca1
          |vpiOperand:
          \_constant: , id:56, line:30
            |vpiConstType:2
            |REAL:2.000000
        |vpiStmt:
        \_begin: , id:58, line:30
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:59, line:31
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:60, line:31
              |vpiConstType:6
              |vpiSize:41
              |STRING:&#34;FAILED: expected ca1 to be 2.25, got %f&#34;
            |vpiArgument:
            \_ref_obj: (ca1), id:61, line:31
              |vpiName:ca1
          |vpiStmt:
          \_assignment: , id:64, line:32
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (pass), id:62, line:32
              |vpiName:pass
              |vpiFullName:work@top.pass
            |vpiRhs:
            \_constant: , id:63, line:32
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:68, line:34
        |vpiCondition:
        \_operation: , id:66, line:34
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (ca2), id:65, line:34
            |vpiName:ca2
            |vpiFullName:work@top.ca2
          |vpiOperand:
          \_constant: , id:67, line:34
            |vpiConstType:2
            |REAL:4.000000
        |vpiStmt:
        \_begin: , id:69, line:34
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:70, line:35
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:71, line:35
              |vpiConstType:6
              |vpiSize:40
              |STRING:&#34;FAILED: expected ca1 to be 4.5, got %f&#34;
            |vpiArgument:
            \_ref_obj: (ca2), id:72, line:35
              |vpiName:ca2
          |vpiStmt:
          \_assignment: , id:75, line:36
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (pass), id:73, line:36
              |vpiName:pass
              |vpiFullName:work@top.pass
            |vpiRhs:
            \_constant: , id:74, line:36
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:77, line:39
        |vpiCondition:
        \_ref_obj: (pass), id:76, line:39
          |vpiName:pass
          |vpiFullName:work@top.pass
        |vpiStmt:
        \_sys_func_call: ($display), id:78, line:39
          |vpiName:$display
          |vpiArgument:
          \_constant: , id:79, line:39
            |vpiConstType:6
            |vpiSize:8
            |STRING:&#34;PASSED&#34;
  |vpiContAssign:
  \_cont_assign: , id:11, line:8
    |vpiRhs:
    \_constant: , id:10, line:8
      |vpiConstType:2
      |REAL:4.000000
    |vpiLhs:
    \_ref_obj: (ca2), id:9, line:8
      |vpiName:ca2
      |vpiFullName:work@top.ca2
      |vpiActual:
      \_logic_net: (ca2), id:149, line:6
        |vpiName:ca2
        |vpiFullName:work@top.ca2
  |vpiNet:
  \_logic_net: (pass), id:143, line:2
    |vpiName:pass
    |vpiFullName:work@top.pass
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (in), id:144, line:3
    |vpiName:in
    |vpiFullName:work@top.in
  |vpiNet:
  \_logic_net: (out1), id:145, line:4
    |vpiName:out1
    |vpiFullName:work@top.out1
  |vpiNet:
  \_logic_net: (out2), id:146, line:4
    |vpiName:out2
    |vpiFullName:work@top.out2
  |vpiNet:
  \_logic_net: (outa), id:147, line:4
    |vpiName:outa
    |vpiFullName:work@top.outa
  |vpiNet:
  \_logic_net: (ca1), id:148, line:5
    |vpiName:ca1
    |vpiFullName:work@top.ca1
  |vpiNet:
  \_logic_net: (ca2), id:149, line:6
|uhdmtopModules:
\_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@sub1 (dut1), id:151, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:10, parent:work@top
    |vpiDefName:work@sub1
    |vpiName:dut1
    |vpiFullName:work@top.dut1
    |vpiPort:
    \_port: (out1), id:89, line:43, parent:dut1
      |vpiName:out1
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out1), id:95
        |vpiName:out1
        |vpiActual:
        \_logic_net: (out1), id:82, line:4, parent:work@top
          |vpiName:out1
          |vpiFullName:work@top.out1
      |vpiLowConn:
      \_ref_obj: , id:93
        |vpiActual:
        \_logic_net: (out), id:91, line:46, parent:dut1
          |vpiName:out
          |vpiFullName:work@top.dut1.out
    |vpiPort:
    \_port: (in), id:90, line:43, parent:dut1
      |vpiName:in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (in), id:96
        |vpiName:in
        |vpiActual:
        \_logic_net: (in), id:81, line:3, parent:work@top
          |vpiName:in
          |vpiFullName:work@top.in
      |vpiLowConn:
      \_ref_obj: , id:94
        |vpiActual:
        \_logic_net: (in), id:92, line:46, parent:dut1
          |vpiName:in
          |vpiFullName:work@top.dut1.in
    |vpiNet:
    \_logic_net: (out), id:91, line:46, parent:dut1
    |vpiNet:
    \_logic_net: (in), id:92, line:46, parent:dut1
    |vpiInstance:
    \_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
    |vpiModule:
    \_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
  |vpiModule:
  \_module: work@sub2 (dut2), id:152, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:11, parent:work@top
    |vpiDefName:work@sub2
    |vpiName:dut2
    |vpiFullName:work@top.dut2
    |vpiPort:
    \_port: (out2), id:97, line:50, parent:dut2
      |vpiName:out2
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out2), id:103
        |vpiName:out2
        |vpiActual:
        \_logic_net: (out2), id:83, line:4, parent:work@top
          |vpiName:out2
          |vpiFullName:work@top.out2
    |vpiPort:
    \_port: (in), id:98, line:50, parent:dut2
      |vpiName:in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (in), id:104
        |vpiName:in
        |vpiActual:
        \_logic_net: (in), id:81, line:3, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
    |vpiModule:
    \_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
    |vpiRegArray:
    \_array_var: , id:99
      |vpiReg:
      \_logic_var: (out), id:100, line:50
        |vpiName:out
    |vpiRegArray:
    \_array_var: , id:101
      |vpiReg:
      \_logic_var: (in), id:102, line:50
        |vpiName:in
  |vpiModule:
  \_module: work@suba (duta), id:153, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:12, parent:work@top
    |vpiDefName:work@suba
    |vpiName:duta
    |vpiFullName:work@top.duta
    |vpiPort:
    \_port: (outa), id:105, line:56, parent:duta
      |vpiName:outa
      |vpiDirection:2
      |vpiTypedef:
      \_void_typespec: (wreal), id:106, line:56
        |vpiName:wreal
      |vpiHighConn:
      \_ref_obj: (outa), id:113
        |vpiName:outa
        |vpiActual:
        \_logic_net: (outa), id:84, line:4, parent:work@top
          |vpiName:outa
          |vpiFullName:work@top.outa
      |vpiLowConn:
      \_ref_obj: , id:111
        |vpiActual:
        \_logic_net: (out), id:109, line:56, parent:duta
          |vpiName:out
          |vpiFullName:work@top.duta.out
    |vpiPort:
    \_port: (in), id:107, line:56, parent:duta
      |vpiName:in
      |vpiDirection:1
      |vpiTypedef:
      \_void_typespec: (wreal), id:108, line:56
        |vpiName:wreal
      |vpiHighConn:
      \_ref_obj: (in), id:114
        |vpiName:in
        |vpiActual:
        \_logic_net: (in), id:81, line:3, parent:work@top
      |vpiLowConn:
      \_ref_obj: , id:112
        |vpiActual:
        \_logic_net: (in), id:110, line:56, parent:duta
          |vpiName:in
          |vpiFullName:work@top.duta.in
    |vpiNet:
    \_logic_net: (out), id:109, line:56, parent:duta
    |vpiNet:
    \_logic_net: (in), id:110, line:56, parent:duta
    |vpiInstance:
    \_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
    |vpiModule:
    \_module: work@top (work@top), id:150, file:<a href="../../../../third_party/tests/ivtest/ivltests/wreal.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wreal.v</a>, line:1
  |vpiNet:
  \_logic_net: (pass), id:80, line:2, parent:work@top
    |vpiName:pass
    |vpiFullName:work@top.pass
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (in), id:81, line:3, parent:work@top
  |vpiNet:
  \_logic_net: (out1), id:82, line:4, parent:work@top
  |vpiNet:
  \_logic_net: (out2), id:83, line:4, parent:work@top
  |vpiNet:
  \_logic_net: (outa), id:84, line:4, parent:work@top
  |vpiNet:
  \_logic_net: (ca2), id:88, line:6, parent:work@top
    |vpiName:ca2
    |vpiFullName:work@top.ca2
  |vpiRegArray:
  \_array_var: , id:85
    |vpiReg:
    \_logic_var: (ca1), id:86, line:5
      |vpiName:ca1
      |vpiExpr:
      \_constant: , id:87, line:5
        |vpiConstType:2
        |REAL:2.000000

Object: work_sub1 of type 32 @ 43
Object:  of type 8 @ 47
Object: in of type 608 @ 47
Object: out of type 608 @ 47
Object: work_sub2 of type 32 @ 50
Object:  of type 8 @ 53
Object: in of type 608 @ 53
Object: out of type 608 @ 53
Object: work_suba of type 32 @ 56
Object:  of type 8 @ 57
Object: in of type 608 @ 57
Object: out of type 608 @ 57
Object: work_top of type 32 @ 1
Object:  of type 8 @ 8
Object:  of type 7 @ 8
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>