v 20150101 2
L 300 800 800 500 3 0 0 0 -1 -1
L 800 500 300 200 3 0 0 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 500 300 200 3 0 0 0 -1 -1
P 1100 500 800 500 1 0 0
{
T 915 600 5 8 0 1 0 0 1
pinnumber=OUTW
T 915 600 5 8 0 0 0 0 1
pinseq=1
T 915 600 5 8 0 1 0 0 1
pintype=io
T 915 600 5 8 0 1 0 0 1
pinlabel=OUTW
}
P 300 500 0 500 1 0 1
{
T 0 600 5 8 0 1 0 0 1
pinnumber=INW
T 0 600 5 8 0 0 0 0 1
pinseq=2
T 0 600 5 8 0 1 0 0 1
pintype=io
T 0 600 5 8 0 1 0 0 1
pinlabel=INW
}
P 0 900 300 900 1 0 0
{
T 50 950 5 10 0 1 0 0 1
pinnumber=CONTROLW
T 50 950 5 10 0 0 0 0 1
pinseq=3
T 50 950 5 10 0 1 0 0 1
pintype=io
T 50 950 5 10 0 1 0 0 1
pinlabel=CONTROLW
}
L 600 900 600 650 3 0 0 0 -1 -1
T 700 750 2 10 0 0 0 0 1
comment=VERILOG_PORTS=POSITIONAL
T 650 250 2 10 0 1 0 0 1
device=bufif1
T 500 300 5 10 1 1 0 2 1
refdes=U?
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
footprint=unknown
L 300 900 600 900 3 0 0 0 -1 -1
