

================================================================
== Vitis HLS Report for 'MVAU_hls_1'
================================================================
* Date:           Thu Jun 19 16:20:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8831|     8831|  88.310 us|  88.310 us|  8832|  8832|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Matrix_Vector_Activate_Batch_fu_128  |Matrix_Vector_Activate_Batch  |     8828|     8828|  88.280 us|  88.280 us|  8828|  8828|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       50|   150|    3814|  309979|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       50|   150|    3819|  310016|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        8|     8|      ~0|     134|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+------+--------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |  FF  |   LUT  | URAM|
    +-----------------------------------------+------------------------------+---------+-----+------+--------+-----+
    |grp_Matrix_Vector_Activate_Batch_fu_128  |Matrix_Vector_Activate_Batch  |       50|  150|  3814|  309979|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+--------+-----+
    |Total                                    |                              |       50|  150|  3814|  309979|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_Matrix_Vector_Activate_Batch_fu_128_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |in0_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  35|          7|    2|          7|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activate_Batch_fu_128_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  5|   0|    5|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|    MVAU_hls_1|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|    MVAU_hls_1|  return value|
|in0_V_TDATA   |   in|   32|          axis|         in0_V|       pointer|
|in0_V_TVALID  |   in|    1|          axis|         in0_V|       pointer|
|in0_V_TREADY  |  out|    1|          axis|         in0_V|       pointer|
|out_V_TDATA   |  out|  400|          axis|         out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|         out_V|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

