
---------- Begin Simulation Statistics ----------
final_tick                                  374645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866328                       # Number of bytes of host memory used
host_op_rate                                   108517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.75                       # Real time elapsed on the host
host_tick_rate                               31884828                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1275067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000375                       # Number of seconds simulated
sim_ticks                                   374645000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.555946                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  105018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               107649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5598                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            176868                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                479                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1229                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              750                       # Number of indirect misses.
system.cpu.branchPred.lookups                  235306                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19118                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          186                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    308160                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   283696                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4944                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     199789                       # Number of branches committed
system.cpu.commit.bw_lim_events                 81712                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          150476                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002214                       # Number of instructions committed
system.cpu.commit.committedOps                1277279                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       639632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.996897                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.757843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       308004     48.15%     48.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        92054     14.39%     62.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        53834      8.42%     70.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        44463      6.95%     77.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29576      4.62%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13224      2.07%     84.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11307      1.77%     86.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5458      0.85%     87.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81712     12.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       639632                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15547                       # Number of function calls committed.
system.cpu.commit.int_insts                   1131445                       # Number of committed integer instructions.
system.cpu.commit.loads                        187072                       # Number of loads committed
system.cpu.commit.membars                         384                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          861      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756222     59.21%     59.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7535      0.59%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2196      0.17%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          10982      0.86%     60.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         10950      0.86%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        15330      1.20%     62.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           2212      0.17%     63.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         16014      1.25%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1597      0.13%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2100      0.16%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2000      0.16%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3853      0.30%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          187072     14.65%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         258328     20.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1277279                       # Class of committed instruction
system.cpu.commit.refs                         445400                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     96081                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1275067                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.749291                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.749291                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                224734                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   667                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               102773                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1466346                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   181414                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    231272                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5035                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2551                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 18865                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      235306                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    162304                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        418777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2976                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1174487                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   11378                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.314038                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             236778                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             124615                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.567462                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             661320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.271191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.107378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   378501     57.23%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    26552      4.02%     61.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27252      4.12%     65.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30678      4.64%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    28802      4.36%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28187      4.26%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    21955      3.32%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14123      2.14%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   105270     15.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               661320                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        18370                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        23002                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        58219                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          562                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        496319                       # number of prefetches that crossed the page
system.cpu.idleCycles                           87972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6097                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   214632                       # Number of branches executed
system.cpu.iew.exec_nop                          2854                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.842709                       # Inst execution rate
system.cpu.iew.exec_refs                       482910                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277674                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24321                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                209847                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                450                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               575                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               290796                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1428130                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                205236                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13969                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1380727                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    142                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5035                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   401                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              661                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           91                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        22770                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32442                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4285                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1812                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1181588                       # num instructions consuming a value
system.cpu.iew.wb_count                       1372825                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565394                       # average fanout of values written-back
system.cpu.iew.wb_producers                    668063                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.832163                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1376877                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1630371                       # number of integer regfile reads
system.cpu.int_regfile_writes                  828958                       # number of integer regfile writes
system.cpu.ipc                               1.334596                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.334596                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               914      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                827224     59.31%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8150      0.58%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2197      0.16%     60.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     60.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               10985      0.79%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              10950      0.79%     61.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           15330      1.10%     62.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                2212      0.16%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              16101      1.15%     64.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1818      0.13%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2399      0.17%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2140      0.15%     64.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4253      0.30%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               207611     14.89%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              282384     20.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1394701                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       46423                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033285                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5993     12.91%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.02%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc              2190      4.72%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.12%     17.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     60      0.13%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7355     15.84%     33.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30760     66.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1340942                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3301230                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1275348                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1474241                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1424826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1394701                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 450                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          150148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2116                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        81723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        661320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.108965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.466911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              284239     42.98%     42.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76591     11.58%     54.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               49553      7.49%     62.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               78600     11.89%     73.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               50615      7.65%     81.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36054      5.45%     87.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               31419      4.75%     91.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22032      3.33%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               32217      4.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          661320                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.861358                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  99268                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             198026                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        97477                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            101247                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3687                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26775                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               209847                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              290796                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1143008                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  45403                       # number of misc regfile writes
system.cpu.numCycles                           749292                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   25330                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1164220                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    705                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   189895                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2420016                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1449440                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1309878                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    241578                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 143486                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5035                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                148234                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   145616                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1719746                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          51248                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3488                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     70471                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            453                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           121655                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1985181                       # The number of ROB reads
system.cpu.rob.rob_writes                     2877296                       # The number of ROB writes
system.cpu.timesIdled                            1455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   120095                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   92399                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        11994                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1403                       # Transaction distribution
system.membus.trans_dist::ReadExReq               457                       # Transaction distribution
system.membus.trans_dist::ReadExResp              457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1403                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1872                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2349500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9855250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4913                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          679                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          172                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       645248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        97280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 742528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046442                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6464     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6478                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11956418                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1793995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7753500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1677                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4446                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2427                       # number of overall hits
system.l2.overall_hits::.cpu.data                 342                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1677                       # number of overall hits
system.l2.overall_hits::total                    4446                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                795                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1065                       # number of overall misses
system.l2.overall_misses::.cpu.data               795                       # number of overall misses
system.l2.overall_misses::total                  1860                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     64844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        147884000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83040000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     64844000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       147884000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6306                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6306                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.304983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.699208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.304983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.699208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77971.830986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81564.779874                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79507.526882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77971.830986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81564.779874                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79507.526882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     56894000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    129284000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     56894000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129284000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.304983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.699208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.304983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.699208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67971.830986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71564.779874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69507.526882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67971.830986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71564.779874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69507.526882                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              383                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4900                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4900                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4900                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     37336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81699.124726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81699.124726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     32766500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32766500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71699.124726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71699.124726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.304983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.206036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77971.830986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77971.830986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.304983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.206036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67971.830986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67971.830986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27507500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27507500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.497791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.497791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81383.136095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81383.136095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24127500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24127500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.497791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.497791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71383.136095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71383.136095                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               160                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.069767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.069767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.069767                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.069767                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1558.321252                       # Cycle average of tags in use
system.l2.tags.total_refs                       11969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.916461                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.850502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       962.118974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       594.351775                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047556                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1810                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056854                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     97871                       # Number of tag accesses
system.l2.tags.data_accesses                    97871                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          50880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             119040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1860                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         181932229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         135808565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             317740795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    181932229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        181932229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        181932229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        135808565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            317740795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17818750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                52693750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9579.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28329.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.755344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.515206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.889346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          122     28.98%     28.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          128     30.40%     59.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58     13.78%     73.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      8.31%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      5.70%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      4.28%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.19%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.95%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          421                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 119040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  119040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       317.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    317.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     373470000                       # Total gap between requests
system.mem_ctrls.avgGap                     200790.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        50880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 181932229.176954180002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 135808565.441951721907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28566500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24127250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26823.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30348.74                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1699320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               903210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6490260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        150974190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         16727520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          206297220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.647199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     42171250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    319993750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               694485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6790140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         92972130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         65571360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          196837455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.397256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    169690250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    192474750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       158170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           158170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       158170                       # number of overall hits
system.cpu.icache.overall_hits::total          158170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4134                       # number of overall misses
system.cpu.icache.overall_misses::total          4134                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    142027496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142027496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142027496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142027496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       162304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       162304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025471                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34355.949686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34355.949686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34355.949686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34355.949686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1312                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.238095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               563                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         4913                       # number of writebacks
system.cpu.icache.writebacks::total              4913                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          642                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          642                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          642                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          642                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116248497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116248497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116248497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     20120696                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136369193                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031848                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33289.947595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33289.947595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33289.947595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11998.029815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26382.122848                       # average overall mshr miss latency
system.cpu.icache.replacements                   4913                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       158170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          158170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4134                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142027496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142027496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       162304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34355.949686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34355.949686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          642                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          642                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116248497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116248497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33289.947595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33289.947595                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1677                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1677                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     20120696                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     20120696                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11998.029815                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11998.029815                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.484484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              163339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.599729                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   143.139720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   104.344764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.559140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.407597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.527344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.472656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            329777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           329777                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       459457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           459457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       459740                       # number of overall hits
system.cpu.dcache.overall_hits::total          459740                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4667                       # number of overall misses
system.cpu.dcache.overall_misses::total          4667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    219785863                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    219785863                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    219785863                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    219785863                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       464111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       464111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       464407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       464407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47225.153202                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47225.153202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47093.606814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47093.606814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6865                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.449367                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          383                       # number of writebacks
system.cpu.dcache.writebacks::total               383                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3349                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3349                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1309                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72166995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72166995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72470995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72470995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002819                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55300.379310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55300.379310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55363.632544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55363.632544                       # average overall mshr miss latency
system.cpu.dcache.replacements                    603                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     84884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     84884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       206049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       206049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59152.961672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59152.961672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47162.962963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47162.962963                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       254843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         254843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    134678865                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    134678865                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       258055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41929.908157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41929.908157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2589                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2589                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40116497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40116497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64392.451043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64392.451043                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          296                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          296                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.043919                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043919                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       304000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       304000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013514                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013514                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        76000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        76000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          403                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          403                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           534.977192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              461836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            352.815890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   534.977192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.522439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.522439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          650                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            931697                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           931697                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    374645000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    374645000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
