//

csl_unit DUT_a{
   csl_port stim_in_a0 ( input );
   csl_port stim_in_a1 ( input );
   csl_port exp_out_a0 ( output );
   csl_port exp_out_a1 ( output ); 
   csl_port clk(input); 
   csl_signal clk1;
   DUT_a(){
  clk.set_attr(clock);  
  stim_in_a0 = stim_in_a1;
  exp_out_a0 = exp_out_a1;  
  clk = clk1;
}
};

csl_vector stim_vec_a{
   stim_vec_a(){
      set_unit_name ( DUT_a );
      set_direction   ( input );
      //    exclusion_list  ( stim_in_a1 );
   }
};

csl_vector exp_vec_a{
   exp_vec_a(){
      set_unit_name ( DUT_a );
      set_direction   ( output );
      include_only    ( exp_out_a0 );
   }
};

csl_testbench tb{
csl_signal clk(reg);
DUT_a dut;
     tb(){
clk.set_attr(clock);
add_logic(clock,clk,10,ns);
}
};
