\doxysection{VGA\+\_\+\+Driver/\+Core/\+Inc/stm32f4xx\+\_\+rcc.h File Reference}
\hypertarget{stm32f4xx__rcc_8h}{}\label{stm32f4xx__rcc_8h}\index{VGA\_Driver/Core/Inc/stm32f4xx\_rcc.h@{VGA\_Driver/Core/Inc/stm32f4xx\_rcc.h}}


This file contains all the functions prototypes for the RCC firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+Bypass}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e__configuration_ga287bbcafd73d07ec915c2f793301908a}{IS\+\_\+\+RCC\+\_\+\+HSE}}(HSE)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSource\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSource\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}{IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 63)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}(VALUE)~(((VALUE) == 2) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((VALUE) == 4) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((VALUE) == 6) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((VALUE) == 8))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}(VALUE)~((4 $<$= (VALUE)) \&\& ((VALUE) $<$= 15))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLI2\+SN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLLI2\+SR\+\_\+\+VALUE}(VALUE)~((2 $<$= (VALUE)) \&\& ((VALUE) $<$= 7))
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSource\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSource\+\_\+\+HSE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSource\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaae9d6172a72b0a90cb3703aa59258c57}{IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00001400)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x00001800)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gab70f1257ea47c1da4def8e351af4d9f2}{IS\+\_\+\+RCC\+\_\+\+PCLK}}(PCLK)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSERDY}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSERDY}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x20)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+CSS}~((uint8\+\_\+t)0x80)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x\+C0) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga7a1b771d6d9c2d8346ab58a1f046f6a6}{IS\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x40) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+Bypass}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(LSE)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div2}~((uint32\+\_\+t)0x00020300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div3}~((uint32\+\_\+t)0x00030300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div4}~((uint32\+\_\+t)0x00040300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div5}~((uint32\+\_\+t)0x00050300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div6}~((uint32\+\_\+t)0x00060300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div7}~((uint32\+\_\+t)0x00070300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div8}~((uint32\+\_\+t)0x00080300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div9}~((uint32\+\_\+t)0x00090300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div10}~((uint32\+\_\+t)0x000\+A0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div11}~((uint32\+\_\+t)0x000\+B0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div12}~((uint32\+\_\+t)0x000\+C0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div13}~((uint32\+\_\+t)0x000\+D0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div14}~((uint32\+\_\+t)0x000\+E0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div15}~((uint32\+\_\+t)0x000\+F0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div16}~((uint32\+\_\+t)0x00100300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div17}~((uint32\+\_\+t)0x00110300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div18}~((uint32\+\_\+t)0x00120300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div19}~((uint32\+\_\+t)0x00130300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div20}~((uint32\+\_\+t)0x00140300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div21}~((uint32\+\_\+t)0x00150300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div22}~((uint32\+\_\+t)0x00160300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div23}~((uint32\+\_\+t)0x00170300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div24}~((uint32\+\_\+t)0x00180300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div25}~((uint32\+\_\+t)0x00190300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div26}~((uint32\+\_\+t)0x001\+A0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div27}~((uint32\+\_\+t)0x001\+B0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div28}~((uint32\+\_\+t)0x001\+C0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div29}~((uint32\+\_\+t)0x001\+D0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div30}~((uint32\+\_\+t)0x001\+E0300)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div31}~((uint32\+\_\+t)0x001\+F0300)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+I2\+SCLK\+\_\+\+SOURCE}(SOURCE)~(((SOURCE) == RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((SOURCE) == RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext))
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOH}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+FLITF}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM1}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM2}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+CLOCK\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x818\+BEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RESET\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+DD9\+FEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+LPMODE\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x81986\+E00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFFFFF0E) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFFFFFFE) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+C9013600) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFF8\+A0\+CC) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RESET\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFF8\+A6\+CC) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Source\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Source\+\_\+\+LSE}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Source\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Source\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Div\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Div\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Div\+\_\+3}~((uint32\+\_\+t)0x05000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Div\+\_\+4}~((uint32\+\_\+t)0x06000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+Div\+\_\+5}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga073031d9c90c555f7874912b7e4905f6}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga8a8ff14a7fcdc6ef638ca8666e609c99}{IS\+\_\+\+RCC\+\_\+\+MCO1\+DIV}}(DIV)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Source\+\_\+\+SYSCLK}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLI2\+SCLK}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Source\+\_\+\+HSE}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Div\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Div\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Div\+\_\+3}~((uint32\+\_\+t)0x28000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Div\+\_\+4}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries RCC\+\_\+\+MCO2\+Div\+\_\+5}~((uint32\+\_\+t)0x38000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{IS\+\_\+\+RCC\+\_\+\+MCO2\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_gab28570d78a518bc83f82a96e7b0b8a73}{IS\+\_\+\+RCC\+\_\+\+MCO2\+DIV}}(DIV)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x21)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((uint8\+\_\+t)0x31)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x39)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY}~((uint8\+\_\+t)0x3B)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((uint8\+\_\+t)0x41)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x61)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+BORRST}~((uint8\+\_\+t)0x79)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((uint8\+\_\+t)0x7A)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PORRST}~((uint8\+\_\+t)0x7B)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((uint8\+\_\+t)0x7C)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}~((uint8\+\_\+t)0x7D)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}~((uint8\+\_\+t)0x7E)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}~((uint8\+\_\+t)0x7F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa27dea5bb62b26d0881e649770252158}{IS\+\_\+\+RCC\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x1F)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8}{RCC\+\_\+\+HSEConfig}} (uint8\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
Error\+Status \mbox{\hyperlink{group___r_c_c_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t PLLM, uint32\+\_\+t PLLN, uint32\+\_\+t PLLP, uint32\+\_\+t PLLQ)
\begin{DoxyCompactList}\small\item\em Configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4c15157382939a693c15620a4867e6ad}{RCC\+\_\+\+PLLI2\+SConfig}} (uint32\+\_\+t PLLI2\+SN, uint32\+\_\+t PLLI2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the PLLI2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4}{RCC\+\_\+\+PLLI2\+SCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLLI2S. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531}{RCC\+\_\+\+MCO1\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO1\+Source, uint32\+\_\+t RCC\+\_\+\+MCO1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO1 pin(\+PA8). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee}{RCC\+\_\+\+MCO2\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO2\+Source, uint32\+\_\+t RCC\+\_\+\+MCO2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO2 pin(\+PC9). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0}{RCC\+\_\+\+I2\+SCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+I2\+SCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9}{RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e}{RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338}{RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86}{RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB1 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a}{RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB2 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592}{RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB3 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255}{RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3}{RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911}{RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50}{RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e}{RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the RCC firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }