Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct  4 01:18:23 2022
| Host         : LAPTOP-F415E9JE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           16          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.399        0.000                      0                 3612        0.085        0.000                      0                 3612       -0.876       -1.751                       2                  1680  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.399        0.000                      0                 3612        0.085        0.000                      0                 3612        2.725        0.000                       0                  1668  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.159ns (20.220%)  route 4.573ns (79.780%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 4.750 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.678     1.921    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y311        LUT5 (Prop_lut5_I1_O)        0.123     2.044 r  u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4/O
                         net (fo=3, routed)           0.556     2.601    u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4_n_0
    SLICE_X44Y311        LUT6 (Prop_lut6_I1_O)        0.043     2.644 r  u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3/O
                         net (fo=4, routed)           0.543     3.186    u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3_n_0
    SLICE_X43Y309        LUT6 (Prop_lut6_I5_O)        0.043     3.229 r  u_lane_original/gearbox32to66_cmp/data66_t[19]_i_2/O
                         net (fo=4, routed)           0.459     3.688    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[16]
    SLICE_X43Y307        LUT6 (Prop_lut6_I0_O)        0.043     3.731 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[17]_i_1/O
                         net (fo=1, routed)           0.000     3.731    u_lane_original/gearbox32to66_cmp/u_aligner_n_49
    SLICE_X43Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.375     4.750    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X43Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[17]/C
                         clock pessimism             -0.593     4.156    
                         clock uncertainty           -0.060     4.096    
    SLICE_X43Y307        FDCE (Setup_fdce_C_D)        0.034     4.130    u_lane_original/gearbox32to66_cmp/data66_t_reg[17]
  -------------------------------------------------------------------
                         required time                          4.130    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.258ns (21.953%)  route 4.473ns (78.047%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.585     1.829    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X42Y313        LUT5 (Prop_lut5_I3_O)        0.131     1.960 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_56/O
                         net (fo=3, routed)           0.444     2.404    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_56_n_0
    SLICE_X42Y312        LUT6 (Prop_lut6_I0_O)        0.134     2.538 r  u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3/O
                         net (fo=4, routed)           0.442     2.980    u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3_n_0
    SLICE_X42Y310        LUT6 (Prop_lut6_I1_O)        0.043     3.023 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_2/O
                         net (fo=4, routed)           0.663     3.687    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[32]_0
    SLICE_X38Y307        LUT6 (Prop_lut6_I3_O)        0.043     3.730 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[30]_i_1/O
                         net (fo=1, routed)           0.000     3.730    u_lane_original/gearbox32to66_cmp/u_aligner_n_36
    SLICE_X38Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.376     4.751    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X38Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[30]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X38Y307        FDCE (Setup_fdce_C_D)        0.034     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[30]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.258ns (22.111%)  route 4.432ns (77.889%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 4.747 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.669     1.912    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X36Y308        LUT5 (Prop_lut5_I3_O)        0.131     2.043 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85/O
                         net (fo=2, routed)           0.460     2.503    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85_n_0
    SLICE_X36Y308        LUT6 (Prop_lut6_I3_O)        0.134     2.637 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_21/O
                         net (fo=4, routed)           0.429     3.066    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_21_n_0
    SLICE_X37Y311        LUT6 (Prop_lut6_I1_O)        0.043     3.109 r  u_lane_original/gearbox32to66_cmp/data66_t[64]_i_2/O
                         net (fo=4, routed)           0.537     3.646    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[64]
    SLICE_X37Y314        LUT6 (Prop_lut6_I0_O)        0.043     3.689 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[62]_i_1/O
                         net (fo=1, routed)           0.000     3.689    u_lane_original/gearbox32to66_cmp/u_aligner_n_4
    SLICE_X37Y314        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.372     4.747    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X37Y314        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[62]/C
                         clock pessimism             -0.593     4.153    
                         clock uncertainty           -0.060     4.093    
    SLICE_X37Y314        FDCE (Setup_fdce_C_D)        0.033     4.126    u_lane_original/gearbox32to66_cmp/data66_t_reg[62]
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.254ns (21.910%)  route 4.469ns (78.090%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 4.748 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.722     1.965    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X42Y311        LUT5 (Prop_lut5_I3_O)        0.127     2.092 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_48/O
                         net (fo=3, routed)           0.415     2.507    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_48_n_0
    SLICE_X41Y312        LUT6 (Prop_lut6_I1_O)        0.134     2.641 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_11/O
                         net (fo=4, routed)           0.568     3.209    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_11_n_0
    SLICE_X37Y313        LUT6 (Prop_lut6_I5_O)        0.043     3.252 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_2/O
                         net (fo=2, routed)           0.427     3.679    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[64]_2
    SLICE_X36Y312        LUT6 (Prop_lut6_I0_O)        0.043     3.722 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_1/O
                         net (fo=1, routed)           0.000     3.722    u_lane_original/gearbox32to66_cmp/u_aligner_n_1
    SLICE_X36Y312        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.373     4.748    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X36Y312        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/C
                         clock pessimism             -0.593     4.154    
                         clock uncertainty           -0.060     4.094    
    SLICE_X36Y312        FDCE (Setup_fdce_C_D)        0.066     4.160    u_lane_original/gearbox32to66_cmp/data66_t_reg[65]
  -------------------------------------------------------------------
                         required time                          4.160    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.258ns (22.079%)  route 4.440ns (77.921%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 4.748 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.684     1.928    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X36Y307        LUT5 (Prop_lut5_I3_O)        0.131     2.059 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_86/O
                         net (fo=4, routed)           0.447     2.506    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_86_n_0
    SLICE_X41Y306        LUT6 (Prop_lut6_I0_O)        0.134     2.640 r  u_lane_original/gearbox32to66_cmp/data66_t[20]_i_3/O
                         net (fo=4, routed)           0.489     3.129    u_lane_original/gearbox32to66_cmp/data66_t[20]_i_3_n_0
    SLICE_X47Y307        LUT6 (Prop_lut6_I0_O)        0.043     3.172 r  u_lane_original/gearbox32to66_cmp/data66_t[8]_i_2/O
                         net (fo=4, routed)           0.482     3.654    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[8]
    SLICE_X44Y308        LUT6 (Prop_lut6_I3_O)        0.043     3.697 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[5]_i_1/O
                         net (fo=1, routed)           0.000     3.697    u_lane_original/gearbox32to66_cmp/u_aligner_n_61
    SLICE_X44Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.373     4.748    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X44Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[5]/C
                         clock pessimism             -0.593     4.154    
                         clock uncertainty           -0.060     4.094    
    SLICE_X44Y308        FDCE (Setup_fdce_C_D)        0.066     4.160    u_lane_original/gearbox32to66_cmp/data66_t_reg[5]
  -------------------------------------------------------------------
                         required time                          4.160    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.159ns (20.539%)  route 4.484ns (79.461%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 4.748 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.678     1.921    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y311        LUT5 (Prop_lut5_I1_O)        0.123     2.044 r  u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4/O
                         net (fo=3, routed)           0.556     2.601    u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4_n_0
    SLICE_X44Y311        LUT6 (Prop_lut6_I1_O)        0.043     2.644 r  u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3/O
                         net (fo=4, routed)           0.540     3.184    u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3_n_0
    SLICE_X44Y309        LUT6 (Prop_lut6_I0_O)        0.043     3.227 r  u_lane_original/gearbox32to66_cmp/data66_t[7]_i_2/O
                         net (fo=4, routed)           0.372     3.599    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[6]_0
    SLICE_X45Y308        LUT6 (Prop_lut6_I1_O)        0.043     3.642 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[7]_i_1/O
                         net (fo=1, routed)           0.000     3.642    u_lane_original/gearbox32to66_cmp/u_aligner_n_59
    SLICE_X45Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.373     4.748    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X45Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[7]/C
                         clock pessimism             -0.593     4.154    
                         clock uncertainty           -0.060     4.094    
    SLICE_X45Y308        FDCE (Setup_fdce_C_D)        0.033     4.127    u_lane_original/gearbox32to66_cmp/data66_t_reg[7]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.264ns (22.415%)  route 4.375ns (77.585%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 4.747 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.626     1.870    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X44Y313        LUT5 (Prop_lut5_I3_O)        0.133     2.003 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_59/O
                         net (fo=1, routed)           0.493     2.496    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_59_n_0
    SLICE_X40Y313        LUT6 (Prop_lut6_I0_O)        0.138     2.634 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_14/O
                         net (fo=2, routed)           0.448     3.082    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_14_n_0
    SLICE_X38Y313        LUT6 (Prop_lut6_I0_O)        0.043     3.125 r  u_lane_original/gearbox32to66_cmp/data66_t[61]_i_2/O
                         net (fo=4, routed)           0.470     3.595    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[60]_0
    SLICE_X37Y314        LUT6 (Prop_lut6_I0_O)        0.043     3.638 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[59]_i_1/O
                         net (fo=1, routed)           0.000     3.638    u_lane_original/gearbox32to66_cmp/u_aligner_n_7
    SLICE_X37Y314        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.372     4.747    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X37Y314        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[59]/C
                         clock pessimism             -0.593     4.153    
                         clock uncertainty           -0.060     4.093    
    SLICE_X37Y314        FDCE (Setup_fdce_C_D)        0.034     4.127    u_lane_original/gearbox32to66_cmp/data66_t_reg[59]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.210ns (21.504%)  route 4.417ns (78.496%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 4.749 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     1.187 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/CO[2]
                         net (fo=129, routed)         0.662     1.849    u_lane_original/gearbox32to66_cmp/u_aligner_n_70
    SLICE_X35Y309        LUT5 (Prop_lut5_I1_O)        0.137     1.986 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_81/O
                         net (fo=2, routed)           0.494     2.480    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_81_n_0
    SLICE_X36Y310        LUT6 (Prop_lut6_I0_O)        0.136     2.616 r  u_lane_original/gearbox32to66_cmp/data66_t[60]_i_3/O
                         net (fo=4, routed)           0.564     3.180    u_lane_original/gearbox32to66_cmp/data66_t[60]_i_3_n_0
    SLICE_X36Y310        LUT6 (Prop_lut6_I0_O)        0.043     3.223 r  u_lane_original/gearbox32to66_cmp/data66_t[48]_i_2/O
                         net (fo=4, routed)           0.360     3.583    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[48]_1
    SLICE_X39Y310        LUT6 (Prop_lut6_I0_O)        0.043     3.626 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[46]_i_1/O
                         net (fo=1, routed)           0.000     3.626    u_lane_original/gearbox32to66_cmp/u_aligner_n_20
    SLICE_X39Y310        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.374     4.749    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y310        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[46]/C
                         clock pessimism             -0.593     4.155    
                         clock uncertainty           -0.060     4.095    
    SLICE_X39Y310        FDCE (Setup_fdce_C_D)        0.033     4.128    u_lane_original/gearbox32to66_cmp/data66_t_reg[46]
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.159ns (20.499%)  route 4.495ns (79.501%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 4.750 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.678     1.921    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y311        LUT5 (Prop_lut5_I1_O)        0.123     2.044 r  u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4/O
                         net (fo=3, routed)           0.556     2.601    u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4_n_0
    SLICE_X44Y311        LUT6 (Prop_lut6_I1_O)        0.043     2.644 r  u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3/O
                         net (fo=4, routed)           0.543     3.186    u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3_n_0
    SLICE_X43Y309        LUT6 (Prop_lut6_I5_O)        0.043     3.229 r  u_lane_original/gearbox32to66_cmp/data66_t[19]_i_2/O
                         net (fo=4, routed)           0.381     3.610    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[16]
    SLICE_X42Y307        LUT6 (Prop_lut6_I1_O)        0.043     3.653 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[19]_i_1/O
                         net (fo=1, routed)           0.000     3.653    u_lane_original/gearbox32to66_cmp/u_aligner_n_47
    SLICE_X42Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.375     4.750    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X42Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[19]/C
                         clock pessimism             -0.593     4.156    
                         clock uncertainty           -0.060     4.096    
    SLICE_X42Y307        FDCE (Setup_fdce_C_D)        0.065     4.161    u_lane_original/gearbox32to66_cmp/data66_t_reg[19]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.159ns (20.624%)  route 4.461ns (79.376%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 4.749 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.591    -2.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X26Y323        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y323        FDRE (Prop_fdre_C_Q)         0.259    -1.742 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg/Q
                         net (fo=11, routed)          0.730    -1.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/is_synced_reg_0
    SLICE_X28Y317        LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/pre_win_i_1__1/O
                         net (fo=8, routed)           0.699    -0.270    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_17
    SLICE_X32Y317        LUT5 (Prop_lut5_I1_O)        0.043    -0.227 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t[65]_i_126/O
                         net (fo=1, routed)           0.300     0.073    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos[2]
    SLICE_X37Y316        LUT5 (Prop_lut5_I4_O)        0.043     0.116 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_88/O
                         net (fo=1, routed)           0.277     0.393    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[2]
    SLICE_X37Y314        LUT6 (Prop_lut6_I5_O)        0.043     0.436 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_24/O
                         net (fo=2, routed)           0.331     0.767    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[2]
    SLICE_X39Y313        LUT2 (Prop_lut2_I1_O)        0.043     0.810 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28/O
                         net (fo=1, routed)           0.000     0.810    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_28_n_0
    SLICE_X39Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.077 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.077    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.243 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.678     1.921    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y311        LUT5 (Prop_lut5_I1_O)        0.123     2.044 r  u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4/O
                         net (fo=3, routed)           0.556     2.601    u_lane_original/gearbox32to66_cmp/data66_t[35]_i_4_n_0
    SLICE_X44Y311        LUT6 (Prop_lut6_I1_O)        0.043     2.644 r  u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3/O
                         net (fo=4, routed)           0.540     3.184    u_lane_original/gearbox32to66_cmp/data66_t[19]_i_3_n_0
    SLICE_X44Y309        LUT6 (Prop_lut6_I0_O)        0.043     3.227 r  u_lane_original/gearbox32to66_cmp/data66_t[7]_i_2/O
                         net (fo=4, routed)           0.349     3.576    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[6]_0
    SLICE_X43Y308        LUT6 (Prop_lut6_I3_O)        0.043     3.619 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[4]_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_lane_original/gearbox32to66_cmp/u_aligner_n_62
    SLICE_X43Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.374     4.749    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X43Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[4]/C
                         clock pessimism             -0.593     4.155    
                         clock uncertainty           -0.060     4.095    
    SLICE_X43Y308        FDCE (Setup_fdce_C_D)        0.034     4.129    u_lane_original/gearbox32to66_cmp/data66_t_reg[4]
  -------------------------------------------------------------------
                         required time                          4.129    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.637    -0.471    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X63Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y309        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.317    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_0_in1_in[5]
    SLICE_X62Y309        LUT5 (Prop_lut5_I0_O)        0.028    -0.289 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold[5]_i_1_n_0
    SLICE_X62Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.864    -0.473    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X62Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[5]/C
                         clock pessimism              0.012    -0.460    
    SLICE_X62Y309        FDRE (Hold_fdre_C_D)         0.087    -0.373    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_lane_original/descrambler_cmp/unscrambled_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/rx_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.328%)  route 0.148ns (59.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.719    -0.389    u_lane_original/descrambler_cmp/CLK
    SLICE_X37Y302        FDRE                                         r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y302        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[10]/Q
                         net (fo=1, routed)           0.148    -0.142    u_lane_original/descrambled_data[10]
    SLICE_X38Y299        FDCE                                         r  u_lane_original/rx_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.847    -0.490    u_lane_original/CLK
    SLICE_X38Y299        FDCE                                         r  u_lane_original/rx_data_o_reg[10]/C
                         clock pessimism              0.220    -0.269    
    SLICE_X38Y299        FDCE (Hold_fdce_C_D)         0.040    -0.229    u_lane_original/rx_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_lane_original/descrambler_cmp/descrambler_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/descrambler_cmp/unscrambled_data_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.718    -0.390    u_lane_original/descrambler_cmp/CLK
    SLICE_X45Y302        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDSE (Prop_fdse_C_Q)         0.100    -0.290 r  u_lane_original/descrambler_cmp/descrambler_reg[21]/Q
                         net (fo=2, routed)           0.063    -0.227    u_lane_original/descrambler_cmp/p_181_in
    SLICE_X44Y302        LUT3 (Prop_lut3_I2_O)        0.028    -0.199 r  u_lane_original/descrambler_cmp/unscrambled_data_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    u_lane_original/descrambler_cmp/unscrambled_data_i0108_out
    SLICE_X44Y302        FDRE                                         r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.946    -0.391    u_lane_original/descrambler_cmp/CLK
    SLICE_X44Y302        FDRE                                         r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[27]/C
                         clock pessimism              0.011    -0.379    
    SLICE_X44Y302        FDRE (Hold_fdre_C_D)         0.087    -0.292    u_lane_original/descrambler_cmp/unscrambled_data_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.673    -0.435    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X55Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y311        FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutb_reg/Q
                         net (fo=3, routed)           0.064    -0.271    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutb
    SLICE_X54Y311        LUT5 (Prop_lut5_I0_O)        0.028    -0.243 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc[0]_i_1_n_0
    SLICE_X54Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.900    -0.437    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X54Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[0]/C
                         clock pessimism              0.012    -0.424    
    SLICE_X54Y311        FDRE (Hold_fdre_C_D)         0.087    -0.337    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.716    -0.392    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X47Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y304        FDCE (Prop_fdce_C_Q)         0.100    -0.292 r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[27]/Q
                         net (fo=1, routed)           0.083    -0.210    u_lane_original/gearbox32to66_cmp/data66_buf2__0[27]
    SLICE_X46Y304        LUT3 (Prop_lut3_I1_O)        0.029    -0.181 r  u_lane_original/gearbox32to66_cmp/data66_o[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    u_lane_original/gearbox32to66_cmp/p_1_in[27]
    SLICE_X46Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.944    -0.393    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X46Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[27]/C
                         clock pessimism              0.011    -0.381    
    SLICE_X46Y304        FDCE (Hold_fdce_C_D)         0.096    -0.285    u_lane_original/gearbox32to66_cmp/data66_o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/descrambler_cmp/unscrambled_data_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/rx_data_o_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.734%)  route 0.138ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.719    -0.389    u_lane_original/descrambler_cmp/CLK
    SLICE_X43Y301        FDRE                                         r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y301        FDRE (Prop_fdre_C_Q)         0.091    -0.298 r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[51]/Q
                         net (fo=1, routed)           0.138    -0.160    u_lane_original/descrambled_data[51]
    SLICE_X41Y299        FDCE                                         r  u_lane_original/rx_data_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.846    -0.491    u_lane_original/CLK
    SLICE_X41Y299        FDCE                                         r  u_lane_original/rx_data_o_reg[51]/C
                         clock pessimism              0.220    -0.270    
    SLICE_X41Y299        FDCE (Hold_fdce_C_D)         0.005    -0.265    u_lane_original/rx_data_o_reg[51]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.673    -0.435    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X53Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y311        FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[3]/Q
                         net (fo=1, routed)           0.083    -0.253    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc[3]
    SLICE_X52Y311        LUT3 (Prop_lut3_I2_O)        0.032    -0.221 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[3]_i_1_n_0
    SLICE_X52Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.900    -0.437    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X52Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[3]/C
                         clock pessimism              0.012    -0.424    
    SLICE_X52Y311        FDRE (Hold_fdre_C_D)         0.096    -0.328    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.716    -0.392    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X47Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y304        FDCE (Prop_fdce_C_Q)         0.100    -0.292 r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[12]/Q
                         net (fo=1, routed)           0.083    -0.210    u_lane_original/gearbox32to66_cmp/data66_buf2__0[12]
    SLICE_X46Y304        LUT3 (Prop_lut3_I1_O)        0.028    -0.182 r  u_lane_original/gearbox32to66_cmp/data66_o[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u_lane_original/gearbox32to66_cmp/p_1_in[12]
    SLICE_X46Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.944    -0.393    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X46Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[12]/C
                         clock pessimism              0.011    -0.381    
    SLICE_X46Y304        FDCE (Hold_fdce_C_D)         0.087    -0.294    u_lane_original/gearbox32to66_cmp/data66_o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.932%)  route 0.056ns (36.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.687    -0.421    u_lane_original/CLK
    SLICE_X49Y309        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y309        FDCE (Prop_fdce_C_Q)         0.100    -0.321 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.265    u_lane_original/gearbox32to66_cmp/Q[1]
    SLICE_X48Y309        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.914    -0.423    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X48Y309        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[1]/C
                         clock pessimism              0.012    -0.410    
    SLICE_X48Y309        FDCE (Hold_fdce_C_D)         0.032    -0.378    u_lane_original/gearbox32to66_cmp/buffer194_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.100ns (62.864%)  route 0.059ns (37.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.686    -0.422    u_lane_original/CLK
    SLICE_X48Y311        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y311        FDCE (Prop_fdce_C_Q)         0.100    -0.322 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[17]/Q
                         net (fo=2, routed)           0.059    -0.263    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[17]
    SLICE_X49Y311        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.913    -0.424    u_lane_original/CLK
    SLICE_X49Y311        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]/C
                         clock pessimism              0.012    -0.411    
    SLICE_X49Y311        FDCE (Hold_fdce_C_D)         0.033    -0.378    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[17]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X34Y300    u_lane_original/rx_data_o_reg[20]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X34Y300    u_lane_original/rx_data_o_reg[21]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X40Y301    u_lane_original/rx_data_o_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X35Y300    u_lane_original/rx_data_o_reg[38]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y300    u_lane_original/rx_data_o_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y300    u_lane_original/rx_data_o_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y300    u_lane_original/rx_data_o_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y300    u_lane_original/rx_data_o_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X40Y301    u_lane_original/rx_data_o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X40Y301    u_lane_original/rx_data_o_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X35Y300    u_lane_original/rx_data_o_reg[38]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X35Y300    u_lane_original/rx_data_o_reg[38]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X35Y300    u_lane_original/rx_data_o_reg[39]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X35Y300    u_lane_original/rx_data_o_reg[39]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X34Y302    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X34Y302    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X34Y302    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X34Y302    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X40Y301    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X40Y301    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y299    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y299    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y299    u_lane_original/rx_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y299    u_lane_original/rx_data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.562
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.408         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.797    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



