/*-------------------------------------------------------------------------------------
 *
 *                           The XRT Project
 *
 * See LICENSE.TXT for details.
 *
 *-------------------------------------------------------------------------------------
 */
#ifndef XRT_COMMON_ARCH_GENERATED_C_ARCHCONSTANTS_H
#define XRT_COMMON_ARCH_GENERATED_C_ARCHCONSTANTS_H

// File generated by generate-arch-header.py on 2024-11-12
// DO NOT EDIT!!!!

#define XPU_ARCH_ACCELERATOR_ID 0
#define XPU_ARCH_ACCELERATOR_ID_default 1
#define XPU_ARCH_ACCELERATOR_PROGRAM_SECTION_STATE_NR_BITS 2
#define XPU_ARCH_ACCELERATOR_STATE_HALT 3
#define XPU_ARCH_ACCELERATOR_STATE_LOAD 4
#define XPU_ARCH_ACCELERATOR_STATE_RUNNING 5
#define XPU_ARCH_ACTIVATION_COUNTER_NR_BITS 6
#define XPU_ARCH_ACTIVATION_COUNTER_SIZE 7
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_NR_BITS 8
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_POS_LOWER 9
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_POS_UPPER 10
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_and_Z 11
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_and_nZ 12
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nand_Z 13
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nor_Z 14
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z 15
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_1 16
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_2 17
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_3 18
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_or_Z 19
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_or_nZ 20
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z 21
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z_1 22
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z_2 23
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z_3 24
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_ZmYmXmCIN 25
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_ZpYpXpCIN 26
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_mZmXmYmCINm1 27
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_nX_and_Z 28
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_nX_or_Z 29
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_nZpXpYpCIN 30
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_NR_BITS 31
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_POS_LOWER 32
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_POS_UPPER 33
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_PREV_CARRY 34
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_VALUE 35
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_NR_BITS 36
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_ONE 37
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_POS_LOWER 38
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_POS_UPPER 39
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_ZERO 40
#define XPU_ARCH_ARRAY_ALUCOM_NR_BITS 41
#define XPU_ARCH_ARRAY_ALUCOM_OPMODE_POS_LOWER 42
#define XPU_ARCH_ARRAY_ALUCOM_OPMODE_POS_UPPER 43
#define XPU_ARCH_ARRAY_ALUCOM_SRC_NR_BITS 44
#define XPU_ARCH_ARRAY_ALUCOM_SRC_OFF 45
#define XPU_ARCH_ARRAY_ALUCOM_SRC_ON 46
#define XPU_ARCH_ARRAY_ALUCOM_SRC_POS_LOWER 47
#define XPU_ARCH_ARRAY_ALUCOM_SRC_POS_UPPER 48
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_0 49
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_C 50
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_P 51
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_RND 52
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_NR_BITS 53
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_POS_LOWER 54
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_POS_UPPER 55
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_0 56
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_AconcatB 57
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_M_with_ysel 58
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_P 59
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_NR_BITS 60
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_POS_LOWER 61
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_POS_UPPER 62
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_0 63
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_48bff 64
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_C 65
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_M_with_xsel 66
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_NR_BITS 67
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_POS_LOWER 68
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_POS_UPPER 69
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_0 70
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_17bit_shift_P 71
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_17bit_shift_PCIN 72
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_C 73
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_ILLEGAL 74
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_P 75
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_PCIN 76
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_P_macc_extend 77
#define XPU_ARCH_ARRAY_CARRY_ARITHMETIC 78
#define XPU_ARCH_ARRAY_CARRY_NOP 79
#define XPU_ARCH_ARRAY_CARRY_NR 80
#define XPU_ARCH_ARRAY_CARRY_NR_BITS 81
#define XPU_ARCH_ARRAY_CARRY_SHIFT 82
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrAdd_ACC 83
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_ACC 84
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_DISTR_VAL 85
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NO 86
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS 87
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_LOWER 88
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_UPPER 89
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS_unguarded 90
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrRegCmdDuplicate 91
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrRegCmdPOP 92
#define XPU_ARCH_ARRAY_CELL_MEM_NR_BITS 93
#define XPU_ARCH_ARRAY_CELL_MEM_SIZE 94
#define XPU_ARCH_ARRAY_CELL_OPSEL_NR_BITS 95
#define XPU_ARCH_ARRAY_CELL_OPSEL_NR_OPSEL 96
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_DISTRVALUE 97
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_FLOAT_MANTISSA 98
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG 99
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_INDEX 100
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_MEMOUT 101
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT 102
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_SCANOUT 103
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_SHR1 104
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT 105
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_STACK_LAYER1 106
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_A_in_NR_BITS 107
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_B_in_NR_BITS 108
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_C_in_NR_BITS 109
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_D_in_NR_BITS 110
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_NR_BITS 111
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_NR_BITS_unguarded 112
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_ACCMSB 113
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_CARRY 114
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_NR 115
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_NR_BITS 116
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_ZERO 117
#define XPU_ARCH_ARRAY_CELL_STACK_BIDIRECTIONAL_SR_SIZE 118
#define XPU_ARCH_ARRAY_DECODE_LOCATION_CONTROLLER 119
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_ELEM_CELL 120
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_MUTLICELL 121
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_PARTIAL_MULTICELL 122
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_WO_BOOL 123
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_HOLD 124
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_ZERO 125
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_WO_BOOL 126
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_HOLD 127
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_ZERO 128
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_NOP 129
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_NR_BITS 130
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_NR_FUNCTIONS 131
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_SRSTORE 132
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_DONT_CARE 133
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_REDUCTION_out 134
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_from_CTRL 135
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_BITS 136
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_FUNCTIONS 137
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ROTATE 138
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ZERO 139
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_DONT_CARE 140
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_REDUCTION_out 141
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_from_CTRL 142
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_BITS 143
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_FUNCTIONS 144
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ROTATE 145
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ZERO 146
#define XPU_ARCH_ARRAY_INDEX_NR_BITS 147
#define XPU_ARCH_ARRAY_LOCAL_SHIFT_REG_BAR_DEFINITION 148
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_DUPLICATE 149
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_NONE 150
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_POP 151
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_WRITE 152
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_NR_BITS 153
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_ABS_ADDR 154
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_NONE 155
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_REL_ADDR 156
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_REL_ADDR_and_INCREMENT 157
#define XPU_ARCH_ARRAY_MEM_MEMCOM_SIZE 158
#define XPU_ARCH_ARRAY_MEM_MEMCOM_SIZE_unguarded 159
#define XPU_ARCH_ARRAY_NR_CELLS 160
#define XPU_ARCH_ARRAY_NR_CELLS_minus_one 161
#define XPU_ARCH_ARRAY_OPMODE_NR_BITS 162
#define XPU_ARCH_ARRAY_STACK_CMD_POP0_PUSH0 163
#define XPU_ARCH_ARRAY_STACK_CMD_POP0_PUSH1 164
#define XPU_ARCH_ARRAY_STACK_CMD_POP1_PUSH0 165
#define XPU_ARCH_ARRAY_STACK_CMD_POP1_PUSH1 166
#define XPU_ARCH_ARRAY_STACK_CMD_POP2_PUSH1 167
#define XPU_ARCH_ARRAY_STACK_CMD_POP2_PUSH2 168
#define XPU_ARCH_ARRAY_STACK_CMD_SIZE 169
#define XPU_ARCH_ARRAY_STACK_NR_CMD 170
#define XPU_ARCH_CONTROLLER_ADDR_REG_NR_LOCATIONS 171
#define XPU_ARCH_CONTROLLER_ADDR_REG_SELECTOR_NR_BITS 172
#define XPU_ARCH_CONTROLLER_INSTR_MEM_NR_BITS 173
#define XPU_ARCH_CONTROLLER_INSTR_MEM_SIZE 174
#define XPU_ARCH_CONTROLLER_LOOP_COUNTER_SELECTOR_NR_BITS 175
#define XPU_ARCH_CONTROLLER_MEM_NR_BITS 176
#define XPU_ARCH_CONTROLLER_MEM_SIZE 177
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_NR_BITS 178
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_POS_LOWER 179
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_POS_UPPER 180
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_and_Z 181
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_and_nZ 182
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nand_Z 183
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nor_Z 184
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z 185
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z_1 186
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z_2 187
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z_3 188
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_or_Z 189
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_or_nZ 190
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z 191
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z_1 192
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z_2 193
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z_3 194
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_ZmYmXmCIN 195
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_ZpYpXpCIN 196
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_mZmXmYmCINm1 197
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_nX_and_Z 198
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_nX_or_Z 199
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_nZpXpYpCIN 200
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_NR_BITS 201
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_POS_LOWER 202
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_POS_UPPER 203
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_PREV_CARRY 204
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_VALUE 205
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_NR_BITS 206
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_ONE 207
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_POS_LOWER 208
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_POS_UPPER 209
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_ZERO 210
#define XPU_ARCH_CTRL_ALUCOM_NR_BITS 211
#define XPU_ARCH_CTRL_ALUCOM_OPMODE_POS_LOWER 212
#define XPU_ARCH_CTRL_ALUCOM_OPMODE_POS_UPPER 213
#define XPU_ARCH_CTRL_ALUCOM_XSEL_NR_BITS 214
#define XPU_ARCH_CTRL_ALUCOM_XSEL_POS_LOWER 215
#define XPU_ARCH_CTRL_ALUCOM_XSEL_POS_UPPER 216
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_0 217
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_AconcatB 218
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_M_with_ysel 219
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_P 220
#define XPU_ARCH_CTRL_ALUCOM_YSEL_NR_BITS 221
#define XPU_ARCH_CTRL_ALUCOM_YSEL_POS_LOWER 222
#define XPU_ARCH_CTRL_ALUCOM_YSEL_POS_UPPER 223
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_0 224
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_48bff 225
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_C 226
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_M_with_xsel 227
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_NR_BITS 228
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_POS_LOWER 229
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_POS_UPPER 230
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_0 231
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_17bit_shift_P 232
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_17bit_shift_PCIN 233
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_C 234
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_ILLEGAL 235
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_P 236
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_PCIN 237
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_P_macc_extend 238
#define XPU_ARCH_CTRL_CARRY_ARITHMETIC 239
#define XPU_ARCH_CTRL_CARRY_NOP 240
#define XPU_ARCH_CTRL_CARRY_NR 241
#define XPU_ARCH_CTRL_CARRY_NR_BITS 242
#define XPU_ARCH_CTRL_CARRY_SHIFT 243
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_NR_BITS 244
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_BITS 245
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_FUNCTIONS 246
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_WO_HALT 247
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_W_HALT 248
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_STOP 249
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_ADDR_REG_LOAD 250
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_LOC_LOWER 251
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_LOC_UPPER 252
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD 253
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD_ADDR_REG_ADD 254
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE 255
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE_REG_ADD 256
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_NONE 257
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_STORE 258
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_STORE_ADDR_REG_ADD 259
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_SIZE_unguarded 260
#define XPU_ARCH_CTRL_MEM_MEMCOM_OP_LOC_LOWER 261
#define XPU_ARCH_CTRL_MEM_MEMCOM_OP_LOC_UPPER 262
#define XPU_ARCH_CTRL_MEM_MEMCOM_OP_SIZE_unguarded 263
#define XPU_ARCH_CTRL_MEM_MEMCOM_SIZE 264
#define XPU_ARCH_CTRL_NR_LOOP_COUNTERS 265
#define XPU_ARCH_CTRL_OPMODE_NR_BITS 266
#define XPU_ARCH_CTRL_OPSEL_NR_BITS 267
#define XPU_ARCH_CTRL_OPSEL_NR_OPSEL 268
#define XPU_ARCH_CTRL_OPSEL_sel_ACC_and_SCALAR 269
#define XPU_ARCH_CTRL_OPSEL_sel_ADDR_REG 270
#define XPU_ARCH_CTRL_OPSEL_sel_FLOAT_MANTISSA 271
#define XPU_ARCH_CTRL_OPSEL_sel_LOOP_COUNTER_DECREMENT 272
#define XPU_ARCH_CTRL_OPSEL_sel_MEMOUT 273
#define XPU_ARCH_CTRL_OPSEL_sel_PROG 274
#define XPU_ARCH_CTRL_OPSEL_sel_REDUCTIONOUT 275
#define XPU_ARCH_CTRL_OPSEL_sel_ROT_SH_OUT 276
#define XPU_ARCH_CTRL_OPSEL_sel_SCALAR 277
#define XPU_ARCH_CTRL_OPSEL_sel_SHR1 278
#define XPU_ARCH_CTRL_OPSEL_sel_SHR_FIXED_AMOUNT 279
#define XPU_ARCH_CTRL_OPSEL_sel_STACK_LAYER1 280
#define XPU_ARCH_CTRL_OPSEL_sel_ZERO 281
#define XPU_ARCH_CTRL_RALU_DSP_A_in_NR_BITS 282
#define XPU_ARCH_CTRL_RALU_DSP_B_in_NR_BITS 283
#define XPU_ARCH_CTRL_RALU_DSP_C_in_NR_BITS 284
#define XPU_ARCH_CTRL_RALU_DSP_D_in_NR_BITS 285
#define XPU_ARCH_CTRL_RALU_DSP_NR_BITS 286
#define XPU_ARCH_CTRL_RALU_DSP_NR_BITS_unguarded 287
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_ACCMSB 288
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_CARRY 289
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_NR 290
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_NR_BITS 291
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_ZERO 292
#define XPU_ARCH_CTRL_STACK_BIDIRECTIONAL_SR_SIZE 293
#define XPU_ARCH_CTRL_STACK_CMD_POP0_PUSH0 294
#define XPU_ARCH_CTRL_STACK_CMD_POP0_PUSH1 295
#define XPU_ARCH_CTRL_STACK_CMD_POP1_PUSH0 296
#define XPU_ARCH_CTRL_STACK_CMD_POP1_PUSH1 297
#define XPU_ARCH_CTRL_STACK_CMD_POP2_PUSH1 298
#define XPU_ARCH_CTRL_STACK_CMD_POP2_PUSH2 299
#define XPU_ARCH_CTRL_STACK_CMD_SIZE 300
#define XPU_ARCH_CTRL_STACK_NR_CMD 301
#define XPU_ARCH_DATA_SIZE 302
#define XPU_ARCH_DATA_SIZE_C 303
#define XPU_ARCH_DISTRIBUTE_NET_INNER_MULTICELL_DEPTH 304
#define XPU_ARCH_DISTRIBUTE_NET_INNER_MULTICELL_NR_PIPELINE_REGS 305
#define XPU_ARCH_DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_DEPTH 306
#define XPU_ARCH_DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_NR_PIPELINE_REGS 307
#define XPU_ARCH_DISTRIBUTE_NET_OUTER_MULTICELL_DEPTH 308
#define XPU_ARCH_DISTRIBUTE_NET_OUTER_MULTICELL_NR_PIPELINE_REGS 309
#define XPU_ARCH_DISTRIBUTE_NET_TOTAL_DEPTH 310
#define XPU_ARCH_DISTRIBUTE_NET_TOTAL_NR_PIPELINE_REGS 311
#define XPU_ARCH_DOUBLE_INSTR_NR_BITS 312
#define XPU_ARCH_DSP48E1_INTERNAL_SHIFTER_SIZE 313
#define XPU_ARCH_DTE_ADDR_NR_BITS 314
#define XPU_ARCH_DTE_CMD_REG_NR_BITS 315
#define XPU_ARCH_DTE_CMD_REG_OPCODE_LOC_LOWER 316
#define XPU_ARCH_DTE_CMD_REG_OPCODE_LOC_UPPER 317
#define XPU_ARCH_DTE_CMD_REG_OPCODE_NR_BITS 318
#define XPU_ARCH_DTE_CMD_REG_VALUE_LOC_LOWER 319
#define XPU_ARCH_DTE_CMD_REG_VALUE_LOC_UPPER 320
#define XPU_ARCH_DTE_CMD_REG_VALUE_NR_BITS 321
#define XPU_ARCH_DTE_COLUMN_COUNTER_NR_BITS 322
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_NONE 323
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_NR_BITS 324
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_READ 325
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_WRITE 326
#define XPU_ARCH_DTE_FIFO_SIZE_NR_COMMANDS 327
#define XPU_ARCH_DTE_NR_PARAMETERS_PER_COMMAND 328
#define XPU_ARCH_DTE_PARAM_FIFO_ADDR_NR_BITS 329
#define XPU_ARCH_DTE_PARAM_FIFO_SIZE 330
#define XPU_ARCH_DTE_PARAM_NR_BITS 331
#define XPU_ARCH_DTE_READY_COUNTER_NR_BITS 332
#define XPU_ARCH_DTE_STATE_IDLE 333
#define XPU_ARCH_DTE_STATE_LOAD_PARAMS 334
#define XPU_ARCH_DTE_STATE_NR_BITS 335
#define XPU_ARCH_DTE_STATE_READ_CTRL_MEM 336
#define XPU_ARCH_DTE_STATE_READ_CTRL_MEM_PADDING 337
#define XPU_ARCH_DTE_STATE_READ_LINE 338
#define XPU_ARCH_DTE_STATE_REQ_READ 339
#define XPU_ARCH_DTE_STATE_REQ_WRITE 340
#define XPU_ARCH_DTE_STATE_WAIT_RD_ACK 341
#define XPU_ARCH_DTE_STATE_WAIT_WR_ACK 342
#define XPU_ARCH_DTE_STATE_WRITE_CTRL_MEM 343
#define XPU_ARCH_DTE_STATE_WRITE_LINE 344
#define XPU_ARCH_ENDIANNESS_BIG_ENDIAN 345
#define XPU_ARCH_ENDIANNESS_LITTLE_ENDIAN 346
#define XPU_ARCH_FLOAT_ALLIGN_SIZE 347
#define XPU_ARCH_FLOAT_ARRAY_MANTISSA_SHIFT_AMOUNT_SIZE 348
#define XPU_ARCH_FLOAT_COMMAND_ACC_LOAD_MANT_REG 349
#define XPU_ARCH_FLOAT_COMMAND_ADD 350
#define XPU_ARCH_FLOAT_COMMAND_ADD_SGN 351
#define XPU_ARCH_FLOAT_COMMAND_COMP_RES 352
#define XPU_ARCH_FLOAT_COMMAND_DIV 353
#define XPU_ARCH_FLOAT_COMMAND_DIV_LOOP1 354
#define XPU_ARCH_FLOAT_COMMAND_DIV_LOOP2 355
#define XPU_ARCH_FLOAT_COMMAND_EXP_ADJUST 356
#define XPU_ARCH_FLOAT_COMMAND_FIRST_MULT 357
#define XPU_ARCH_FLOAT_COMMAND_MULT 358
#define XPU_ARCH_FLOAT_COMMAND_MULT_EXP 359
#define XPU_ARCH_FLOAT_COMMAND_NOP 360
#define XPU_ARCH_FLOAT_COMMAND_NR_BITS 361
#define XPU_ARCH_FLOAT_COMMAND_SECOND_MULT 362
#define XPU_ARCH_FLOAT_COMMAND_SUB 363
#define XPU_ARCH_FLOAT_COMMAND_do_ACC_op_MANTREG 364
#define XPU_ARCH_FLOAT_COMMAND_do_EXP_ADJUST_w_MEM_PRIOENC 365
#define XPU_ARCH_FLOAT_CTRL_MANTISSA_SHIFT_AMOUNT_SIZE 366
#define XPU_ARCH_FLOAT_DATA_SIZE_NR_BITS 367
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_ADD 368
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_LOWER 369
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_UPPER 370
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_SIZE 371
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_RSUB 372
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_SIZE 373
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_SIZE_unguarded 374
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_SUB 375
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_alucom_LOC_LOWER 376
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_alucom_LOC_UPPER 377
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_alucom_SIZE 378
#define XPU_ARCH_FLOAT_EXPONENT_LOC_LOWER 379
#define XPU_ARCH_FLOAT_EXPONENT_LOC_UPPER 380
#define XPU_ARCH_FLOAT_EXPONENT_NR_BITS 381
#define XPU_ARCH_FLOAT_EXPONENT_REG_NR_BITS 382
#define XPU_ARCH_FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_LOWER 383
#define XPU_ARCH_FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_UPPER 384
#define XPU_ARCH_FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_LOWER 385
#define XPU_ARCH_FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_UPPER 386
#define XPU_ARCH_FLOAT_EXPONENT_REG_VALUE_LOC_LOWER 387
#define XPU_ARCH_FLOAT_EXPONENT_REG_VALUE_LOC_UPPER 388
#define XPU_ARCH_FLOAT_FIRST_MULT_NR_BITS 389
#define XPU_ARCH_FLOAT_FLOAT_ALUCOM_SIZE 390
#define XPU_ARCH_FLOAT_FRACTIONAL_LOC_LOWER 391
#define XPU_ARCH_FLOAT_FRACTIONAL_LOC_UPPER 392
#define XPU_ARCH_FLOAT_FRACTIONAL_NR_BITS 393
#define XPU_ARCH_FLOAT_MANTISSA_NR_BITS 394
#define XPU_ARCH_FLOAT_OPERATIONS 395
#define XPU_ARCH_FLOAT_OPERATIONS_NR_BITS 396
#define XPU_ARCH_FLOAT_OPERATION_ADD 397
#define XPU_ARCH_FLOAT_OPERATION_DIV 398
#define XPU_ARCH_FLOAT_OPERATION_MULT 399
#define XPU_ARCH_FLOAT_OPERATION_SUB 400
#define XPU_ARCH_FLOAT_SECOND_MULT_NR_BITS 401
#define XPU_ARCH_FLOAT_SGN_LOC_LOWER 402
#define XPU_ARCH_FLOAT_SGN_LOC_UPPER 403
#define XPU_ARCH_FLOAT_SGN_MINUS 404
#define XPU_ARCH_FLOAT_SGN_NR_BITS 405
#define XPU_ARCH_FLOAT_SGN_PLUS 406
#define XPU_ARCH_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES 407
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte0 408
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte1 409
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte2 410
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte3 411
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_word0 412
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_word1 413
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_word2 414
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_word3 415
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_FLOATING_POINT 416
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG 417
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT 418
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_SCANOUT 419
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT 420
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_STACK_LAYER1 421
#define XPU_ARCH_HAS_CTRL_OPSEL_sel_FLOATING_POINT 422
#define XPU_ARCH_INSTR_ARRAY_LOC_LOWER 423
#define XPU_ARCH_INSTR_ARRAY_LOC_UPPER 424
#define XPU_ARCH_INSTR_ARRAY_OPCODE_LOC_LOWER 425
#define XPU_ARCH_INSTR_ARRAY_OPCODE_LOC_UPPER 426
#define XPU_ARCH_INSTR_ARRAY_OPERAND_LOC_LOWER 427
#define XPU_ARCH_INSTR_ARRAY_OPERAND_LOC_UPPER 428
#define XPU_ARCH_INSTR_CONTROLLER_LOC_LOWER 429
#define XPU_ARCH_INSTR_CONTROLLER_LOC_UPPER 430
#define XPU_ARCH_INSTR_FIXED_SHIFTING_LOC_LOWER 431
#define XPU_ARCH_INSTR_FIXED_SHIFTING_LOC_UPPER 432
#define XPU_ARCH_INSTR_FIXED_SHIFTING_NR_BITS 433
#define XPU_ARCH_INSTR_FLOAT_FP_COMMAND_VALUE_LOC_LOWER 434
#define XPU_ARCH_INSTR_FLOAT_FP_COMMAND_VALUE_LOC_UPPER 435
#define XPU_ARCH_INSTR_FLOAT_NR_OPERATIONS 436
#define XPU_ARCH_INSTR_FLOAT_VALUE_NR_BITS 437
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_MANTREG 438
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRAC 439
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRACACC 440
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_W_SGN_INTEGER 441
#define XPU_ARCH_INSTR_FLOAT_do_ACC_op_MANTREG 442
#define XPU_ARCH_INSTR_FLOAT_do_EXP_ADJUST 443
#define XPU_ARCH_INSTR_FLOAT_do_EXP_ADJUST_w_MEM_PRIOENC 444
#define XPU_ARCH_INSTR_GLOBAL_LEFT_INS 445
#define XPU_ARCH_INSTR_GLOBAL_LEFT_RED_INS 446
#define XPU_ARCH_INSTR_GLOBAL_LOC_LOWER 447
#define XPU_ARCH_INSTR_GLOBAL_LOC_UPPER 448
#define XPU_ARCH_INSTR_GLOBAL_NR_BITS 449
#define XPU_ARCH_INSTR_GLOBAL_RIGHT_INS 450
#define XPU_ARCH_INSTR_GLOBAL_RIGHT_RED_INS 451
#define XPU_ARCH_INSTR_GLOBAL_ROTATE_left 452
#define XPU_ARCH_INSTR_GLOBAL_ROTATE_right 453
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_left_WBH 454
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_left_WBZ 455
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_left_WOB 456
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_right_WBH 457
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_right_WBZ 458
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_right_WOB 459
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRBOOL 460
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPNVal 461
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPNValDEC 462
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPVal 463
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPValDEC 464
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCR 465
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCR_delayed 466
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNBOOL 467
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNCR 468
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNCR_delayed 469
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNSGN 470
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNZ 471
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNZDEC 472
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRSGN 473
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValNSGN 474
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValNZ 475
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValNZDEC 476
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValSGN 477
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValZ 478
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValZDEC 479
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRZ 480
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRZDEC 481
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_LOC_LOWER 482
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_LOC_UPPER 483
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS 484
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS_unguarded 485
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_NR_REGS 486
#define XPU_ARCH_INSTR_JMP_FUNCTION_JMP 487
#define XPU_ARCH_INSTR_JMP_FUNCTION_LOC_LOWER 488
#define XPU_ARCH_INSTR_JMP_FUNCTION_LOC_UPPER 489
#define XPU_ARCH_INSTR_JMP_FUNCTION_NR_BITS 490
#define XPU_ARCH_INSTR_JMP_FUNCTION_NR_BITS_unguarded 491
#define XPU_ARCH_INSTR_JMP_FUNCTION_NR_FUNCTIONS 492
#define XPU_ARCH_INSTR_JMP_VALUE_LOC_LOWER 493
#define XPU_ARCH_INSTR_JMP_VALUE_LOC_UPPER 494
#define XPU_ARCH_INSTR_JMP_VALUE_NR_BITS 495
#define XPU_ARCH_INSTR_JMP_VALUE_NR_BITS_unguarded 496
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_LOWER 497
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_UPPER 498
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_LOC_LOWER 499
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_LOC_UPPER 500
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_NR_BITS 501
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_VALUE_LOC_LOWER 502
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_VALUE_LOC_UPPER 503
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_VALUE_NR_BITS 504
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_addrload 505
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_addrstore 506
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_addrstore_COP 507
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_array_addr_reg_stack_duplicate 508
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_array_addr_reg_stack_pop 509
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_insertio 510
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_ixload 511
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_redins 512
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_scanload 513
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_set_addrreg_selector 514
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_set_loop_counter_value 515
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_setdec 516
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_srload 517
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_srstore 518
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_RESET 519
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_START_WO_HALT 520
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_START_W_HALT 521
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_STOP 522
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_LOC_LOWER 523
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_LOC_UPPER 524
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_NR_BITS 525
#define XPU_ARCH_INSTR_NR_BITS 526
#define XPU_ARCH_INSTR_OPCODE_LOC_LOWER 527
#define XPU_ARCH_INSTR_OPCODE_LOC_START 528
#define XPU_ARCH_INSTR_OPCODE_LOC_UPPER 529
#define XPU_ARCH_INSTR_OPCODE_NR_BITS 530
#define XPU_ARCH_INSTR_OPCODE_NR_BITS_unguarded 531
#define XPU_ARCH_INSTR_OPERAND_LOC_LOWER 532
#define XPU_ARCH_INSTR_OPERAND_LOC_START 533
#define XPU_ARCH_INSTR_OPERAND_LOC_UPPER 534
#define XPU_ARCH_INSTR_OPERAND_NR_BITS 535
#define XPU_ARCH_INSTR_OPERAND_NR_BITS_unguarded 536
#define XPU_ARCH_INSTR_SETSCAN_ADDR_MODE_LOC_LOWER 537
#define XPU_ARCH_INSTR_SETSCAN_ADDR_MODE_LOC_UPPER 538
#define XPU_ARCH_INSTR_SETSCAN_OPCODE_LOC_LOWER 539
#define XPU_ARCH_INSTR_SETSCAN_OPCODE_LOC_UPPER 540
#define XPU_ARCH_INSTR_SHIFT1_RIGHT 541
#define XPU_ARCH_INSTR_SHIFT1_RIGHT_ARITHMETIC 542
#define XPU_ARCH_INSTR_SHIFT1_RIGHT_CARRY 543
#define XPU_ARCH_INSTR_SHIFT_RIGHT_FIXED_AMOUNT 544
#define XPU_ARCH_INSTR_SHIFT_RIGHT_FIXED_AMOUNT_ARITHMETIC 545
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS 546
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS_unguarded 547
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS 548
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS_unguarded 549
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_LOC_LOWER 550
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_LOC_UPPER 551
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_LOWER 552
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_UPPER 553
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_LOWER 554
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_UPPER 555
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_LOWER 556
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_UPPER 557
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_LOWER 558
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_UPPER 559
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS 560
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS_unguarded 561
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_DONT_CARE 562
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_LEFT_ROTATE 563
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_LEFT_SHIFT 564
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_RIGHT_ROTATE 565
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_RIGHT_SHIFT 566
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_ACTIVATE 567
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_ELSEWHERE 568
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_ENDWHERE 569
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_LOC_LOWER 570
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_LOC_UPPER 571
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_NR_BITS 572
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_WHERE 573
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_DONT_CARE 574
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_LOC_LOWER 575
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_LOC_UPPER 576
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_NR_BITS 577
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_NR_CONDITIONS 578
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERECARRY 579
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREFIRST 580
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENCARRY 581
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENEXT 582
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENFIRST 583
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENNEXT 584
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENPREV 585
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENSGN 586
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENZERO 587
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREPREV 588
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERESGN 589
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREZERO 590
#define XPU_ARCH_INSTR_TRANSFER_ARRAY_MEM_IN 591
#define XPU_ARCH_INSTR_TRANSFER_ARRAY_MEM_OUT_w_RESULT_READY 592
#define XPU_ARCH_INSTR_TRANSFER_ARRAY_MEM_OUT_wo_RESULT_READY 593
#define XPU_ARCH_INSTR_TRANSFER_CTRL_MEM_IN 594
#define XPU_ARCH_INSTR_TRANSFER_CTRL_MEM_OUT_w_RESULT_READY 595
#define XPU_ARCH_INSTR_TRANSFER_CTRL_MEM_OUT_wo_RESULT_READY 596
#define XPU_ARCH_INSTR_TRANSFER_VALUE_LOC_LOWER 597
#define XPU_ARCH_INSTR_TRANSFER_VALUE_LOC_UPPER 598
#define XPU_ARCH_INSTR_TRANSFER_VALUE_NR_BITS 599
#define XPU_ARCH_INSTR_VALUE_LOC_LOWER 600
#define XPU_ARCH_INSTR_VALUE_LOC_START 601
#define XPU_ARCH_INSTR_VALUE_LOC_UPPER 602
#define XPU_ARCH_INSTR_VALUE_NR_BITS 603
#define XPU_ARCH_INSTR_VALUE_NR_BITS_unguarded 604
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER 605
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER 606
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_DATA_BITS_NR_BITS 607
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER 608
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER 609
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_TLAST_NR_BITS 610
#define XPU_ARCH_IO_DATA_FIFO_POINTER_NR_BITS 611
#define XPU_ARCH_IO_DATA_FIFO_PRIMITIVE_TYPE 612
#define XPU_ARCH_IO_DATA_FIFO_SIZE 613
#define XPU_ARCH_IO_DATA_FIFO_programable_EMPTY_THRESHOLD 614
#define XPU_ARCH_IO_DATA_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE 615
#define XPU_ARCH_IO_DATA_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE 616
#define XPU_ARCH_IO_DATA_FIFO_programable_FULL_THRESHOLD 617
#define XPU_ARCH_IO_DATA_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE 618
#define XPU_ARCH_IO_DATA_FIFO_programable_FULL_THRESHOLD_PERCENTAGE 619
#define XPU_ARCH_IO_DATA_IN_FIFO_DATA_SIZE 620
#define XPU_ARCH_IO_DATA_OUT_FIFO_DATA_SIZE 621
#define XPU_ARCH_IO_EXTERNAL_DATA_INTERFACE_NR_BITS 622
#define XPU_ARCH_IO_INTERNAL_DATA_INTERFACE_NR_BITS 623
#define XPU_ARCH_IO_INTERNAL_DATA_INTERFACE_NR_INTERFACES 624
#define XPU_ARCH_IO_INTF_AXILITE_ADDR_STEP 625
#define XPU_ARCH_IO_INTF_AXILITE_NR_READ_HARDWARE_CONFIG_REGS 626
#define XPU_ARCH_IO_INTF_AXILITE_NR_READ_MD5_WORD_REGS 627
#define XPU_ARCH_IO_INTF_AXILITE_NR_READ_REGS 628
#define XPU_ARCH_IO_INTF_AXILITE_NR_WRITE_READ_REGS 629
#define XPU_ARCH_IO_INTF_AXILITE_NR_WRITE_REGS 630
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_LAST_REG_ADDR 631
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG0_ADDR 632
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG10_ADDR 633
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG11_ADDR 634
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG12_ADDR 635
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG13_ADDR 636
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG14_ADDR 637
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG15_ADDR 638
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG16_ADDR 639
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG17_ADDR 640
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG18_ADDR 641
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG19_ADDR 642
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG1_ADDR 643
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG20_ADDR 644
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG21_ADDR 645
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG22_ADDR 646
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG23_ADDR 647
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG24_ADDR 648
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG25_ADDR 649
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG26_ADDR 650
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG27_ADDR 651
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG28_ADDR 652
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG29_ADDR 653
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG2_ADDR 654
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG3_ADDR 655
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG4_ADDR 656
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG5_ADDR 657
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG6_ADDR 658
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG7_ADDR 659
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG8_ADDR 660
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG9_ADDR 661
#define XPU_ARCH_IO_INTF_AXILITE_READ_LAST_REG_ADDR 662
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_ACCELERATOR_ID_REG_ADDR 663
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_CONTROLLER_ACC_REG_ADDR 664
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_CYCLE_COUNTER_REG_ADDR 665
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_FIFO_DATA_IN_DATA_COUNT_REG_ADDR 666
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_FIFO_DATA_OUT_DATA_COUNT_REG_ADDR 667
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_FIFO_PROG_DATA_COUNT_REG_ADDR 668
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte0_REG_ADDR 669
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte1_REG_ADDR 670
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte2_REG_ADDR 671
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte3_REG_ADDR 672
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_word0_REG_ADDR 673
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_word1_REG_ADDR 674
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_word2_REG_ADDR 675
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_word3_REG_ADDR 676
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_PROGRAM_COUNTER_REG_ADDR 677
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_STATUS_REG_ADDR 678
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_LAST_REG_ADDR 679
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_READ_LAST_REG_ADDR 680
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_READ_REGS_ACCELERATOR_ID_REG_ADDR 681
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_INT_ACK_ADDR 682
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_PROG_FIFO_IN_ADDR 683
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_SOFT_RESET_ADDR 684
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_EXTERNAL 685
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_INTERNAL 686
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_EXTERNAL 687
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_INTERNAL 688
#define XPU_ARCH_IO_INTF_DATA_AXISTREAM_DATA_SIZE 689
#define XPU_ARCH_IO_INTF_PROG_AXILITE_ADDR_SIZE 690
#define XPU_ARCH_IO_INTF_PROG_AXILITE_DATA_SIZE 691
#define XPU_ARCH_IO_INTF_PROG_NR_BITS 692
#define XPU_ARCH_IO_PROG_FIFO_DATA_SIZE 693
#define XPU_ARCH_IO_PROG_FIFO_POINTER_NR_BITS 694
#define XPU_ARCH_IO_PROG_FIFO_PRIMITIVE_TYPE 695
#define XPU_ARCH_IO_PROG_FIFO_SIZE 696
#define XPU_ARCH_IO_PROG_FIFO_programable_EMPTY_THRESHOLD 697
#define XPU_ARCH_IO_PROG_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE 698
#define XPU_ARCH_IO_PROG_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE 699
#define XPU_ARCH_IO_PROG_FIFO_programable_FULL_THRESHOLD 700
#define XPU_ARCH_IO_PROG_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE 701
#define XPU_ARCH_IO_PROG_FIFO_programable_FULL_THRESHOLD_PERCENTAGE 702
#define XPU_ARCH_ISA_add 703
#define XPU_ARCH_ISA_addc 704
#define XPU_ARCH_ISA_addrinc 705
#define XPU_ARCH_ISA_brshift 706
#define XPU_ARCH_ISA_bwand 707
#define XPU_ARCH_ISA_bwor 708
#define XPU_ARCH_ISA_bwxor 709
#define XPU_ARCH_ISA_compare 710
#define XPU_ARCH_ISA_cop 711
#define XPU_ARCH_ISA_csearch 712
#define XPU_ARCH_ISA_ctl 713
#define XPU_ARCH_ISA_delete 714
#define XPU_ARCH_ISA_fadd 715
#define XPU_ARCH_ISA_fdiv 716
#define XPU_ARCH_ISA_fdiv_loop1 717
#define XPU_ARCH_ISA_fdiv_loop2 718
#define XPU_ARCH_ISA_float 719
#define XPU_ARCH_ISA_fmult 720
#define XPU_ARCH_ISA_fmult_first 721
#define XPU_ARCH_ISA_fmult_second 722
#define XPU_ARCH_ISA_fsub 723
#define XPU_ARCH_ISA_global_SR 724
#define XPU_ARCH_ISA_insert 725
#define XPU_ARCH_ISA_insval 726
#define XPU_ARCH_ISA_jmp 727
#define XPU_ARCH_ISA_last_common_instr_CTL 728
#define XPU_ARCH_ISA_last_common_instr_operand 729
#define XPU_ARCH_ISA_last_common_instr_val 730
#define XPU_ARCH_ISA_load 731
#define XPU_ARCH_ISA_mab 732
#define XPU_ARCH_ISA_misc_store_load 733
#define XPU_ARCH_ISA_misc_testing 734
#define XPU_ARCH_ISA_mrc 735
#define XPU_ARCH_ISA_mri 736
#define XPU_ARCH_ISA_mrl 737
#define XPU_ARCH_ISA_mult 738
#define XPU_ARCH_ISA_param 739
#define XPU_ARCH_ISA_pload 740
#define XPU_ARCH_ISA_prun 741
#define XPU_ARCH_ISA_resready 742
#define XPU_ARCH_ISA_right_fixed_shifting 743
#define XPU_ARCH_ISA_rotate_local 744
#define XPU_ARCH_ISA_rsub 745
#define XPU_ARCH_ISA_rsubc 746
#define XPU_ARCH_ISA_search 747
#define XPU_ARCH_ISA_send 748
#define XPU_ARCH_ISA_sendint 749
#define XPU_ARCH_ISA_setscan 750
#define XPU_ARCH_ISA_spatial_select 751
#define XPU_ARCH_ISA_srcall 752
#define XPU_ARCH_ISA_stack_operations 753
#define XPU_ARCH_ISA_stack_operations_CTL_val_DUPLICATE 754
#define XPU_ARCH_ISA_stack_operations_CTL_val_LOAD_LAYRER1 755
#define XPU_ARCH_ISA_stack_operations_CTL_val_LOC_LOWER 756
#define XPU_ARCH_ISA_stack_operations_CTL_val_LOC_UPPER 757
#define XPU_ARCH_ISA_stack_operations_CTL_val_OVER 758
#define XPU_ARCH_ISA_stack_operations_CTL_val_POP 759
#define XPU_ARCH_ISA_stack_operations_CTL_val_SWAP 760
#define XPU_ARCH_ISA_stack_operations_CTL_val_nr_bits 761
#define XPU_ARCH_ISA_stack_push_load 762
#define XPU_ARCH_ISA_stack_store_pop 763
#define XPU_ARCH_ISA_stk 764
#define XPU_ARCH_ISA_store 765
#define XPU_ARCH_ISA_sub 766
#define XPU_ARCH_ISA_subc 767
#define XPU_ARCH_ISA_swap_memacc 768
#define XPU_ARCH_ISA_trun 769
#define XPU_ARCH_ISA_val 770
#define XPU_ARCH_ISA_waitmatw 771
#define XPU_ARCH_LABELS_NR_BITS 772
#define XPU_ARCH_LABELS_NR_MAX 773
#define XPU_ARCH_NETWORK_BW_BITS_SIZE 774
#define XPU_ARCH_NETWORK_CELL_TYPE_ONLY_PERMUTE 775
#define XPU_ARCH_NETWORK_CELL_TYPE_PERMUTE_SPLIT 776
#define XPU_ARCH_NETWORK_CELL_TYPE_PREFIX_SPECIAL 777
#define XPU_ARCH_NETWORK_CELL_TYPE_REDUCE_W_LEFT_ONE 778
#define XPU_ARCH_NETWORK_CELL_TYPE_REDUCE_W_LEFT_ZERO 779
#define XPU_ARCH_NETWORK_DEPTH 780
#define XPU_ARCH_NETWORK_NR_INPUTS 781
#define XPU_ARCH_NETWORK_NR_OPCODES 782
#define XPU_ARCH_NETWORK_NR_OPCODE_BITS 783
#define XPU_ARCH_NETWORK_NR_OPERATIONS 784
#define XPU_ARCH_NETWORK_OP_ADD 785
#define XPU_ARCH_NETWORK_OP_MAX 786
#define XPU_ARCH_NETWORK_OP_MIN 787
#define XPU_ARCH_NETWORK_OP_NOP 788
#define XPU_ARCH_NETWORK_OP_PERMUTE 789
#define XPU_ARCH_NETWORK_OP_SPLIT 790
#define XPU_ARCH_NETWORK_OP_SUB 791
#define XPU_ARCH_NETWORK_OP_SUM_PREFIX 792
#define XPU_ARCH_NETWORK_OP_bitwise_AND 793
#define XPU_ARCH_NETWORK_OP_bitwise_OR 794
#define XPU_ARCH_NETWORK_OP_bitwise_XOR 795
#define XPU_ARCH_NETWORK_OP_bitwise_XOR_PREFIX 796
#define XPU_ARCH_NETWORK_SCAN_ENABLE_SIZE 797
#define XPU_ARCH_NETWORK_SCAN_MODES 798
#define XPU_ARCH_NETWORK_SCAN_MODES_NR_BITS 799
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_GLOBAL_SHIFT_REG 800
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_LOAD_MEM_OUT 801
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_LOAD_SHIFT_REG 802
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_MEM_OUT 803
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_LOAD_MEM_OUT 804
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_LOAD_SHIFT_REG 805
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_MEM_OUT 806
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_SHIFT_REG 807
#define XPU_ARCH_NETWORK_WIDTH 808
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_0_SEL_VALUE 809
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_1_SEL_VALUE 810
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_ADDER_SEL_VALUE 811
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_BITWISE_SEL_VALUE 812
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_0_SEL_VALUE 813
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_1_SEL_VALUE 814
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_ADDER_SEL_VALUE 815
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_BITWISE_SEL_VALUE 816
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0 817
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0_no_value 818
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_1 819
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_1_no_value 820
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_ADDER 821
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_BITWISE 822
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_0 823
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_0_no_value 824
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1 825
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1_no_value 826
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_ADDER 827
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_BITWISE 828
#define XPU_ARCH_NET_CELL_TYPE_0_NR_MUX0_INPUTS 829
#define XPU_ARCH_NET_CELL_TYPE_0_NR_MUX1_INPUTS 830
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_0_SEL_VALUE 831
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_1_SEL_VALUE 832
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_ADDER_SEL_VALUE 833
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_BITWISE_SEL_VALUE 834
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_0_SEL_VALUE 835
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_1_SEL_VALUE 836
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_ADDER_SEL_VALUE 837
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_BITWISE_SEL_VALUE 838
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0 839
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0_no_value 840
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_1 841
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_1_no_value 842
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_ADDER 843
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_BITWISE 844
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0 845
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0_no_value 846
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1 847
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1_no_value 848
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER 849
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER_no_value 850
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE 851
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE_no_value 852
#define XPU_ARCH_NET_CELL_TYPE_1_NR_MUX0_INPUTS 853
#define XPU_ARCH_NET_CELL_TYPE_1_NR_MUX1_INPUTS 854
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_0_SEL_VALUE 855
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_1_SEL_VALUE 856
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_ADDER_SEL_VALUE 857
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_BITWISE_SEL_VALUE 858
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_0_SEL_VALUE 859
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_1_SEL_VALUE 860
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_ADDER_SEL_VALUE 861
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_BITWISE_SEL_VALUE 862
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_0 863
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_0_no_value 864
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1 865
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1_no_value 866
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_ADDER 867
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_BITWISE 868
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0 869
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0_no_value 870
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1 871
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1_no_value 872
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER 873
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER_no_value 874
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE 875
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE_no_value 876
#define XPU_ARCH_NET_CELL_TYPE_2_NR_MUX0_INPUTS 877
#define XPU_ARCH_NET_CELL_TYPE_2_NR_MUX1_INPUTS 878
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_0_SEL_VALUE 879
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_1_SEL_VALUE 880
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_ADDER_SEL_VALUE 881
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_BITWISE_SEL_VALUE 882
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_0_SEL_VALUE 883
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_1_SEL_VALUE 884
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_ADDER_SEL_VALUE 885
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_BITWISE_SEL_VALUE 886
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_0 887
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_0_no_value 888
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_1 889
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_1_no_value 890
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER 891
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER_no_value 892
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE 893
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE_no_value 894
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_0 895
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_0_no_value 896
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1 897
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1_no_value 898
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_ADDER 899
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_BITWISE 900
#define XPU_ARCH_NET_CELL_TYPE_3_NR_MUX0_INPUTS 901
#define XPU_ARCH_NET_CELL_TYPE_3_NR_MUX1_INPUTS 902
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_0_SEL_VALUE 903
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_1_SEL_VALUE 904
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_ADDER_SEL_VALUE 905
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_BITWISE_SEL_VALUE 906
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_0_SEL_VALUE 907
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_1_SEL_VALUE 908
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_ADDER_SEL_VALUE 909
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_BITWISE_SEL_VALUE 910
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_0 911
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_0_no_value 912
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_1 913
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_1_no_value 914
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_ADDER 915
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_BITWISE 916
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_0 917
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_0_no_value 918
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_1 919
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_1_no_value 920
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_ADDER 921
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_BITWISE 922
#define XPU_ARCH_NET_CELL_TYPE_4_NR_MUX0_INPUTS 923
#define XPU_ARCH_NET_CELL_TYPE_4_NR_MUX1_INPUTS 924
#define XPU_ARCH_NET_HAS_OPERATION_ADD 925
#define XPU_ARCH_NET_HAS_OPERATION_MAX 926
#define XPU_ARCH_NET_HAS_OPERATION_MIN 927
#define XPU_ARCH_NET_HAS_OPERATION_NOP 928
#define XPU_ARCH_NET_HAS_OPERATION_PERMUTE 929
#define XPU_ARCH_NET_HAS_OPERATION_SPLIT 930
#define XPU_ARCH_NET_HAS_OPERATION_SUB 931
#define XPU_ARCH_NET_HAS_OPERATION_SUM_PREFIX 932
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_AND 933
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_OPERATIONS 934
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_OR 935
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_XOR 936
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_XOR_PREFIX 937
#define XPU_ARCH_NET_HAS_PREFIX_OPERATIONS 938
#define XPU_ARCH_NET_RESOURCE_NEED_FULL_NET 939
#define XPU_ARCH_NR_CELLS_PER_MULTICELL 940
#define XPU_ARCH_NR_CELLS_PER_PARTIAL_MULTICELL 941
#define XPU_ARCH_NR_MULTICELLS 942
#define XPU_ARCH_NR_PARTIAL_MULTICELLS_PER_MULTICELL 943
#define XPU_ARCH_PRINT_ARRAY_MEMORY_START_CONTINOUS 944
#define XPU_ARCH_PRINT_ARRAY_MEMORY_STOP_CONTINOUS 945
#define XPU_ARCH_PRINT_CONTINOUS 946
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_FLAG_BITS 947
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_GENERAL_INFO 948
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING 949
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL 950
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL_IO_COMMAND 951
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING_PARTIAL_MULTICELL_LEVEL 952
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_MEMORY_DATA 953
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_SCAN_NET_INFO 954
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_STACK 955
#define XPU_ARCH_PRINT_CONTINOUS_CONTROLLER_ADDR_REGS 956
#define XPU_ARCH_PRINT_CONTINOUS_CONTROLLER_MEMORY_DATA 957
#define XPU_ARCH_PRINT_CONTINOUS_CTRL_FLAG_BITS 958
#define XPU_ARCH_PRINT_CONTINOUS_CTRL_STACK 959
#define XPU_ARCH_PRINT_CONTINOUS_CUSTOM_PRINT_ARRAY 960
#define XPU_ARCH_PRINT_CONTINOUS_CUSTOM_PRINT_CONTROLLER 961
#define XPU_ARCH_PRINT_CONTINOUS_FP_INFO_PART1 962
#define XPU_ARCH_PRINT_CONTINOUS_FP_INFO_PART2 963
#define XPU_ARCH_PRINT_CONTINOUS_INSTRUCTION_INFO 964
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO 965
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO 966
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_FIFOS 967
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO 968
#define XPU_ARCH_PRINT_CONTROLLER_MEMORY_START_CONTINOUS 969
#define XPU_ARCH_PRINT_CONTROLLER_MEMORY_STOP_CONTINOUS 970
#define XPU_ARCH_PRINT_FINAL_DO_FINAL_PRINTING 971
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_ARRAY_MEMORY_FINAL 972
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_CONTROLLER_MEMORY_FINAL 973
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_INPUT_DATA_FIFOS 974
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_OUTPUT_DATA_FIFOS 975
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_PROGRAM_MEMORY 976
#define XPU_ARCH_REDUCE_NET_DEPTH 977
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK 978
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT 979
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ROTATE 980
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_SHIFT 981
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT 982
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_STACK 983
#define XPU_ARCH_RESOURCE_ARRAY_CELL_STACK_SIZE 984
#define XPU_ARCH_RESOURCE_ARRAY_HAS_BW_SCAN_NET 985
#define XPU_ARCH_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG 986
#define XPU_ARCH_RESOURCE_ARRAY_HAS_REDUCE_NET 987
#define XPU_ARCH_RESOURCE_CTRL_HAS_FLOATING_POINT 988
#define XPU_ARCH_RESOURCE_CTRL_STACK_SIZE 989
#define XPU_ARCH_RESOURCE_FEATURE_TESTING 990
#define XPU_ARCH_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION 991
#define XPU_ARCH_RESOURCE_NET_HAS_ADDER 992
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_ADD 993
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_MAX 994
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_MIN 995
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_NOP 996
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_PERMUTE 997
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_SPLIT 998
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_SUB 999
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX 1000
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_AND 1001
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS 1002
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_OR 1003
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_XOR 1004
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX 1005
#define XPU_ARCH_RESOURCE_NET_NEEDS_ADD 1006
#define XPU_ARCH_RESOURCE_NET_NEEDS_SUB 1007
#define XPU_ARCH_SCAN_NET_DEPTH 1008
#define XPU_ARCH_SHIFT_RIGHT_FIXED_AMOUNT 1009
#define XPU_ARCH_SIMULATION_CLOCK_PERIOD 1010
#define XPU_ARCH_SIMULATION_DATA_OUT_FILE_NORMAL_MATRIX_VIEW 1011
#define XPU_ARCH_SIMULATION_DRAIN_TIME_CLOCK_CYCLES 1012
#define XPU_ARCH_SIMULATION_DRAIN_TIME_DATA_OUT_CLOCK_CYCLES 1013
#define XPU_ARCH_SIMULATION_EMERGENCY_STOP_CLOCK_CYCLES 1014
#define XPU_ARCH_SIMULATION_FILE_PATH_BACKSTEPS 1015
#define XPU_ARCH_SIMULATION_FUNCTION_PERFORMED 1016
#define XPU_ARCH_SIMULATION_GENERATE_NEW_PROGRAM_FILE 1017
#define XPU_ARCH_SIMULATION_GOLDEN_MODEL_CHECKS 1018
#define XPU_ARCH_SIMULATION_HAS_DATA_INPUT_FILE 1019
#define XPU_ARCH_SIMULATION_HAS_FUNCTION_ARGUMENTS_FILE 1020
#define XPU_ARCH_SIMULATION_NR_DATA_OUT_READ 1021
#define XPU_ARCH_SIMULATION_NR_LINES_DATA_OUT_READ 1022
#define XPU_ARCH_SIMULATION_PRINTING 1023
#define XPU_ARCH_SIMULATION_PRINT_CLOCK_CYCLES_PAUSE 1024
#define XPU_ARCH_SIMULATION_TEST_NAME 1025
#define XPU_ARCH_SIMULATION_TIMESCALE_PRECISION 1026
#define XPU_ARCH_SIMULATION_TIMESCALE_TIME_UNIT 1027
#define XPU_ARCH_SIMULATION_TYPE_BEHAVIOURAL 1028
#define XPU_ARCH_SMALL_RECTANGLES_SIZE 1029
#define XPU_ARCH_TB_PRINT_NR_NUMBERS_BEFORE_BAR 1030
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_OCCUPIED_NR_BITS 1031
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_PADDING_NEEDED_AMOUNT 1032
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_LOWER 1033
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_UPPER 1034
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_NR_BITS 1035
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_LOWER 1036
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_UPPER 1037
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_NR_BITS 1038
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_LOWER 1039
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_UPPER 1040
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_NR_BITS 1041
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_LOWER 1042
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_UPPER 1043
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_NR_BITS 1044
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_LOWER 1045
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_UPPER 1046
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_NR_BITS 1047
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_LOWER 1048
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_UPPER 1049
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_NR_BITS 1050
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_LOWER 1051
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_UPPER 1052
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_NR_BITS 1053
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_LOWER 1054
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_UPPER 1055
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_NR_BITS 1056
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_LOWER 1057
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_UPPER 1058
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_NR_BITS 1059
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_LOWER 1060
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_UPPER 1061
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_NR_BITS 1062
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_LOWER 1063
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_UPPER 1064
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_NR_BITS 1065
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_LOWER 1066
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_UPPER 1067
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_NR_BITS 1068
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_LOWER 1069
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_UPPER 1070
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_NR_BITS 1071
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_LOWER 1072
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_UPPER 1073
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_NR_BITS 1074
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_LOWER 1075
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_UPPER 1076
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_NR_BITS 1077
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_LOWER 1078
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_UPPER 1079
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_NR_BITS 1080
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_LOWER 1081
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_UPPER 1082
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_NR_BITS 1083
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_LOWER 1084
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_UPPER 1085
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_NR_BITS 1086
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_OCCUPIED_NR_BITS 1087
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_PADDING_NEEDED_AMOUNT 1088
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_LOWER 1089
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_UPPER 1090
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_NR_BITS 1091
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_LOWER 1092
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_UPPER 1093
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_NR_BITS 1094
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_LOWER 1095
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_UPPER 1096
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_NR_BITS 1097
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_OCCUPIED_NR_BITS 1098
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_PADDING_NEEDED_AMOUNT 1099
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_LOWER 1100
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_UPPER 1101
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_NR_BITS 1102
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_OCCUPIED_NR_BITS 1103
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_PADDING_NEEDED_AMOUNT 1104
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_LOWER 1105
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_UPPER 1106
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_NR_BITS 1107
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER 1108
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER 1109
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS 1110
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_LOWER 1111
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_UPPER 1112
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_NR_BITS 1113
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_OCCUPIED_NR_BITS 1114
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_PADDING_NEEDED_AMOUNT 1115
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_LOWER 1116
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_UPPER 1117
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_NR_BITS 1118
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_LOWER 1119
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_UPPER 1120
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_NR_BITS 1121
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_LOWER 1122
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_UPPER 1123
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_NR_BITS 1124
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_LOWER 1125
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_UPPER 1126
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_NR_BITS 1127
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_OCCUPIED_NR_BITS 1128
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_PADDING_NEEDED_AMOUNT 1129
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_LOWER 1130
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_UPPER 1131
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_NR_BITS 1132
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_LOWER 1133
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_UPPER 1134
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_NR_BITS 1135
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_LOWER 1136
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_UPPER 1137
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_NR_BITS 1138
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_OCCUPIED_NR_BITS 1139
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_PADDING_NEEDED_AMOUNT 1140
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_LOWER 1141
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_UPPER 1142
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_NR_BITS 1143
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_LOWER 1144
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_UPPER 1145
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_NR_BITS 1146
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_OCCUPIED_NR_BITS 1147
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_PADDING_NEEDED_AMOUNT 1148
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_LOWER 1149
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_UPPER 1150
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_NR_BITS 1151
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_LOWER 1152
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_UPPER 1153
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_NR_BITS 1154
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_OCCUPIED_NR_BITS 1155
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_PADDING_NEEDED_AMOUNT 1156
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_OCCUPIED_NR_BITS 1157
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_PADDING_NEEDED_AMOUNT 1158
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_LOWER 1159
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_UPPER 1160
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_NR_BITS 1161
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_LOWER 1162
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_UPPER 1163
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_NR_BITS 1164
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_LOWER 1165
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_UPPER 1166
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_NR_BITS 1167
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_LOWER 1168
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_UPPER 1169
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_NR_BITS 1170
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER 1171
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER 1172
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS 1173
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_LOWER 1174
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_UPPER 1175
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_NR_BITS 1176
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_LOWER 1177
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_UPPER 1178
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_NR_BITS 1179
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_LOWER 1180
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_UPPER 1181
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_NR_BITS 1182
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_OCCUPIED_NR_BITS 1183
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_PADDING_NEEDED_AMOUNT 1184
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_LOWER 1185
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_UPPER 1186
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_NR_BITS 1187
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_LOWER 1188
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_UPPER 1189
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_NR_BITS 1190
#define XPU_ARCH_XPU_INT_ACK_REG_INT_ACK_LOC_LOWER 1191
#define XPU_ARCH_XPU_INT_ACK_REG_INT_ACK_LOC_UPPER 1192
#define XPU_ARCH_XPU_INT_ACK_REG_INT_ACK_NR_BITS 1193
#define XPU_ARCH_XPU_SOFT_RESET_REG_SOFT_RESET_LOC_LOWER 1194
#define XPU_ARCH_XPU_SOFT_RESET_REG_SOFT_RESET_LOC_UPPER 1195
#define XPU_ARCH_XPU_SOFT_RESET_REG_SOFT_RESET_NR_BITS 1196
#define XPU_ARCH_XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_LOWER 1197
#define XPU_ARCH_XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_NR_BITS 1198
#define XPU_ARCH_XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_UPPER 1199
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_LOWER 1200
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_UPPER 1201
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_NR_BITS 1202
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_LOWER 1203
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_UPPER 1204
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_FULL_NR_BITS 1205
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER 1206
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER 1207
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_NR_BITS 1208
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_LOWER 1209
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_UPPER 1210
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_NR_BITS 1211
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_LOWER 1212
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_UPPER 1213
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_NR_BITS 1214
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_LOWER 1215
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_UPPER 1216
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_FULL_NR_BITS 1217
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER 1218
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER 1219
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_NR_BITS 1220
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_LOWER 1221
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_UPPER 1222
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_NR_BITS 1223
#define XPU_ARCH_XPU_STATUS_REG_DTE_STATE_LOWER 1224
#define XPU_ARCH_XPU_STATUS_REG_DTE_STATE_NR_BITS 1225
#define XPU_ARCH_XPU_STATUS_REG_DTE_STATE_UPPER 1226
#define XPU_ARCH_XPU_STATUS_REG_NR_BITS 1227
#define XPU_ARCH_XPU_STATUS_REG_OCCUPIED_NR_BITS 1228
#define XPU_ARCH_XPU_STATUS_REG_PADDING_NEEDED_AMOUNT 1229
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_LOWER 1230
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_UPPER 1231
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_EMPTY_NR_BITS 1232
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_FULL_LOC_LOWER 1233
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_FULL_LOC_UPPER 1234
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_FULL_NR_BITS 1235
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER 1236
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER 1237
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_NR_BITS 1238
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_LOWER 1239
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_UPPER 1240
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_NR_BITS 1241
#define XPU_ARCH_XPU_STATUS_REG_WAIT_ACK_LOC_LOWER 1242
#define XPU_ARCH_XPU_STATUS_REG_WAIT_ACK_LOC_UPPER 1243
#define XPU_ARCH_XPU_STATUS_REG_WAIT_ACK_NR_BITS 1244
#define XPU_ARCH___01_ISA_V__ 1245
#define XPU_ARCH___DEFINES_VH__ 1246
#define XPU_ARCH___PARAMETERS_HW_HASH_VH__ 1247
#define XPU_ARCH___PARAMETERS_VH__ 1248
#define XPU_ARCH___PARAMETERS_simulation_VH__ 1249
#define XPU_ARCH_ACCELERATOR_STATE_DEBUG 1250
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_ADDR_REG_LAYER_0 1251
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_BOOL 1252
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_DEBUG_REG 1253
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_IO_REG 1254
#define XPU_ARCH_CONTROLLER_FLAG_CARRY_DELAYED_NR_BITS 1255
#define XPU_ARCH_CONTROLLER_FLAG_CARRY_NR_BITS 1256
#define XPU_ARCH_CONTROLLER_FLAG_COMPARE_MATCH_NR_BITS 1257
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_CARRY_DELAYED_FLAG_LOCATION_LOWER 1258
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_CARRY_DELAYED_FLAG_LOCATION_UPPER 1259
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_LOWER 1260
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_UPPER 1261
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_LOWER 1262
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_UPPER 1263
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_NR_BITS 1264
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_NR_FLAGS 1265
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_LOWER 1266
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_UPPER 1267
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER 1268
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER 1269
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_LOWER 1270
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_UPPER 1271
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER 1272
#define XPU_ARCH_CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER 1273
#define XPU_ARCH_CONTROLLER_FLAG_SIGN_NR_BITS 1274
#define XPU_ARCH_CONTROLLER_FLAG_SIGN_for_VALUE_reg_LOOP_COUNTER_NR_BITS 1275
#define XPU_ARCH_CONTROLLER_FLAG_ZERO_NR_BITS 1276
#define XPU_ARCH_CONTROLLER_FLAG_ZERO_for_VALUE_reg_LOOP_COUNTER_NR_BITS 1277
#define XPU_ARCH_CTRL_OPSEL_sel_DEBUG_DATA_IN 1278
#define XPU_ARCH_DEBUG_BP_COND_COND_ALWAYS_ACTIVE 1279
#define XPU_ARCH_DEBUG_BP_COND_COND_ALWAYS_INACTIVE 1280
#define XPU_ARCH_DEBUG_BP_COND_COND_EQUAL 1281
#define XPU_ARCH_DEBUG_BP_COND_COND_EQUAL_or_GREATER 1282
#define XPU_ARCH_DEBUG_BP_COND_COND_GREATER 1283
#define XPU_ARCH_DEBUG_BP_COND_COND_LESS 1284
#define XPU_ARCH_DEBUG_BP_COND_COND_LESS_or_EQUAL 1285
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_NR_BITS 1286
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_ARRAY_BOOL_SCAN_OR 1287
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_ARRAY_REDUCTION_OUT 1288
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CC 1289
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ACC 1290
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ADDR_REG 1291
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_FLAG 1292
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_MEMORY_OUT 1293
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_STACK_LAYER1 1294
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_actual 1295
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_selected 1296
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_PC 1297
#define XPU_ARCH_DEBUG_BP_COND_OPERAND0_SEL_STATUS_REG 1298
#define XPU_ARCH_DEBUG_BP_COND_OPERATION_NR_BITS 1299
#define XPU_ARCH_DEBUG_BP_NR_CONDITIONS 1300
#define XPU_ARCH_DEBUG_BP_NR_CONDITIONS_NR_BITS 1301
#define XPU_ARCH_DEBUG_BREAKPOINT_ADDR_LOC_LOWER 1302
#define XPU_ARCH_DEBUG_BREAKPOINT_ADDR_LOC_UPPER 1303
#define XPU_ARCH_DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_LOWER 1304
#define XPU_ARCH_DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_UPPER 1305
#define XPU_ARCH_DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_LOWER 1306
#define XPU_ARCH_DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_UPPER 1307
#define XPU_ARCH_DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_LOWER 1308
#define XPU_ARCH_DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_UPPER 1309
#define XPU_ARCH_DEBUG_CORE_STATUS_REG_SIZE 1310
#define XPU_ARCH_DEBUG_FSM_DEPTH0_COUNTER_NR_BITS 1311
#define XPU_ARCH_DEBUG_FSM_DEPTH0_COUNTER_NR_STATES 1312
#define XPU_ARCH_DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_ADDR_LAYER1_OFFSET 1313
#define XPU_ARCH_DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_GLOBAL_SHIFT_REG_OFFSET 1314
#define XPU_ARCH_DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_MANTISSA_OFFSET 1315
#define XPU_ARCH_DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_STACK_OFFSET 1316
#define XPU_ARCH_DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_MANTISSA_OFFSET 1317
#define XPU_ARCH_DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_REDUCTION_OUT_OFFSET 1318
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_DUMP_ARRAY_SCAN_LOAD 1319
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_IDLE 1320
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACC 1321
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER0 1322
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER1 1323
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL 1324
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL_SCAN_OR 1325
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_GLOBAL_SHIFT_REG 1326
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_IO_REG_DATA 1327
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MANTISSA 1328
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MEM 1329
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_REDUCTION_OUT 1330
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_STACK 1331
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ACC 1332
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS 1333
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS_SELECTOR 1334
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_CYCLE_COUNTER 1335
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_DECREMENT_REGISTER 1336
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_FLAGS 1337
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MANTISSA 1338
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MEM 1339
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER 1340
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_ARRAY_INSTR 1341
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_CTRL_INSTR 1342
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_STACK 1343
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTERS 1344
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTER_ACTUAL 1345
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_ARRAY 1346
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_CONTROLLER 1347
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_WRITE_MODE 1348
#define XPU_ARCH_DEBUG_FSM_DEPTH1_COUNTER_ARRAY_NR_BITS 1349
#define XPU_ARCH_DEBUG_FSM_DEPTH1_COUNTER_CTRL_NR_BITS 1350
#define XPU_ARCH_DEBUG_FSM_DEPTH1_COUNTER_NR_BITS 1351
#define XPU_ARCH_DEBUG_FSM_DEPTH2_COUNTER_ARRAY_NR_BITS 1352
#define XPU_ARCH_DEBUG_MULTIPLEXER_DATA_INPUT_NR_BITS 1353
#define XPU_ARCH_DEBUG_MULTIPLEXER_NR_INPUTS 1354
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_ARRAY_DEBUG_SHIFT_REGISTER 1355
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_BOOL_OR_SCAN_saved 1356
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_ACC 1357
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS 1358
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS_SELECTOR 1359
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_DECREMENT_REG 1360
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_FLAGS 1361
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_LOOP_COUNTER 1362
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_MANTISSA 1363
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CTRL_MEM 1364
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_CYCLE_COUNTER 1365
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_DONT_CARE 1366
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_INPUT_NR_BITS 1367
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER 1368
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_PROG_MEM_ARRAY_INSTR 1369
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_PROG_MEM_CTRL_INSTR 1370
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_REDUCE_NET_saved 1371
#define XPU_ARCH_DEBUG_NR_BREAKPOINTS 1372
#define XPU_ARCH_DEBUG_NR_BREAKPOINTS_NR_BITS 1373
#define XPU_ARCH_DEBUG_SHIFT_REG_CMD_LOAD_ACC 1374
#define XPU_ARCH_DEBUG_SHIFT_REG_CMD_LOAD_operand 1375
#define XPU_ARCH_DEBUG_SHIFT_REG_CMD_NOP 1376
#define XPU_ARCH_DEBUG_SHIFT_REG_CMD_NR_BITS 1377
#define XPU_ARCH_DEBUG_SHIFT_REG_CMD_NR_FUNTIONS 1378
#define XPU_ARCH_DEBUG_SHIFT_REG_CMD_SHIFT 1379
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_ADDR_REG_STACK_DUPLICATE 1380
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_STACK_PUSH 1381
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_ADDR_REG 1382
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MANTISSA 1383
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MEMORY 1384
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACC 1385
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_WROTE_ACC_X_GLOBAL_SHIFT_REG 1386
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_STACK_PUSH 1387
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG 1388
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG_SELECTOR 1389
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_DECREMENT_REG 1390
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_MEMORY 1391
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_PC 1392
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_X_ACC 1393
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_CTRL_WRITE_LOOP_COUNTER 1394
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_DONE 1395
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_NONE 1396
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_NR_BITS 1397
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_NR_OPERATIONS 1398
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_DEBUG_REG 1399
#define XPU_ARCH_HAS_CTRL_OPSEL_sel_DEBUG_DATA_IN 1400
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_dump_scanout 1401
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_addr_reg_layer0 1402
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_bool 1403
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_debug_reg 1404
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_global_shift_reg 1405
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_io_reg_data 1406
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_mantissa 1407
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_mem 1408
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_save_acc_load_scanout 1409
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_shift_debug_reg 1410
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg 1411
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_CTRL_load_debug_reg 1412
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_CTRL_read_mem 1413
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_CTRL_sel_addr_reg 1414
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_CTRL_sel_loop_reg 1415
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg 1416
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg_in_pc 1417
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_LOC_LOWER 1418
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_LOC_UPPER 1419
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_NR_BITS 1420
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_nop 1421
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_LOWER 1422
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_UPPER 1423
#define XPU_ARCH_INSTR_DEBUG_NR_FUNCTIONS 1424
#define XPU_ARCH_IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER 1425
#define XPU_ARCH_IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER 1426
#define XPU_ARCH_IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_NR_BITS 1427
#define XPU_ARCH_IO_DEBUG_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER 1428
#define XPU_ARCH_IO_DEBUG_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER 1429
#define XPU_ARCH_IO_DEBUG_FIFO_DATA_OUT_TLAST_NR_BITS 1430
#define XPU_ARCH_IO_DEBUG_FIFO_POINTER_NR_BITS 1431
#define XPU_ARCH_IO_DEBUG_FIFO_PRIMITIVE_TYPE 1432
#define XPU_ARCH_IO_DEBUG_OUT_FIFO_DATA_SIZE 1433
#define XPU_ARCH_IO_DEBUG_OUT_FIFO_SIZE 1434
#define XPU_ARCH_IO_DEBUG_OUT_FIFO_programable_EMPTY_THRESHOLD 1435
#define XPU_ARCH_IO_DEBUG_OUT_FIFO_programable_FULL_THRESHOLD 1436
#define XPU_ARCH_IO_INTF_AXILITE_DEBUG_LAST_REG_ADDR 1437
#define XPU_ARCH_IO_INTF_AXILITE_READ_DEBUG_BPs_STATUS_ADDR 1438
#define XPU_ARCH_IO_INTF_AXILITE_READ_DEBUG_DATA_OUT_ADDR 1439
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_AND_COND_ADDR 1440
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_COMP_VAL_ADDR 1441
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_MASK_ADDR 1442
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_SEL_ADDR 1443
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_OPERATION_ADDR 1444
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_BP_ENABLE_ADDR 1445
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_DATA_IN_ADDR 1446
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_MEM_WRITE_ADDR_ADDR 1447
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_SAVE_REGISTERS_CMD_ADDR 1448
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_WANT_IN_DEPTH_DEBUG_ADDR 1449
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_WRITE_MODE_CMD_ADDR 1450
#define XPU_ARCH_IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_EXTERNAL 1451
#define XPU_ARCH_IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_INTERNAL 1452
#define XPU_ARCH_IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_EXTERNAL 1453
#define XPU_ARCH_IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_INTERNAL 1454
#define XPU_ARCH_IO_INTF_DEBUG_AXISTREAM_DATA_SIZE 1455
#define XPU_ARCH_ISA_debug 1456
#define XPU_ARCH_RESOURCE_ACCELERATOR_HAS_DEBUG 1457
#define XPU_ARCH_XPU_DEBUG_ADDR_BP_and_COND_REG_LOC_LOWER 1458
#define XPU_ARCH_XPU_DEBUG_ADDR_BP_and_COND_REG_LOC_UPPER 1459
#define XPU_ARCH_XPU_DEBUG_ADDR_BP_and_COND_REG_NR_BITS 1460
#define XPU_ARCH_XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_LOWER 1461
#define XPU_ARCH_XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_UPPER 1462
#define XPU_ARCH_XPU_DEBUG_BP_COND_COMP_VAL_REG_NR_BITS 1463
#define XPU_ARCH_XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_LOWER 1464
#define XPU_ARCH_XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_UPPER 1465
#define XPU_ARCH_XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_NR_BITS 1466
#define XPU_ARCH_XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_LOWER 1467
#define XPU_ARCH_XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_UPPER 1468
#define XPU_ARCH_XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_NR_BITS 1469
#define XPU_ARCH_XPU_DEBUG_BP_COND_OPERATION_REG_LOC_LOWER 1470
#define XPU_ARCH_XPU_DEBUG_BP_COND_OPERATION_REG_LOC_UPPER 1471
#define XPU_ARCH_XPU_DEBUG_BP_COND_OPERATION_REG_NR_BITS 1472
#define XPU_ARCH_XPU_DEBUG_BP_ENABLE_REG_LOC_LOWER 1473
#define XPU_ARCH_XPU_DEBUG_BP_ENABLE_REG_LOC_UPPER 1474
#define XPU_ARCH_XPU_DEBUG_BP_ENABLE_REG_NR_BITS 1475
#define XPU_ARCH_XPU_DEBUG_DATA_IN_REG_LOC_LOWER 1476
#define XPU_ARCH_XPU_DEBUG_DATA_IN_REG_LOC_UPPER 1477
#define XPU_ARCH_XPU_DEBUG_DATA_IN_REG_NR_BITS 1478
#define XPU_ARCH_XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_LOWER 1479
#define XPU_ARCH_XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_UPPER 1480
#define XPU_ARCH_XPU_DEBUG_MEMORY_WRITE_ADDR_REG_NR_BITS 1481
#define XPU_ARCH_XPU_DEBUG_SAVE_REGS_REG_LOC_LOWER 1482
#define XPU_ARCH_XPU_DEBUG_SAVE_REGS_REG_LOC_UPPER 1483
#define XPU_ARCH_XPU_DEBUG_SAVE_REGS_REG_NR_BITS 1484
#define XPU_ARCH_XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_LOWER 1485
#define XPU_ARCH_XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_UPPER 1486
#define XPU_ARCH_XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_NR_BITS 1487
#define XPU_ARCH_XPU_DEBUG_WRITE_MODE_REG_LOC_LOWER 1488
#define XPU_ARCH_XPU_DEBUG_WRITE_MODE_REG_LOC_UPPER 1489
#define XPU_ARCH_XPU_DEBUG_WRITE_MODE_REG_NR_BITS 1490
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_ADDR 1491
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_ADDR_COND_ADDR 1492
#define XPU_ARCH_XPU_DEBUG_ADDR_BP_REG_LOC_LOWER 1493
#define XPU_ARCH_XPU_DEBUG_ADDR_BP_REG_LOC_UPPER 1494
#define XPU_ARCH_XPU_DEBUG_ADDR_BP_REG_NR_BITS 1495
#define XPU_ARCH_XPU_DEBUG_ADDR_COND_REG_LOC_LOWER 1496
#define XPU_ARCH_XPU_DEBUG_ADDR_COND_REG_LOC_UPPER 1497
#define XPU_ARCH_XPU_DEBUG_ADDR_COND_REG_NR_BITS 1498
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_NEXT_PROGRAM_COUNTER 1499
#define XPU_ARCH_DEBUG_FSM_DEPTH1_COUNTER_NR_BITS_intermediary 1500
#define XPU_ARCH_DEBUG_FSM_DEPTH2_COUNTER_NR_BITS 1501
#define XPU_ARCH_DEBUG_FSM_DEPTH3_COUNTER_NR_BITS 1502
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_NEXT_PROGRAM_COUNTER 1503
#define XPU_ARCH_XPU_STATUS_REG_DEBUG_ON_LOWER 1504
#define XPU_ARCH_XPU_STATUS_REG_DEBUG_ON_NR_BITS 1505
#define XPU_ARCH_XPU_STATUS_REG_DEBUG_ON_UPPER 1506
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_ACTIVATION_REG 1507
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACTIVATION_REG 1508
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACTIVATION_REG 1509
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_load_activation_reg 1510
#define XPU_ARCH_INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg_in_activation_reg 1511
#define XPU_ARCH_DEBUG_BP_COND_COND_NOT_EQUAL 1512
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre1 1513
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre2 1514
#define XPU_ARCH_DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre3 1515
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre1 1516
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre2 1517
#define XPU_ARCH_DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre3 1518
#define XPU_ARCH_ISA_dte_locking 1519
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_GENERAL_INFO 1520
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_VALUES 1521
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_GENERAL_INFO 1522
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_VALUES 1523
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_GENERAL_INFO 1524
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_VALUES 1525
#define XPU_ARCH_IO_DTE_FIFO_DATA_SIZE 1526
#define XPU_ARCH_IO_DTE_FIFO_SIZE 1527
#define XPU_ARCH_IO_DTE_FIFO_programable_EMPTY_THRESHOLD 1528
#define XPU_ARCH_IO_DTE_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE 1529
#define XPU_ARCH_IO_DTE_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE 1530
#define XPU_ARCH_IO_DTE_FIFO_programable_FULL_THRESHOLD 1531
#define XPU_ARCH_IO_DTE_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE 1532
#define XPU_ARCH_IO_DTE_FIFO_programable_FULL_THRESHOLD_PERCENTAGE 1533
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_DTE_FIFO_IN_ADDR 1534
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_INTERRUPT_STATUS_REG_ADDR 1535
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_INT_CLEAR_ADDR 1536
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_LOWER 1537
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_UPPER 1538
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_DEBUG_INT_NR_BITS 1539
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_LOWER 1540
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_UPPER 1541
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_NR_BITS 1542
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_NR_BITS 1543
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_OCCUPIED_NR_BITS 1544
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_PADDING_NEEDED_AMOUNT 1545
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_LOWER 1546
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_UPPER 1547
#define XPU_ARCH_XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_NR_BITS 1548
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_LOWER 1549
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_UPPER 1550
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_NR_BITS 1551
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_LOWER 1552
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_UPPER 1553
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_NR_BITS 1554
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_LOWER 1555
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_UPPER 1556
#define XPU_ARCH_XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_NR_BITS 1557
#define XPU_ARCH_XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_LOWER 1558
#define XPU_ARCH_XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_UPPER 1559
#define XPU_ARCH_XPU_STATUS_REG_GLOBAL_INTERRUPT_NR_BITS 1560
#define XPU_ARCH_DTE_BLOCKED 1561
#define XPU_ARCH_DTE_STATE_BLOCKED 1562
#define XPU_ARCH_DTE_UNBLOCKED 1563
#define XPU_ARCH_INSTR_DTE_LOCKING_FUNCTION_BLOCK 1564
#define XPU_ARCH_INSTR_DTE_LOCKING_FUNCTION_UNBLOCK 1565
#define XPU_ARCH_DTE_ALLOW_COUNTER_NR_BITS 1566
#define XPU_ARCH_DTE_unblock_DTE_counter_NR_BITS 1567
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS 1568
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS_NR_BITS 1569
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_LOWER 1570
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_UPPER 1571
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_LOC_LOWER 1572
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_LOC_UPPER 1573
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_NR_BITS 1574
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_NR_TYPES 1575
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_READ_ARRAY 1576
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_READ_CONTROLLER 1577
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_WRITE_ARRAY 1578
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_TYPE_WRITE_CONTROLLER 1579
#define XPU_ARCH_ISA_allow_transfer 1580
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_LOWER 1581
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_UPPER 1582
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_NR_BITS 1583
#define XPU_ARCH_INSTR_WAIT_TRANSFER_AMOUNT_LOC_LOWER 1584
#define XPU_ARCH_INSTR_WAIT_TRANSFER_AMOUNT_LOC_UPPER 1585
#define XPU_ARCH_INSTR_WAIT_TRANSFER_ARRAY_READ 1586
#define XPU_ARCH_INSTR_WAIT_TRANSFER_ARRAY_WRITE 1587
#define XPU_ARCH_INSTR_WAIT_TRANSFER_CMD_LOC_LOWER 1588
#define XPU_ARCH_INSTR_WAIT_TRANSFER_CMD_LOC_UPPER 1589
#define XPU_ARCH_INSTR_WAIT_TRANSFER_CONTROLLER_READ 1590
#define XPU_ARCH_INSTR_WAIT_TRANSFER_CONTROLLER_WRITE 1591
#define XPU_ARCH_INSTR_WAIT_TRANSFER_COUNTER_RESET_ALL 1592
#define XPU_ARCH_INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_READ 1593
#define XPU_ARCH_INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_WRITE 1594
#define XPU_ARCH_INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_READ 1595
#define XPU_ARCH_INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_WRITE 1596
#define XPU_ARCH_INSTR_WAIT_TRANSFER_NR_BITS 1597
#define XPU_ARCH_ISA_waittransfer 1598
#define XPU_ARCH_WAIT_TRANSFER_COUNTERS_NR_BITS 1599
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_ALL 1600
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_READ_ARRAY 1601
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_READ_CONTROLLER 1602
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_WRITE_ARRAY 1603
#define XPU_ARCH_INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_WRITE_CONTROLLER 1604
#define XPU_ARCH_PARAMETERS_STOP_ARCHITECTURE 1605
#define XPU_ARCH_DEBUG_WRITE_MODE_CMD_ARRAY_REREAD_ARRAY_MEM 1606
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_MEM_READ_ADDR_START_ADDR 1607
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_DEBUG_MEM_READ_ADDR_STOP_ADDR 1608
#define XPU_ARCH_XPU_DEBUG_READ_ADDR_START_REG_LOC_LOWER 1609
#define XPU_ARCH_XPU_DEBUG_READ_ADDR_START_REG_LOC_UPPER 1610
#define XPU_ARCH_XPU_DEBUG_READ_ADDR_START_REG_NR_BITS 1611
#define XPU_ARCH_XPU_DEBUG_READ_ADDR_STOP_REG_LOC_LOWER 1612
#define XPU_ARCH_XPU_DEBUG_READ_ADDR_STOP_REG_LOC_UPPER 1613
#define XPU_ARCH_XPU_DEBUG_READ_ADDR_STOP_REG_NR_BITS 1614
#define XPU_ARCH_BOOL_SCAN_OR_NR_PIPELINE_STAGES 1615
#define XPU_ARCH_PRINT_CONTINOUS_DTE_GENERAL_INFO 1616
#define XPU_ARCH_HAS_INPUT_DATA_REORDER_BUFFER 1617
#define XPU_ARCH_INPUT_DATA_REORDER_BUFFER_NR_COLS 1618
#define XPU_ARCH_INPUT_DATA_REORDER_BUFFER_NR_LINES 1619
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_INPUT_DATA_REORDER_BUFFER_FIFO_IN_ADDR 1620
#define XPU_ARCH_REORDER_BUFFER_COMMAND_NR_BITS 1621
#define XPU_ARCH_REORDER_BUFFER_COMMAND_NR_COMMANDS 1622
#define XPU_ARCH_REORDER_BUFFER_COMMAND_PASS_THROUGH 1623
#define XPU_ARCH_REORDER_BUFFER_COMMAND_REVERSE_ALL 1624
#define XPU_ARCH_REORDER_BUFFER_COMMAND_REVERSE_COLS 1625
#define XPU_ARCH_REORDER_BUFFER_COMMAND_REVERSE_LINES 1626
#define XPU_ARCH_REORDER_BUFFER_COMMAND_TRANSPOSE 1627
#define XPU_ARCH_REORDER_BUFFER_CONTROL_DATA_ORDER_NR_COLS 1628
#define XPU_ARCH_REORDER_BUFFER_CONTROL_DATA_ORDER_NR_LINES 1629
#define XPU_ARCH_REORDER_BUFFER_CONTROL_DATA_ORDER_PREPARE_ADDRESSES 1630
#define XPU_ARCH_REORDER_BUFFER_CONTROL_DATA_ORDER_TYPE 1631
#define XPU_ARCH_REORDER_BUFFER_CONTROL_FIFO_NR_BITS 1632
#define XPU_ARCH_REORDER_BUFFER_NR_CONTROL_DATAS_PER_TRANSACTION 1633
#define XPU_ARCH_XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_LOWER 1634
#define XPU_ARCH_XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_NR_BITS 1635
#define XPU_ARCH_XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_UPPER 1636
#define XPU_ARCH_REORDER_BUFFER_CONTROL_DATA_ORDER_NONE 1637
#define XPU_ARCH_REORDER_BUFFER_CONTROL_DATA_ORDER_TYPE_STEP2 1638
#define XPU_ARCH_REORDER_BUFFER_COMMAND_REVERSE 1639
#define XPU_ARCH_HAS_OUTPUT_DATA_REORDER_BUFFER 1640
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_OUTPUT_DATA_REORDER_BUFFER_FIFO_IN_ADDR 1641
#define XPU_ARCH_OUTPUT_DATA_REORDER_BUFFER_NR_COLS 1642
#define XPU_ARCH_OUTPUT_DATA_REORDER_BUFFER_NR_LINES 1643
#define XPU_ARCH_XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_LOWER 1644
#define XPU_ARCH_XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_NR_BITS 1645
#define XPU_ARCH_XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_UPPER 1646
#define XPU_ARCH_PRINT_CONTINOUS_REORDER_BUFFER_INPUT 1647
#define XPU_ARCH_PRINT_CONTINOUS_REORDER_BUFFER_OUTPUT 1648
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RA_COUNT 1649
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RC_COUNT 1650
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WA_COUNT 1651
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WC_COUNT 1652
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RA_COUNT 1653
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RC_COUNT 1654
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WA_COUNT 1655
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WC_COUNT 1656
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_INPUT_DATA_REORDER_BUFFER_DATA_COUNT 1657
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_OUTPUT_DATA_REORDER_BUFFER_DATA_COUNT 1658
#define XPU_ARCH_RESOURCE_HAS_INPUT_DATA_REORDER_BUFFER 1659
#define XPU_ARCH_RESOURCE_HAS_OUTPUT_DATA_REORDER_BUFFER 1660
#define XPU_ARCH_ARRAY_CELL_FLAGS_ARE_w_REGISTER 1661
#define XPU_ARCH_BOOL_SCAN_OR_HAS_PIPELINE_REGS 1662
#define XPU_ARCH_RESOURCE_ARRAY_HAS_BOOL_SCAN_NETWORK 1663
#define XPU_ARCH_CEVA_TEMP_GUNOI_TEST 1664
#define XPU_ARCH_ACTIVATION_REG_NR_BITS 1665
#define XPU_ARCH_ACTIVATION_REG_SIZE 1666
#define XPU_ARCH_RESOURCE_ACCELERATOR_HAS_DEBUG_VALUE 1667
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERELAST 1668
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENLAST 1669
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREN_AFTER_FIRST 1670
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREN_BEFORE_LAST 1671
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERE_AFTER_FIRST 1672
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERE_BEFORE_LAST 1673
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RA_COUNT_ADDR 1674
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RC_COUNT_ADDR 1675
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WA_COUNT_ADDR 1676
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WC_COUNT_ADDR 1677
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RA_COUNT_ADDR 1678
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RC_COUNT_ADDR 1679
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WA_COUNT_ADDR 1680
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WC_COUNT_ADDR 1681
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_INPUT_DATA_REORDER_BUFFER_DATA_COUNT_ADDR 1682
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_OUTPUT_DATA_REORDER_BUFFER_DATA_COUNT_ADDR 1683
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS 1684
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS_LOC_LOWER 1685
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS_LOC_UPPER 1686
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS 1687
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS_LOC_LOWER 1688
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS_LOC_UPPER 1689
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_OCCUPIED_NR_BITS 1690
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG20_PADDING_NEEDED_AMOUNT 1691
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_LOC_LOWER 1692
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_LOC_UPPER 1693
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_NR_BITS 1694
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_LOC_LOWER 1695
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_LOC_UPPER 1696
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_NR_BITS 1697
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_OCCUPIED_NR_BITS 1698
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG21_PADDING_NEEDED_AMOUNT 1699

#define XPU_ARCH_NUM_CONSTANTS 1700

#endif /* XRT_COMMON_ARCH_GENERATED_C_ARCHCONSTANTS_H */
