Source Block: oh/elink/hdl/etx_clocks.v@70:80@HdlIdDef
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   
   wire       tx_nreset;
   
   //###########################
   // RESET STATE MACHINE
   //###########################
  

Diff Content:
+ 75    wire       mmcm_reset;
+ 75    wire       tx_lclk;
+ 75    wire       tx_lclk_div4_mmcm;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_clocks.v@68:78
   //wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   
   wire       tx_nreset;
   
   //###########################
   // RESET STATE MACHINE

Clone Blocks 2:
oh/elink/hdl/etx_clocks.v@66:76
   //MMCM & PLL
   wire       cclk_fb;
   //wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   
   wire       tx_nreset;
   

Clone Blocks 3:
oh/elink/hdl/etx_clocks.v@64:74
   wire       tx_lckl_div4_mmcm;

   //MMCM & PLL
   wire       cclk_fb;
   //wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   

Clone Blocks 4:
oh/elink/hdl/etx_clocks.v@67:77
   wire       cclk_fb;
   //wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   
   wire       tx_nreset;
   
   //###########################

Clone Blocks 5:
oh/elink/hdl/etx_clocks.v@65:75

   //MMCM & PLL
   wire       cclk_fb;
   //wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   
   wire       tx_nreset;

Clone Blocks 6:
oh/elink/hdl/etx_clocks.v@69:79
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       mmcm_locked;
   reg 	      mmcm_locked_reg;
   reg 	      mmcm_locked_sync;
   wire       lclk_locked;   
   wire       tx_nreset;
   
   //###########################
   // RESET STATE MACHINE
   //###########################

