#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 24 20:35:28 2022
# Process ID: 12028
# Current directory: C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.runs/synth_1
# Command line: vivado.exe -log TOP_CA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_CA.tcl
# Log file: C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.runs/synth_1/TOP_CA.vds
# Journal file: C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.runs/synth_1\vivado.jou
# Running On: Richi-PC, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 12730 MB
#-----------------------------------------------------------
source TOP_CA.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/utils_1/imports/synth_1/UART_LOGIC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/utils_1/imports/synth_1/UART_LOGIC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP_CA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24536
WARNING: [Synth 8-9971] redeclaration of ansi port 'state' is not allowed [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:40]
WARNING: [Synth 8-8983] 'state' was previously declared with a range [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:40]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:56]
WARNING: [Synth 8-6901] identifier 'trigger' is used before its declaration [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_CA' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/debouncer.sv:1]
	Parameter DELAY bound to: 200 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/debouncer.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/debouncer.sv:1]
WARNING: [Synth 8-7071] port 'PB_pressed_status' of module 'debouncer' is unconnected for instance 'BTN' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:46]
WARNING: [Synth 8-7071] port 'PB_released_pulse' of module 'debouncer' is unconnected for instance 'BTN' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:46]
WARNING: [Synth 8-7023] instance 'BTN' of module 'debouncer' has 6 connections declared, but only 4 given [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:46]
INFO: [Synth 8-6157] synthesizing module 'UART_LOGIC' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/UART_LOGIC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_baud_tick_gen.v:17]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_baud_tick_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/data_sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/data_sync.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_rx.v:97]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_baud_tick_gen.v:17]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_baud_tick_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_LOGIC' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/UART_LOGIC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_OPERATION_MODES' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:23]
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'FSM_OPERATION_MODES' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GRID_SCRIPT' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/GRID_SCRIPT.sv:23]
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CELDA' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 1 - type: integer 
	Parameter load_cell bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA__parameterized0' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 1 - type: integer 
	Parameter bottom_row bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA__parameterized0' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA__parameterized1' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 0 - type: integer 
	Parameter bottom_row bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA__parameterized1' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA__parameterized2' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 0 - type: integer 
	Parameter bottom_row bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA__parameterized2' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GRID_SCRIPT' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/GRID_SCRIPT.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display_7s' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/display_7s.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/display_7s.sv:72]
INFO: [Synth 8-226] default block is never used [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/display_7s.sv:90]
INFO: [Synth 8-226] default block is never used [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/display_7s.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'display_7s' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/display_7s.sv:22]
WARNING: [Synth 8-689] width (64) of port connection 'numero' does not match port width (32) of module 'display_7s' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CA' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:23]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:83]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'trigger_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:56]
WARNING: [Synth 8-7129] Port SW[15] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module TOP_CA is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1280.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_CA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_CA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1288.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1288.199 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_OPERATION_MODES'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                            00001 |                           000000
                PB_COUNT |                            00010 |                           000001
              PB_PRESSED |                            00100 |                           000010
               PB_STABLE |                            01000 |                           000011
             PB_RELEASED |                            10000 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:83]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               LOAD_WAIT |                              001 |                              001
                    LOAD |                              010 |                              010
               DOWN_WAIT |                              011 |                              011
                    DOWN |                              100 |                              100
                 PROCESS |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_OPERATION_MODES'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/FSM_OPERATION_MODES.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'trigger_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.srcs/sources_1/new/TOP_CA.sv:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   9 Input    8 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 14    
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED[15] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module TOP_CA is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module TOP_CA is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   144|
|3     |LUT1   |    18|
|4     |LUT2   |    44|
|5     |LUT3   |   430|
|6     |LUT4   |   413|
|7     |LUT5   |   125|
|8     |LUT6   |   161|
|9     |MUXF7  |     4|
|10    |FDCE   |     3|
|11    |FDRE   |   257|
|12    |FDSE   |     5|
|13    |LD     |     4|
|14    |LDP    |   128|
|15    |IBUF   |     7|
|16    |OBUF   |    20|
|17    |OBUFT  |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1288.199 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1288.199 ; gain = 7.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1296.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1299.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  LD => LDCE: 4 instances
  LDP => LDPE: 128 instances

Synth Design complete, checksum: 12434daf
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1299.926 ; gain = 19.113
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_UART/CA_UART.runs/synth_1/TOP_CA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_CA_utilization_synth.rpt -pb TOP_CA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 20:36:15 2022...
