##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_PWM_1:R vs. Clock_PWM_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_1_intClock       | N/A                   | Target: 3.00 MHz   | 
Clock: ADC_1_intClock(FFB)  | N/A                   | Target: 3.00 MHz   | 
Clock: Clock_PWM_1          | Frequency: 55.14 MHz  | Target: 3.00 MHz   | 
Clock: CyHFCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK              | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1            | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK             | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_1_SCBCLK         | N/A                   | Target: 1.60 MHz   | 
Clock: I2C_1_SCBCLK(FFB)    | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM_1   Clock_PWM_1    333333           315199      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                        Clock to Out  Clock Name:Phase  
-------------------------------  ------------  ----------------  
MotorXAxisDirectionLeft(0)_PAD   25910         Clock_PWM_1:R     
MotorXAxisDirectionRight(0)_PAD  22502         Clock_PWM_1:R     
MotorYAxisDirectionDown(0)_PAD   23351         Clock_PWM_1:R     
MotorYAxisDirectionUp(0)_PAD     23136         Clock_PWM_1:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM_1
*****************************************
Clock: Clock_PWM_1
Frequency: 55.14 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 315199p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  315199  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2764   6614  315199  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_PWM_1:R vs. Clock_PWM_1:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 315199p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  315199  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2764   6614  315199  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 315199p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  315199  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2764   6614  315199  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 315200p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  315200  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2763   6613  315200  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 315291p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  315291  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2672   6522  315291  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 315442p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  315442  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2521   6371  315442  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:runmode_enable\/q
Path End       : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 317949p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:runmode_enable\/clock_0                macrocell17                0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:runmode_enable\/q        macrocell17     1250   1250  317949  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2615   3865  317949  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:runmode_enable\/q
Path End       : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 317972p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:runmode_enable\/clock_0               macrocell9                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:runmode_enable\/q        macrocell9      1250   1250  317972  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2592   3842  317972  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:runmode_enable\/q
Path End       : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 318009p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:runmode_enable\/clock_0                macrocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  318009  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2554   3804  318009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:runmode_enable\/q
Path End       : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 318031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                         321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:runmode_enable\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  318031  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2532   3782  318031  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319452p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12311
-------------------------------------   ----- 
End-of-path arrival time (ps)           12311
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   3850   3850  315200  RISE       1
\PWM_X_RIGHT:PWMUDB:status_2\/main_1          macrocell2      2791   6641  319452  RISE       1
\PWM_X_RIGHT:PWMUDB:status_2\/q               macrocell2      3350   9991  319452  RISE       1
\PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2320  12311  319452  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/clock                 statusicell2               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319459p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12304
-------------------------------------   ----- 
End-of-path arrival time (ps)           12304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   3850   3850  315199  RISE       1
\PWM_Y_DOWN:PWMUDB:status_2\/main_1          macrocell4      2789   6639  319459  RISE       1
\PWM_Y_DOWN:PWMUDB:status_2\/q               macrocell4      3350   9989  319459  RISE       1
\PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  12304  319459  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/clock                  statusicell4               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_X_LEFT:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_X_LEFT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319610p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12153
-------------------------------------   ----- 
End-of-path arrival time (ps)           12153
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   3850   3850  315291  RISE       1
\PWM_X_LEFT:PWMUDB:status_2\/main_1          macrocell3      2698   6548  319610  RISE       1
\PWM_X_LEFT:PWMUDB:status_2\/q               macrocell3      3350   9898  319610  RISE       1
\PWM_X_LEFT:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  12153  319610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:genblk8:stsreg\/clock                  statusicell3               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Y_UP:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Y_UP:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   3850   3850  315442  RISE       1
\PWM_Y_UP:PWMUDB:status_2\/main_1          macrocell1      2536   6386  319768  RISE       1
\PWM_Y_UP:PWMUDB:status_2\/q               macrocell1      3350   9736  319768  RISE       1
\PWM_Y_UP:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2260  11996  319768  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:genblk8:stsreg\/clock                    statusicell1               0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Y_DOWN:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Y_DOWN:PWMUDB:prevCompare1\/clock_0
Path slack     : 321536p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  321536  RISE       1
\PWM_Y_DOWN:PWMUDB:prevCompare1\/main_0    macrocell18     2607   8287  321536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:prevCompare1\/clock_0                  macrocell18                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1897/main_1
Capture Clock  : Net_1897/clock_0
Path slack     : 321536p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  321536  RISE       1
Net_1897/main_1                            macrocell20     2607   8287  321536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1897/clock_0                                          macrocell20                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_X_RIGHT:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_X_RIGHT:PWMUDB:prevCompare1\/clock_0
Path slack     : 321543p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  321543  RISE       1
\PWM_X_RIGHT:PWMUDB:prevCompare1\/main_0    macrocell10     2600   8280  321543  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:prevCompare1\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_167/main_1
Capture Clock  : Net_167/clock_0
Path slack     : 321543p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  321543  RISE       1
Net_167/main_1                              macrocell12     2600   8280  321543  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_167/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Y_DOWN:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Y_DOWN:PWMUDB:status_0\/clock_0
Path slack     : 321550p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell4              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  321536  RISE       1
\PWM_Y_DOWN:PWMUDB:status_0\/main_1        macrocell19     2593   8273  321550  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:status_0\/clock_0                      macrocell19                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_X_RIGHT:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_X_RIGHT:PWMUDB:status_0\/clock_0
Path slack     : 321552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  321543  RISE       1
\PWM_X_RIGHT:PWMUDB:status_0\/main_1        macrocell11     2591   8271  321552  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:status_0\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_X_LEFT:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_X_LEFT:PWMUDB:prevCompare1\/clock_0
Path slack     : 321598p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  321598  RISE       1
\PWM_X_LEFT:PWMUDB:prevCompare1\/main_0    macrocell14     2545   8225  321598  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:prevCompare1\/clock_0                  macrocell14                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1113/main_1
Capture Clock  : Net_1113/clock_0
Path slack     : 321598p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  321598  RISE       1
Net_1113/main_1                            macrocell16     2545   8225  321598  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1113/clock_0                                          macrocell16                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Y_UP:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Y_UP:PWMUDB:prevCompare1\/clock_0
Path slack     : 321605p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  321605  RISE       1
\PWM_Y_UP:PWMUDB:prevCompare1\/main_0    macrocell6      2539   8219  321605  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:prevCompare1\/clock_0                    macrocell6                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1783/main_1
Capture Clock  : Net_1783/clock_0
Path slack     : 321605p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  321605  RISE       1
Net_1783/main_1                          macrocell8      2539   8219  321605  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1783/clock_0                                          macrocell8                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_X_LEFT:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_X_LEFT:PWMUDB:status_0\/clock_0
Path slack     : 321610p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3              0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  321598  RISE       1
\PWM_X_LEFT:PWMUDB:status_0\/main_1        macrocell15     2533   8213  321610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:status_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Y_UP:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Y_UP:PWMUDB:status_0\/clock_0
Path slack     : 321612p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  321605  RISE       1
\PWM_Y_UP:PWMUDB:status_0\/main_1        macrocell7      2531   8211  321612  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:status_0\/clock_0                        macrocell7                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_X_RIGHT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_X_RIGHT:PWMUDB:runmode_enable\/clock_0
Path slack     : 324898p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:genblk1:ctrlreg\/clock                controlcell2               0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  324898  RISE       1
\PWM_X_RIGHT:PWMUDB:runmode_enable\/main_0      macrocell9     2346   4926  324898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:runmode_enable\/clock_0               macrocell9                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Y_DOWN:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Y_DOWN:PWMUDB:runmode_enable\/clock_0
Path slack     : 324930p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:genblk1:ctrlreg\/clock                 controlcell4               0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324930  RISE       1
\PWM_Y_DOWN:PWMUDB:runmode_enable\/main_0      macrocell17    2314   4894  324930  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:runmode_enable\/clock_0                macrocell17                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Y_UP:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Y_UP:PWMUDB:runmode_enable\/clock_0
Path slack     : 324981p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1               0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  324981  RISE       1
\PWM_Y_UP:PWMUDB:runmode_enable\/main_0      macrocell5     2262   4842  324981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:runmode_enable\/clock_0                  macrocell5                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_X_LEFT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_X_LEFT:PWMUDB:runmode_enable\/clock_0
Path slack     : 324992p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:genblk1:ctrlreg\/clock                 controlcell3               0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  324992  RISE       1
\PWM_X_LEFT:PWMUDB:runmode_enable\/main_0      macrocell13    2251   4831  324992  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:runmode_enable\/clock_0                macrocell13                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:runmode_enable\/q
Path End       : Net_1897/main_0
Capture Clock  : Net_1897/clock_0
Path slack     : 325970p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:runmode_enable\/clock_0                macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  317949  RISE       1
Net_1897/main_0                       macrocell20   2603   3853  325970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1897/clock_0                                          macrocell20                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:runmode_enable\/q
Path End       : Net_167/main_0
Capture Clock  : Net_167/clock_0
Path slack     : 325992p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:runmode_enable\/clock_0               macrocell9                 0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  317972  RISE       1
Net_167/main_0                         macrocell12   2581   3831  325992  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_167/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:runmode_enable\/q
Path End       : Net_1113/main_0
Capture Clock  : Net_1113/clock_0
Path slack     : 326031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:runmode_enable\/clock_0                macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  318009  RISE       1
Net_1113/main_0                       macrocell16   2542   3792  326031  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1113/clock_0                                          macrocell16                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:runmode_enable\/q
Path End       : Net_1783/main_0
Capture Clock  : Net_1783/clock_0
Path slack     : 326052p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:runmode_enable\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  318031  RISE       1
Net_1783/main_0                     macrocell8    2521   3771  326052  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1783/clock_0                                          macrocell8                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:prevCompare1\/q
Path End       : \PWM_X_RIGHT:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_X_RIGHT:PWMUDB:status_0\/clock_0
Path slack     : 326276p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:prevCompare1\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  326276  RISE       1
\PWM_X_RIGHT:PWMUDB:status_0\/main_0  macrocell11   2297   3547  326276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:status_0\/clock_0                     macrocell11                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:prevCompare1\/q
Path End       : \PWM_Y_DOWN:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Y_DOWN:PWMUDB:status_0\/clock_0
Path slack     : 326282p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:prevCompare1\/clock_0                  macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  326282  RISE       1
\PWM_Y_DOWN:PWMUDB:status_0\/main_0  macrocell19   2291   3541  326282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:status_0\/clock_0                      macrocell19                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:prevCompare1\/q
Path End       : \PWM_Y_UP:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Y_UP:PWMUDB:status_0\/clock_0
Path slack     : 326336p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:prevCompare1\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  326336  RISE       1
\PWM_Y_UP:PWMUDB:status_0\/main_0  macrocell7    2237   3487  326336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:status_0\/clock_0                        macrocell7                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:prevCompare1\/q
Path End       : \PWM_X_LEFT:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_X_LEFT:PWMUDB:status_0\/clock_0
Path slack     : 326342p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:prevCompare1\/clock_0                  macrocell14                0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  326342  RISE       1
\PWM_X_LEFT:PWMUDB:status_0\/main_0  macrocell15   2232   3482  326342  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:status_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_RIGHT:PWMUDB:status_0\/q
Path End       : \PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328190p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:status_0\/clock_0                     macrocell11                0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X_RIGHT:PWMUDB:status_0\/q               macrocell11    1250   1250  328190  RISE       1
\PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  328190  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_RIGHT:PWMUDB:genblk8:stsreg\/clock                 statusicell2               0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_DOWN:PWMUDB:status_0\/q
Path End       : \PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328206p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:status_0\/clock_0                      macrocell19                0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y_DOWN:PWMUDB:status_0\/q               macrocell19    1250   1250  328206  RISE       1
\PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2308   3558  328206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_DOWN:PWMUDB:genblk8:stsreg\/clock                  statusicell4               0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y_UP:PWMUDB:status_0\/q
Path End       : \PWM_Y_UP:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Y_UP:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328251p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:status_0\/clock_0                        macrocell7                 0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y_UP:PWMUDB:status_0\/q               macrocell7     1250   1250  328251  RISE       1
\PWM_Y_UP:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2263   3513  328251  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_Y_UP:PWMUDB:genblk8:stsreg\/clock                    statusicell1               0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X_LEFT:PWMUDB:status_0\/q
Path End       : \PWM_X_LEFT:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_X_LEFT:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328265p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_PWM_1:R#1 vs. Clock_PWM_1:R#2)   333333
- Setup time                                            -1570
----------------------------------------------------   ------ 
End-of-path required time (ps)                         331763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:status_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X_LEFT:PWMUDB:status_0\/q               macrocell15    1250   1250  328265  RISE       1
\PWM_X_LEFT:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2248   3498  328265  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_X_LEFT:PWMUDB:genblk8:stsreg\/clock                  statusicell3               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

