nCPUs = 128
cpucore[0] = 'ProcDesc0'
cpucore[1] = 'ProcDesc1'
cpucore[2] = 'ProcDesc2'
cpucore[3] = 'ProcDesc3'
cpucore[4] = 'ProcDesc4'
cpucore[5] = 'ProcDesc5'
cpucore[6] = 'ProcDesc6'
cpucore[7] = 'ProcDesc7'
cpucore[8] = 'ProcDesc8'
cpucore[9] = 'ProcDesc9'
cpucore[10] = 'ProcDesc10'
cpucore[11] = 'ProcDesc11'
cpucore[12] = 'ProcDesc12'
cpucore[13] = 'ProcDesc13'
cpucore[14] = 'ProcDesc14'
cpucore[15] = 'ProcDesc15'
cpucore[16] = 'ProcDesc16'
cpucore[17] = 'ProcDesc17'
cpucore[18] = 'ProcDesc18'
cpucore[19] = 'ProcDesc19'
cpucore[20] = 'ProcDesc20'
cpucore[21] = 'ProcDesc21'
cpucore[22] = 'ProcDesc22'
cpucore[23] = 'ProcDesc23'
cpucore[24] = 'ProcDesc24'
cpucore[25] = 'ProcDesc25'
cpucore[26] = 'ProcDesc26'
cpucore[27] = 'ProcDesc27'
cpucore[28] = 'ProcDesc28'
cpucore[29] = 'ProcDesc29'
cpucore[30] = 'ProcDesc30'
cpucore[31] = 'ProcDesc31'
cpucore[32] = 'ProcDesc32'
cpucore[33] = 'ProcDesc33'
cpucore[34] = 'ProcDesc34'
cpucore[35] = 'ProcDesc35'
cpucore[36] = 'ProcDesc36'
cpucore[37] = 'ProcDesc37'
cpucore[38] = 'ProcDesc38'
cpucore[39] = 'ProcDesc39'
cpucore[40] = 'ProcDesc40'
cpucore[41] = 'ProcDesc41'
cpucore[42] = 'ProcDesc42'
cpucore[43] = 'ProcDesc43'
cpucore[44] = 'ProcDesc44'
cpucore[45] = 'ProcDesc45'
cpucore[46] = 'ProcDesc46'
cpucore[47] = 'ProcDesc47'
cpucore[48] = 'ProcDesc48'
cpucore[49] = 'ProcDesc49'
cpucore[50] = 'ProcDesc50'
cpucore[51] = 'ProcDesc51'
cpucore[52] = 'ProcDesc52'
cpucore[53] = 'ProcDesc53'
cpucore[54] = 'ProcDesc54'
cpucore[55] = 'ProcDesc55'
cpucore[56] = 'ProcDesc56'
cpucore[57] = 'ProcDesc57'
cpucore[58] = 'ProcDesc58'
cpucore[59] = 'ProcDesc59'
cpucore[60] = 'ProcDesc60'
cpucore[61] = 'ProcDesc61'
cpucore[62] = 'ProcDesc62'
cpucore[63] = 'ProcDesc63'
cpucore[64] = 'ProcDesc64'
cpucore[65] = 'ProcDesc65'
cpucore[66] = 'ProcDesc66'
cpucore[67] = 'ProcDesc67'
cpucore[68] = 'ProcDesc68'
cpucore[69] = 'ProcDesc69'
cpucore[70] = 'ProcDesc70'
cpucore[71] = 'ProcDesc71'
cpucore[72] = 'ProcDesc72'
cpucore[73] = 'ProcDesc73'
cpucore[74] = 'ProcDesc74'
cpucore[75] = 'ProcDesc75'
cpucore[76] = 'ProcDesc76'
cpucore[77] = 'ProcDesc77'
cpucore[78] = 'ProcDesc78'
cpucore[79] = 'ProcDesc79'
cpucore[80] = 'ProcDesc80'
cpucore[81] = 'ProcDesc81'
cpucore[82] = 'ProcDesc82'
cpucore[83] = 'ProcDesc83'
cpucore[84] = 'ProcDesc84'
cpucore[85] = 'ProcDesc85'
cpucore[86] = 'ProcDesc86'
cpucore[87] = 'ProcDesc87'
cpucore[88] = 'ProcDesc88'
cpucore[89] = 'ProcDesc89'
cpucore[90] = 'ProcDesc90'
cpucore[91] = 'ProcDesc91'
cpucore[92] = 'ProcDesc92'
cpucore[93] = 'ProcDesc93'
cpucore[94] = 'ProcDesc94'
cpucore[95] = 'ProcDesc95'
cpucore[96] = 'ProcDesc96'
cpucore[97] = 'ProcDesc97'
cpucore[98] = 'ProcDesc98'
cpucore[99] = 'ProcDesc99'
cpucore[100] = 'ProcDesc100'
cpucore[101] = 'ProcDesc101'
cpucore[102] = 'ProcDesc102'
cpucore[103] = 'ProcDesc103'
cpucore[104] = 'ProcDesc104'
cpucore[105] = 'ProcDesc105'
cpucore[106] = 'ProcDesc106'
cpucore[107] = 'ProcDesc107'
cpucore[108] = 'ProcDesc108'
cpucore[109] = 'ProcDesc109'
cpucore[110] = 'ProcDesc110'
cpucore[111] = 'ProcDesc111'
cpucore[112] = 'ProcDesc112'
cpucore[113] = 'ProcDesc113'
cpucore[114] = 'ProcDesc114'
cpucore[115] = 'ProcDesc115'
cpucore[116] = 'ProcDesc116'
cpucore[117] = 'ProcDesc117'
cpucore[118] = 'ProcDesc118'
cpucore[119] = 'ProcDesc119'
cpucore[120] = 'ProcDesc120'
cpucore[121] = 'ProcDesc121'
cpucore[122] = 'ProcDesc122'
cpucore[123] = 'ProcDesc123'
cpucore[124] = 'ProcDesc124'
cpucore[125] = 'ProcDesc125'
cpucore[126] = 'ProcDesc126'
cpucore[127] = 'ProcDesc127'

<shared.conf>

[ProcDesc0]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_0 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_0]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+0
Port_0[0] = 2048+0
Port_0[1] = 0
NodeID = 0
Level = 1

[ProcDesc1]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_1 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_1]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+1
Port_0[0] = 2048+1
Port_0[1] = 0
NodeID = 1
Level = 1

[ProcDesc2]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_2 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_2]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+2
Port_0[0] = 2048+2
Port_0[1] = 0
NodeID = 2
Level = 1

[ProcDesc3]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_3 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_3]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+3
Port_0[0] = 2048+3
Port_0[1] = 0
NodeID = 3
Level = 1

[ProcDesc4]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_4 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_4]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+4
Port_0[0] = 2048+4
Port_0[1] = 0
NodeID = 4
Level = 1

[ProcDesc5]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_5 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_5]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+5
Port_0[0] = 2048+5
Port_0[1] = 0
NodeID = 5
Level = 1

[ProcDesc6]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_6 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_6]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+6
Port_0[0] = 2048+6
Port_0[1] = 0
NodeID = 6
Level = 1

[ProcDesc7]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_7 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_7]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+7
Port_0[0] = 2048+7
Port_0[1] = 0
NodeID = 7
Level = 1

[ProcDesc8]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_8 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_8]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+8
Port_0[0] = 2048+8
Port_0[1] = 0
NodeID = 8
Level = 1

[ProcDesc9]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_9 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_9]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+9
Port_0[0] = 2048+9
Port_0[1] = 0
NodeID = 9
Level = 1

[ProcDesc10]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_10 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_10]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+10
Port_0[0] = 2048+10
Port_0[1] = 0
NodeID = 10
Level = 1

[ProcDesc11]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_11 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_11]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+11
Port_0[0] = 2048+11
Port_0[1] = 0
NodeID = 11
Level = 1

[ProcDesc12]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_12 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_12]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+12
Port_0[0] = 2048+12
Port_0[1] = 0
NodeID = 12
Level = 1

[ProcDesc13]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_13 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_13]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+13
Port_0[0] = 2048+13
Port_0[1] = 0
NodeID = 13
Level = 1

[ProcDesc14]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_14 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_14]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+14
Port_0[0] = 2048+14
Port_0[1] = 0
NodeID = 14
Level = 1

[ProcDesc15]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_15 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_15]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+15
Port_0[0] = 2048+15
Port_0[1] = 0
NodeID = 15
Level = 1

[ProcDesc16]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_16 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_16]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+16
Port_0[0] = 2048+16
Port_0[1] = 0
NodeID = 16
Level = 1

[ProcDesc17]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_17 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_17]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+17
Port_0[0] = 2048+17
Port_0[1] = 0
NodeID = 17
Level = 1

[ProcDesc18]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_18 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_18]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+18
Port_0[0] = 2048+18
Port_0[1] = 0
NodeID = 18
Level = 1

[ProcDesc19]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_19 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_19]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+19
Port_0[0] = 2048+19
Port_0[1] = 0
NodeID = 19
Level = 1

[ProcDesc20]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_20 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_20]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+20
Port_0[0] = 2048+20
Port_0[1] = 0
NodeID = 20
Level = 1

[ProcDesc21]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_21 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_21]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+21
Port_0[0] = 2048+21
Port_0[1] = 0
NodeID = 21
Level = 1

[ProcDesc22]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_22 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_22]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+22
Port_0[0] = 2048+22
Port_0[1] = 0
NodeID = 22
Level = 1

[ProcDesc23]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_23 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_23]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+23
Port_0[0] = 2048+23
Port_0[1] = 0
NodeID = 23
Level = 1

[ProcDesc24]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_24 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_24]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+24
Port_0[0] = 2048+24
Port_0[1] = 0
NodeID = 24
Level = 1

[ProcDesc25]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_25 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_25]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+25
Port_0[0] = 2048+25
Port_0[1] = 0
NodeID = 25
Level = 1

[ProcDesc26]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_26 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_26]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+26
Port_0[0] = 2048+26
Port_0[1] = 0
NodeID = 26
Level = 1

[ProcDesc27]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_27 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_27]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+27
Port_0[0] = 2048+27
Port_0[1] = 0
NodeID = 27
Level = 1

[ProcDesc28]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_28 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_28]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+28
Port_0[0] = 2048+28
Port_0[1] = 0
NodeID = 28
Level = 1

[ProcDesc29]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_29 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_29]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+29
Port_0[0] = 2048+29
Port_0[1] = 0
NodeID = 29
Level = 1

[ProcDesc30]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_30 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_30]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+30
Port_0[0] = 2048+30
Port_0[1] = 0
NodeID = 30
Level = 1

[ProcDesc31]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_31 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_31]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+31
Port_0[0] = 2048+31
Port_0[1] = 0
NodeID = 31
Level = 1

[ProcDesc32]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_32 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_32]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+32
Port_0[0] = 2048+32
Port_0[1] = 0
NodeID = 32
Level = 1

[ProcDesc33]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_33 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_33]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+33
Port_0[0] = 2048+33
Port_0[1] = 0
NodeID = 33
Level = 1

[ProcDesc34]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_34 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_34]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+34
Port_0[0] = 2048+34
Port_0[1] = 0
NodeID = 34
Level = 1

[ProcDesc35]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_35 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_35]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+35
Port_0[0] = 2048+35
Port_0[1] = 0
NodeID = 35
Level = 1

[ProcDesc36]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_36 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_36]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+36
Port_0[0] = 2048+36
Port_0[1] = 0
NodeID = 36
Level = 1

[ProcDesc37]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_37 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_37]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+37
Port_0[0] = 2048+37
Port_0[1] = 0
NodeID = 37
Level = 1

[ProcDesc38]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_38 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_38]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+38
Port_0[0] = 2048+38
Port_0[1] = 0
NodeID = 38
Level = 1

[ProcDesc39]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_39 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_39]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+39
Port_0[0] = 2048+39
Port_0[1] = 0
NodeID = 39
Level = 1

[ProcDesc40]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_40 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_40]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+40
Port_0[0] = 2048+40
Port_0[1] = 0
NodeID = 40
Level = 1

[ProcDesc41]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_41 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_41]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+41
Port_0[0] = 2048+41
Port_0[1] = 0
NodeID = 41
Level = 1

[ProcDesc42]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_42 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_42]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+42
Port_0[0] = 2048+42
Port_0[1] = 0
NodeID = 42
Level = 1

[ProcDesc43]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_43 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_43]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+43
Port_0[0] = 2048+43
Port_0[1] = 0
NodeID = 43
Level = 1

[ProcDesc44]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_44 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_44]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+44
Port_0[0] = 2048+44
Port_0[1] = 0
NodeID = 44
Level = 1

[ProcDesc45]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_45 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_45]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+45
Port_0[0] = 2048+45
Port_0[1] = 0
NodeID = 45
Level = 1

[ProcDesc46]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_46 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_46]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+46
Port_0[0] = 2048+46
Port_0[1] = 0
NodeID = 46
Level = 1

[ProcDesc47]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_47 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_47]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+47
Port_0[0] = 2048+47
Port_0[1] = 0
NodeID = 47
Level = 1

[ProcDesc48]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_48 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_48]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+48
Port_0[0] = 2048+48
Port_0[1] = 0
NodeID = 48
Level = 1

[ProcDesc49]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_49 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_49]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+49
Port_0[0] = 2048+49
Port_0[1] = 0
NodeID = 49
Level = 1

[ProcDesc50]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_50 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_50]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+50
Port_0[0] = 2048+50
Port_0[1] = 0
NodeID = 50
Level = 1

[ProcDesc51]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_51 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_51]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+51
Port_0[0] = 2048+51
Port_0[1] = 0
NodeID = 51
Level = 1

[ProcDesc52]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_52 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_52]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+52
Port_0[0] = 2048+52
Port_0[1] = 0
NodeID = 52
Level = 1

[ProcDesc53]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_53 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_53]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+53
Port_0[0] = 2048+53
Port_0[1] = 0
NodeID = 53
Level = 1

[ProcDesc54]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_54 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_54]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+54
Port_0[0] = 2048+54
Port_0[1] = 0
NodeID = 54
Level = 1

[ProcDesc55]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_55 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_55]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+55
Port_0[0] = 2048+55
Port_0[1] = 0
NodeID = 55
Level = 1

[ProcDesc56]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_56 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_56]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+56
Port_0[0] = 2048+56
Port_0[1] = 0
NodeID = 56
Level = 1

[ProcDesc57]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_57 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_57]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+57
Port_0[0] = 2048+57
Port_0[1] = 0
NodeID = 57
Level = 1

[ProcDesc58]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_58 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_58]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+58
Port_0[0] = 2048+58
Port_0[1] = 0
NodeID = 58
Level = 1

[ProcDesc59]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_59 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_59]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+59
Port_0[0] = 2048+59
Port_0[1] = 0
NodeID = 59
Level = 1

[ProcDesc60]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_60 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_60]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+60
Port_0[0] = 2048+60
Port_0[1] = 0
NodeID = 60
Level = 1

[ProcDesc61]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_61 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_61]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+61
Port_0[0] = 2048+61
Port_0[1] = 0
NodeID = 61
Level = 1

[ProcDesc62]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_62 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_62]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+62
Port_0[0] = 2048+62
Port_0[1] = 0
NodeID = 62
Level = 1

[ProcDesc63]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_63 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_63]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+63
Port_0[0] = 2048+63
Port_0[1] = 0
NodeID = 63
Level = 1

[ProcDesc64]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_64 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_64]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+64
Port_0[0] = 2048+64
Port_0[1] = 0
NodeID = 64
Level = 1

[ProcDesc65]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_65 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_65]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+65
Port_0[0] = 2048+65
Port_0[1] = 0
NodeID = 65
Level = 1

[ProcDesc66]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_66 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_66]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+66
Port_0[0] = 2048+66
Port_0[1] = 0
NodeID = 66
Level = 1

[ProcDesc67]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_67 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_67]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+67
Port_0[0] = 2048+67
Port_0[1] = 0
NodeID = 67
Level = 1

[ProcDesc68]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_68 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_68]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+68
Port_0[0] = 2048+68
Port_0[1] = 0
NodeID = 68
Level = 1

[ProcDesc69]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_69 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_69]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+69
Port_0[0] = 2048+69
Port_0[1] = 0
NodeID = 69
Level = 1

[ProcDesc70]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_70 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_70]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+70
Port_0[0] = 2048+70
Port_0[1] = 0
NodeID = 70
Level = 1

[ProcDesc71]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_71 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_71]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+71
Port_0[0] = 2048+71
Port_0[1] = 0
NodeID = 71
Level = 1

[ProcDesc72]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_72 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_72]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+72
Port_0[0] = 2048+72
Port_0[1] = 0
NodeID = 72
Level = 1

[ProcDesc73]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_73 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_73]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+73
Port_0[0] = 2048+73
Port_0[1] = 0
NodeID = 73
Level = 1

[ProcDesc74]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_74 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_74]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+74
Port_0[0] = 2048+74
Port_0[1] = 0
NodeID = 74
Level = 1

[ProcDesc75]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_75 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_75]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+75
Port_0[0] = 2048+75
Port_0[1] = 0
NodeID = 75
Level = 1

[ProcDesc76]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_76 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_76]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+76
Port_0[0] = 2048+76
Port_0[1] = 0
NodeID = 76
Level = 1

[ProcDesc77]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_77 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_77]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+77
Port_0[0] = 2048+77
Port_0[1] = 0
NodeID = 77
Level = 1

[ProcDesc78]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_78 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_78]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+78
Port_0[0] = 2048+78
Port_0[1] = 0
NodeID = 78
Level = 1

[ProcDesc79]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_79 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_79]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+79
Port_0[0] = 2048+79
Port_0[1] = 0
NodeID = 79
Level = 1

[ProcDesc80]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_80 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_80]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+80
Port_0[0] = 2048+80
Port_0[1] = 0
NodeID = 80
Level = 1

[ProcDesc81]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_81 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_81]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+81
Port_0[0] = 2048+81
Port_0[1] = 0
NodeID = 81
Level = 1

[ProcDesc82]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_82 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_82]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+82
Port_0[0] = 2048+82
Port_0[1] = 0
NodeID = 82
Level = 1

[ProcDesc83]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_83 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_83]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+83
Port_0[0] = 2048+83
Port_0[1] = 0
NodeID = 83
Level = 1

[ProcDesc84]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_84 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_84]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+84
Port_0[0] = 2048+84
Port_0[1] = 0
NodeID = 84
Level = 1

[ProcDesc85]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_85 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_85]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+85
Port_0[0] = 2048+85
Port_0[1] = 0
NodeID = 85
Level = 1

[ProcDesc86]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_86 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_86]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+86
Port_0[0] = 2048+86
Port_0[1] = 0
NodeID = 86
Level = 1

[ProcDesc87]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_87 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_87]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+87
Port_0[0] = 2048+87
Port_0[1] = 0
NodeID = 87
Level = 1

[ProcDesc88]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_88 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_88]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+88
Port_0[0] = 2048+88
Port_0[1] = 0
NodeID = 88
Level = 1

[ProcDesc89]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_89 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_89]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+89
Port_0[0] = 2048+89
Port_0[1] = 0
NodeID = 89
Level = 1

[ProcDesc90]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_90 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_90]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+90
Port_0[0] = 2048+90
Port_0[1] = 0
NodeID = 90
Level = 1

[ProcDesc91]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_91 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_91]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+91
Port_0[0] = 2048+91
Port_0[1] = 0
NodeID = 91
Level = 1

[ProcDesc92]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_92 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_92]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+92
Port_0[0] = 2048+92
Port_0[1] = 0
NodeID = 92
Level = 1

[ProcDesc93]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_93 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_93]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+93
Port_0[0] = 2048+93
Port_0[1] = 0
NodeID = 93
Level = 1

[ProcDesc94]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_94 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_94]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+94
Port_0[0] = 2048+94
Port_0[1] = 0
NodeID = 94
Level = 1

[ProcDesc95]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_95 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_95]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+95
Port_0[0] = 2048+95
Port_0[1] = 0
NodeID = 95
Level = 1

[ProcDesc96]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_96 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_96]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+96
Port_0[0] = 2048+96
Port_0[1] = 0
NodeID = 96
Level = 1

[ProcDesc97]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_97 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_97]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+97
Port_0[0] = 2048+97
Port_0[1] = 0
NodeID = 97
Level = 1

[ProcDesc98]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_98 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_98]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+98
Port_0[0] = 2048+98
Port_0[1] = 0
NodeID = 98
Level = 1

[ProcDesc99]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_99 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_99]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+99
Port_0[0] = 2048+99
Port_0[1] = 0
NodeID = 99
Level = 1

[ProcDesc100]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_100 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_100]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+100
Port_0[0] = 2048+100
Port_0[1] = 0
NodeID = 100
Level = 1

[ProcDesc101]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_101 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_101]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+101
Port_0[0] = 2048+101
Port_0[1] = 0
NodeID = 101
Level = 1

[ProcDesc102]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_102 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_102]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+102
Port_0[0] = 2048+102
Port_0[1] = 0
NodeID = 102
Level = 1

[ProcDesc103]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_103 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_103]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+103
Port_0[0] = 2048+103
Port_0[1] = 0
NodeID = 103
Level = 1

[ProcDesc104]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_104 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_104]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+104
Port_0[0] = 2048+104
Port_0[1] = 0
NodeID = 104
Level = 1

[ProcDesc105]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_105 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_105]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+105
Port_0[0] = 2048+105
Port_0[1] = 0
NodeID = 105
Level = 1

[ProcDesc106]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_106 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_106]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+106
Port_0[0] = 2048+106
Port_0[1] = 0
NodeID = 106
Level = 1

[ProcDesc107]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_107 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_107]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+107
Port_0[0] = 2048+107
Port_0[1] = 0
NodeID = 107
Level = 1

[ProcDesc108]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_108 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_108]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+108
Port_0[0] = 2048+108
Port_0[1] = 0
NodeID = 108
Level = 1

[ProcDesc109]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_109 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_109]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+109
Port_0[0] = 2048+109
Port_0[1] = 0
NodeID = 109
Level = 1

[ProcDesc110]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_110 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_110]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+110
Port_0[0] = 2048+110
Port_0[1] = 0
NodeID = 110
Level = 1

[ProcDesc111]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_111 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_111]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+111
Port_0[0] = 2048+111
Port_0[1] = 0
NodeID = 111
Level = 1

[ProcDesc112]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_112 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_112]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+112
Port_0[0] = 2048+112
Port_0[1] = 0
NodeID = 112
Level = 1

[ProcDesc113]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_113 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_113]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+113
Port_0[0] = 2048+113
Port_0[1] = 0
NodeID = 113
Level = 1

[ProcDesc114]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_114 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_114]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+114
Port_0[0] = 2048+114
Port_0[1] = 0
NodeID = 114
Level = 1

[ProcDesc115]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_115 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_115]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+115
Port_0[0] = 2048+115
Port_0[1] = 0
NodeID = 115
Level = 1

[ProcDesc116]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_116 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_116]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+116
Port_0[0] = 2048+116
Port_0[1] = 0
NodeID = 116
Level = 1

[ProcDesc117]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_117 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_117]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+117
Port_0[0] = 2048+117
Port_0[1] = 0
NodeID = 117
Level = 1

[ProcDesc118]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_118 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_118]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+118
Port_0[0] = 2048+118
Port_0[1] = 0
NodeID = 118
Level = 1

[ProcDesc119]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_119 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_119]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+119
Port_0[0] = 2048+119
Port_0[1] = 0
NodeID = 119
Level = 1

[ProcDesc120]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_120 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_120]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+120
Port_0[0] = 2048+120
Port_0[1] = 0
NodeID = 120
Level = 1

[ProcDesc121]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_121 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_121]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+121
Port_0[0] = 2048+121
Port_0[1] = 0
NodeID = 121
Level = 1

[ProcDesc122]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_122 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_122]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+122
Port_0[0] = 2048+122
Port_0[1] = 0
NodeID = 122
Level = 1

[ProcDesc123]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_123 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_123]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+123
Port_0[0] = 2048+123
Port_0[1] = 0
NodeID = 123
Level = 1

[ProcDesc124]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_124 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_124]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+124
Port_0[0] = 2048+124
Port_0[1] = 0
NodeID = 124
Level = 1

[ProcDesc125]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_125 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_125]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+125
Port_0[0] = 2048+125
Port_0[1] = 0
NodeID = 125
Level = 1

[ProcDesc126]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_126 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_126]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+126
Port_0[0] = 2048+126
Port_0[1] = 0
NodeID = 126
Level = 1

[ProcDesc127]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BestBPred'
dataSource     = 'ProcessorInterface_127 DL1'
instrSource    = 'InstSource IL1'
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_127]
deviceType   =  'SESCProcessorInterface'
blockName   = 'Dcache'
MSHR         = 'DL1MSHR'
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = 'WB'
lowerLevel   = 'voidDevice'
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+127
Port_0[0] = 2048+127
Port_0[1] = 0
NodeID = 127
Level = 1

[InstSource]
deviceType  = 'niceCache'
size        = 1024
assoc       =    1
bsize       =   64
writePolicy = 'WB'
replPolicy  = 'LRU'
numPorts    =     1
portOccp    =     1
hitDelay    =   1   # 5GHz: ~100ns is 500 cycles (10 L1 + L2 miss)
missDelay   =   1600000 # Not valid
MSHR        = 'BigMemMSHR'
lowerLevel  = 'voidDevice'

