|main_troco
Key3 => nbitcounter:rom_address.clear
Key3 => botaosincrono:K2S.reset
Key3 => botaosincrono:K1S.reset
Key3 => maquinatroco:MQ.in_key3
Key2 => botaosincrono:K2S.Key
Key1 => botaosincrono:K1S.Key
clock27M => clock_generator:clock_20.clock_in
clock27M => clock_generator:clock_40.clock_in
SW[0] => maquinatroco:MQ.Coin[0]
SW[0] => LEDR[0].DATAIN
SW[1] => maquinatroco:MQ.Coin[1]
SW[1] => LEDR[1].DATAIN
SW[2] => maquinatroco:MQ.Coin[2]
SW[2] => LEDR[2].DATAIN
SW[3] => maquinatroco:MQ.Coin[3]
SW[3] => LEDR[3].DATAIN
SW[4] => maquinatroco:MQ.Coin[4]
SW[4] => LEDR[4].DATAIN
SW[5] => maquinatroco:MQ.Coin[5]
SW[5] => LEDR[5].DATAIN
SW_sel[0] => nbit8x1mux:MX81.sel[0]
SW_sel[1] => nbit8x1mux:MX81.sel[1]
SW_sel[2] => nbit8x1mux:MX81.sel[2]
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= clock_generator:clock_20.clock_out
LEDG[1] <= botaosincrono:K2S.Key_sincrono
LEDG[2] <= maquinatroco:MQ.LEDG2
LEDG[3] <= maquinatroco:MQ.LEDG3
LEDG[4] <= maquinatroco:MQ.LEDG4
Hex0[0] <= BinDisplay:DSP.Hex70[0]
Hex0[1] <= BinDisplay:DSP.Hex70[1]
Hex0[2] <= BinDisplay:DSP.Hex70[2]
Hex0[3] <= BinDisplay:DSP.Hex70[3]
Hex0[4] <= BinDisplay:DSP.Hex70[4]
Hex0[5] <= BinDisplay:DSP.Hex70[5]
Hex0[6] <= BinDisplay:DSP.Hex70[6]
Hex1[0] <= BinDisplay:DSP.Hex71[0]
Hex1[1] <= BinDisplay:DSP.Hex71[1]
Hex1[2] <= BinDisplay:DSP.Hex71[2]
Hex1[3] <= BinDisplay:DSP.Hex71[3]
Hex1[4] <= BinDisplay:DSP.Hex71[4]
Hex1[5] <= BinDisplay:DSP.Hex71[5]
Hex1[6] <= BinDisplay:DSP.Hex71[6]
Hex2[0] <= BinDisplay:DSP.Hex72[0]
Hex2[1] <= BinDisplay:DSP.Hex72[1]
Hex2[2] <= BinDisplay:DSP.Hex72[2]
Hex2[3] <= BinDisplay:DSP.Hex72[3]
Hex2[4] <= BinDisplay:DSP.Hex72[4]
Hex2[5] <= BinDisplay:DSP.Hex72[5]
Hex2[6] <= BinDisplay:DSP.Hex72[6]
Hex3[0] <= BinDisplay:DSP.Hex73[0]
Hex3[1] <= BinDisplay:DSP.Hex73[1]
Hex3[2] <= BinDisplay:DSP.Hex73[2]
Hex3[3] <= BinDisplay:DSP.Hex73[3]
Hex3[4] <= BinDisplay:DSP.Hex73[4]
Hex3[5] <= BinDisplay:DSP.Hex73[5]
Hex3[6] <= BinDisplay:DSP.Hex73[6]
Hex4[0] <= BinDisplay:DSP1.Hex70[0]
Hex4[1] <= BinDisplay:DSP1.Hex70[1]
Hex4[2] <= BinDisplay:DSP1.Hex70[2]
Hex4[3] <= BinDisplay:DSP1.Hex70[3]
Hex4[4] <= BinDisplay:DSP1.Hex70[4]
Hex4[5] <= BinDisplay:DSP1.Hex70[5]
Hex4[6] <= BinDisplay:DSP1.Hex70[6]
Hex5[0] <= BinDisplay:DSP1.Hex71[0]
Hex5[1] <= BinDisplay:DSP1.Hex71[1]
Hex5[2] <= BinDisplay:DSP1.Hex71[2]
Hex5[3] <= BinDisplay:DSP1.Hex71[3]
Hex5[4] <= BinDisplay:DSP1.Hex71[4]
Hex5[5] <= BinDisplay:DSP1.Hex71[5]
Hex5[6] <= BinDisplay:DSP1.Hex71[6]


|main_troco|nbitcounter:rom_address
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|clock_generator:clock_20
clock_in => clock_signal.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_out <= clock_signal.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|clock_generator:clock_40
clock_in => clock_signal.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_out <= clock_signal.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|botaosincrono:K2S
Key => estado.DATAB
Key => estado.DATAA
Key => estado.caso_a.DATAIN
clk => estado~2.DATAIN
reset => estado~4.DATAIN
Key_sincrono <= Key_sincrono.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|botaosincrono:K1S
Key => estado.DATAB
Key => estado.DATAA
Key => estado.caso_a.DATAIN
clk => estado~2.DATAIN
reset => estado~4.DATAIN
Key_sincrono <= Key_sincrono.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|ValueROM:VROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|main_troco|ValueROM:VROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b181:auto_generated.address_a[0]
address_a[1] => altsyncram_b181:auto_generated.address_a[1]
address_a[2] => altsyncram_b181:auto_generated.address_a[2]
address_a[3] => altsyncram_b181:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b181:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b181:auto_generated.q_a[0]
q_a[1] <= altsyncram_b181:auto_generated.q_a[1]
q_a[2] <= altsyncram_b181:auto_generated.q_a[2]
q_a[3] <= altsyncram_b181:auto_generated.q_a[3]
q_a[4] <= altsyncram_b181:auto_generated.q_a[4]
q_a[5] <= altsyncram_b181:auto_generated.q_a[5]
q_a[6] <= altsyncram_b181:auto_generated.q_a[6]
q_a[7] <= altsyncram_b181:auto_generated.q_a[7]
q_a[8] <= altsyncram_b181:auto_generated.q_a[8]
q_a[9] <= altsyncram_b181:auto_generated.q_a[9]
q_a[10] <= altsyncram_b181:auto_generated.q_a[10]
q_a[11] <= altsyncram_b181:auto_generated.q_a[11]
q_a[12] <= altsyncram_b181:auto_generated.q_a[12]
q_a[13] <= altsyncram_b181:auto_generated.q_a[13]
q_a[14] <= altsyncram_b181:auto_generated.q_a[14]
q_a[15] <= altsyncram_b181:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_troco|ValueROM:VROM|altsyncram:altsyncram_component|altsyncram_b181:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|main_troco|maquinatroco:MQ
in_key3 => state~4.DATAIN
in_key2 => state.DATAB
in_key2 => Selector0.IN2
in_key1 => state.DATAB
in_key1 => Selector4.IN2
clk_maq => nbitreg:regbanco.clk
clk_maq => nbitreg:tempreg.clk
clk_maq => nbitcounter:romadrs.clock
clk_maq => nbitcounter:cont100.clock
clk_maq => nbitcounter:cont50.clock
clk_maq => nbitcounter:cont25.clock
clk_maq => nbitcounter:cont10.clock
clk_maq => nbitcounter:cont5.clock
clk_maq => nbitcounter:cont1.clock
clk_maq => state~2.DATAIN
clk_rom => CoinROM:rom.clock
Coin[0] => nbitreg:regbanco.data_entry[0]
Coin[0] => nbitcompmag:compbanco.B_data[0]
Coin[1] => nbitreg:regbanco.data_entry[1]
Coin[1] => nbitcompmag:compbanco.B_data[1]
Coin[2] => nbitreg:regbanco.data_entry[2]
Coin[2] => nbitcompmag:compbanco.B_data[2]
Coin[3] => nbitreg:regbanco.data_entry[3]
Coin[3] => nbitcompmag:compbanco.B_data[3]
Coin[4] => nbitreg:regbanco.data_entry[4]
Coin[4] => nbitcompmag:compbanco.B_data[4]
Coin[5] => nbitreg:regbanco.data_entry[5]
Coin[5] => nbitcompmag:compbanco.B_data[5]
V[0] => nbitmux:tempmux.A_in[0]
V[1] => nbitmux:tempmux.A_in[1]
V[2] => nbitmux:tempmux.A_in[2]
V[3] => nbitmux:tempmux.A_in[3]
V[4] => nbitmux:tempmux.A_in[4]
V[5] => nbitmux:tempmux.A_in[5]
V[6] => nbitmux:tempmux.A_in[6]
V[7] => nbitmux:tempmux.A_in[7]
V[8] => nbitmux:tempmux.A_in[8]
V[9] => nbitmux:tempmux.A_in[9]
V[10] => nbitmux:tempmux.A_in[10]
V[11] => nbitmux:tempmux.A_in[11]
V[12] => nbitmux:tempmux.A_in[12]
V[13] => nbitmux:tempmux.A_in[13]
V[14] => nbitmux:tempmux.A_in[14]
V[15] => nbitmux:tempmux.A_in[15]
LEDG3 <= LEDG3.DB_MAX_OUTPUT_PORT_TYPE
LEDG2 <= WideNor3.DB_MAX_OUTPUT_PORT_TYPE
LEDG4 <= LEDG4.DB_MAX_OUTPUT_PORT_TYPE
coin100[0] <= nbitmux:show100.S_out[0]
coin100[1] <= nbitmux:show100.S_out[1]
coin100[2] <= nbitmux:show100.S_out[2]
coin100[3] <= nbitmux:show100.S_out[3]
coin100[4] <= nbitmux:show100.S_out[4]
coin100[5] <= nbitmux:show100.S_out[5]
coin100[6] <= nbitmux:show100.S_out[6]
coin100[7] <= nbitmux:show100.S_out[7]
coin100[8] <= nbitmux:show100.S_out[8]
coin100[9] <= nbitmux:show100.S_out[9]
coin100[10] <= nbitmux:show100.S_out[10]
coin100[11] <= nbitmux:show100.S_out[11]
coin100[12] <= nbitmux:show100.S_out[12]
coin100[13] <= nbitmux:show100.S_out[13]
coin100[14] <= nbitmux:show100.S_out[14]
coin100[15] <= nbitmux:show100.S_out[15]
coin50[0] <= nbitmux:show50.S_out[0]
coin50[1] <= nbitmux:show50.S_out[1]
coin50[2] <= nbitmux:show50.S_out[2]
coin50[3] <= nbitmux:show50.S_out[3]
coin50[4] <= nbitmux:show50.S_out[4]
coin50[5] <= nbitmux:show50.S_out[5]
coin50[6] <= nbitmux:show50.S_out[6]
coin50[7] <= nbitmux:show50.S_out[7]
coin50[8] <= nbitmux:show50.S_out[8]
coin50[9] <= nbitmux:show50.S_out[9]
coin50[10] <= nbitmux:show50.S_out[10]
coin50[11] <= nbitmux:show50.S_out[11]
coin50[12] <= nbitmux:show50.S_out[12]
coin50[13] <= nbitmux:show50.S_out[13]
coin50[14] <= nbitmux:show50.S_out[14]
coin50[15] <= nbitmux:show50.S_out[15]
coin25[0] <= nbitmux:show25.S_out[0]
coin25[1] <= nbitmux:show25.S_out[1]
coin25[2] <= nbitmux:show25.S_out[2]
coin25[3] <= nbitmux:show25.S_out[3]
coin25[4] <= nbitmux:show25.S_out[4]
coin25[5] <= nbitmux:show25.S_out[5]
coin25[6] <= nbitmux:show25.S_out[6]
coin25[7] <= nbitmux:show25.S_out[7]
coin25[8] <= nbitmux:show25.S_out[8]
coin25[9] <= nbitmux:show25.S_out[9]
coin25[10] <= nbitmux:show25.S_out[10]
coin25[11] <= nbitmux:show25.S_out[11]
coin25[12] <= nbitmux:show25.S_out[12]
coin25[13] <= nbitmux:show25.S_out[13]
coin25[14] <= nbitmux:show25.S_out[14]
coin25[15] <= nbitmux:show25.S_out[15]
coin10[0] <= nbitmux:show10.S_out[0]
coin10[1] <= nbitmux:show10.S_out[1]
coin10[2] <= nbitmux:show10.S_out[2]
coin10[3] <= nbitmux:show10.S_out[3]
coin10[4] <= nbitmux:show10.S_out[4]
coin10[5] <= nbitmux:show10.S_out[5]
coin10[6] <= nbitmux:show10.S_out[6]
coin10[7] <= nbitmux:show10.S_out[7]
coin10[8] <= nbitmux:show10.S_out[8]
coin10[9] <= nbitmux:show10.S_out[9]
coin10[10] <= nbitmux:show10.S_out[10]
coin10[11] <= nbitmux:show10.S_out[11]
coin10[12] <= nbitmux:show10.S_out[12]
coin10[13] <= nbitmux:show10.S_out[13]
coin10[14] <= nbitmux:show10.S_out[14]
coin10[15] <= nbitmux:show10.S_out[15]
coin5[0] <= nbitmux:show5.S_out[0]
coin5[1] <= nbitmux:show5.S_out[1]
coin5[2] <= nbitmux:show5.S_out[2]
coin5[3] <= nbitmux:show5.S_out[3]
coin5[4] <= nbitmux:show5.S_out[4]
coin5[5] <= nbitmux:show5.S_out[5]
coin5[6] <= nbitmux:show5.S_out[6]
coin5[7] <= nbitmux:show5.S_out[7]
coin5[8] <= nbitmux:show5.S_out[8]
coin5[9] <= nbitmux:show5.S_out[9]
coin5[10] <= nbitmux:show5.S_out[10]
coin5[11] <= nbitmux:show5.S_out[11]
coin5[12] <= nbitmux:show5.S_out[12]
coin5[13] <= nbitmux:show5.S_out[13]
coin5[14] <= nbitmux:show5.S_out[14]
coin5[15] <= nbitmux:show5.S_out[15]
coin1[0] <= nbitmux:show1.S_out[0]
coin1[1] <= nbitmux:show1.S_out[1]
coin1[2] <= nbitmux:show1.S_out[2]
coin1[3] <= nbitmux:show1.S_out[3]
coin1[4] <= nbitmux:show1.S_out[4]
coin1[5] <= nbitmux:show1.S_out[5]
coin1[6] <= nbitmux:show1.S_out[6]
coin1[7] <= nbitmux:show1.S_out[7]
coin1[8] <= nbitmux:show1.S_out[8]
coin1[9] <= nbitmux:show1.S_out[9]
coin1[10] <= nbitmux:show1.S_out[10]
coin1[11] <= nbitmux:show1.S_out[11]
coin1[12] <= nbitmux:show1.S_out[12]
coin1[13] <= nbitmux:show1.S_out[13]
coin1[14] <= nbitmux:show1.S_out[14]
coin1[15] <= nbitmux:show1.S_out[15]
tot_reg[0] <= nbitreg:tempreg.data_out[0]
tot_reg[1] <= nbitreg:tempreg.data_out[1]
tot_reg[2] <= nbitreg:tempreg.data_out[2]
tot_reg[3] <= nbitreg:tempreg.data_out[3]
tot_reg[4] <= nbitreg:tempreg.data_out[4]
tot_reg[5] <= nbitreg:tempreg.data_out[5]
tot_reg[6] <= nbitreg:tempreg.data_out[6]
tot_reg[7] <= nbitreg:tempreg.data_out[7]
tot_reg[8] <= nbitreg:tempreg.data_out[8]
tot_reg[9] <= nbitreg:tempreg.data_out[9]
tot_reg[10] <= nbitreg:tempreg.data_out[10]
tot_reg[11] <= nbitreg:tempreg.data_out[11]
tot_reg[12] <= nbitreg:tempreg.data_out[12]
tot_reg[13] <= nbitreg:tempreg.data_out[13]
tot_reg[14] <= nbitreg:tempreg.data_out[14]
tot_reg[15] <= nbitreg:tempreg.data_out[15]


|main_troco|maquinatroco:MQ|nbitreg:regbanco
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcompmag:compbanco
A_data[0] => inter_gt.IN0
A_data[0] => inter_eq.IN0
A_data[0] => inter_lt.IN0
A_data[1] => inter_gt.IN0
A_data[1] => inter_eq.IN0
A_data[1] => inter_lt.IN0
A_data[2] => inter_gt.IN0
A_data[2] => inter_eq.IN0
A_data[2] => inter_lt.IN0
A_data[3] => inter_gt.IN0
A_data[3] => inter_eq.IN0
A_data[3] => inter_lt.IN0
A_data[4] => inter_gt.IN0
A_data[4] => inter_eq.IN0
A_data[4] => inter_lt.IN0
A_data[5] => inter_gt.IN0
A_data[5] => inter_eq.IN0
A_data[5] => inter_lt.IN0
B_data[0] => inter_lt.IN1
B_data[0] => inter_eq.IN1
B_data[0] => inter_gt.IN1
B_data[1] => inter_lt.IN1
B_data[1] => inter_eq.IN1
B_data[1] => inter_gt.IN1
B_data[2] => inter_lt.IN1
B_data[2] => inter_eq.IN1
B_data[2] => inter_gt.IN1
B_data[3] => inter_lt.IN1
B_data[3] => inter_eq.IN1
B_data[3] => inter_gt.IN1
B_data[4] => inter_lt.IN1
B_data[4] => inter_eq.IN1
B_data[4] => inter_gt.IN1
B_data[5] => inter_lt.IN1
B_data[5] => inter_eq.IN1
B_data[5] => inter_gt.IN1
out_gt <= inter_gt.DB_MAX_OUTPUT_PORT_TYPE
out_lt <= inter_lt.DB_MAX_OUTPUT_PORT_TYPE
out_eq <= inter_eq.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:tempmux
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitreg:tempreg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitadder:temsum
A_in[0] => S_out.IN0
A_in[0] => inter_carry.IN0
A_in[0] => inter_carry.IN0
A_in[1] => S_out.IN0
A_in[1] => inter_carry.IN0
A_in[1] => inter_carry.IN1
A_in[2] => S_out.IN0
A_in[2] => inter_carry.IN0
A_in[2] => inter_carry.IN1
A_in[3] => S_out.IN0
A_in[3] => inter_carry.IN0
A_in[3] => inter_carry.IN1
A_in[4] => S_out.IN0
A_in[4] => inter_carry.IN0
A_in[4] => inter_carry.IN1
A_in[5] => S_out.IN0
A_in[5] => inter_carry.IN0
A_in[5] => inter_carry.IN1
A_in[6] => S_out.IN0
A_in[6] => inter_carry.IN0
A_in[6] => inter_carry.IN1
A_in[7] => S_out.IN0
A_in[7] => inter_carry.IN0
A_in[7] => inter_carry.IN1
A_in[8] => S_out.IN0
A_in[8] => inter_carry.IN0
A_in[8] => inter_carry.IN1
A_in[9] => S_out.IN0
A_in[9] => inter_carry.IN0
A_in[9] => inter_carry.IN1
A_in[10] => S_out.IN0
A_in[10] => inter_carry.IN0
A_in[10] => inter_carry.IN1
A_in[11] => S_out.IN0
A_in[11] => inter_carry.IN0
A_in[11] => inter_carry.IN1
A_in[12] => S_out.IN0
A_in[12] => inter_carry.IN0
A_in[12] => inter_carry.IN1
A_in[13] => S_out.IN0
A_in[13] => inter_carry.IN0
A_in[13] => inter_carry.IN1
A_in[14] => S_out.IN0
A_in[14] => inter_carry.IN0
A_in[14] => inter_carry.IN1
A_in[15] => S_out.IN0
A_in[15] => inter_carry.IN0
A_in[15] => inter_carry.IN1
B_in[0] => S_out.IN1
B_in[0] => inter_carry.IN1
B_in[0] => inter_carry.IN0
B_in[1] => S_out.IN1
B_in[1] => inter_carry.IN1
B_in[1] => inter_carry.IN1
B_in[2] => S_out.IN1
B_in[2] => inter_carry.IN1
B_in[2] => inter_carry.IN1
B_in[3] => S_out.IN1
B_in[3] => inter_carry.IN1
B_in[3] => inter_carry.IN1
B_in[4] => S_out.IN1
B_in[4] => inter_carry.IN1
B_in[4] => inter_carry.IN1
B_in[5] => S_out.IN1
B_in[5] => inter_carry.IN1
B_in[5] => inter_carry.IN1
B_in[6] => S_out.IN1
B_in[6] => inter_carry.IN1
B_in[6] => inter_carry.IN1
B_in[7] => S_out.IN1
B_in[7] => inter_carry.IN1
B_in[7] => inter_carry.IN1
B_in[8] => S_out.IN1
B_in[8] => inter_carry.IN1
B_in[8] => inter_carry.IN1
B_in[9] => S_out.IN1
B_in[9] => inter_carry.IN1
B_in[9] => inter_carry.IN1
B_in[10] => S_out.IN1
B_in[10] => inter_carry.IN1
B_in[10] => inter_carry.IN1
B_in[11] => S_out.IN1
B_in[11] => inter_carry.IN1
B_in[11] => inter_carry.IN1
B_in[12] => S_out.IN1
B_in[12] => inter_carry.IN1
B_in[12] => inter_carry.IN1
B_in[13] => S_out.IN1
B_in[13] => inter_carry.IN1
B_in[13] => inter_carry.IN1
B_in[14] => S_out.IN1
B_in[14] => inter_carry.IN1
B_in[14] => inter_carry.IN1
B_in[15] => S_out.IN1
B_in[15] => inter_carry.IN1
B_in[15] => inter_carry.IN1
carry_in => S_out.IN1
carry_in => inter_carry.IN1
carry_in => inter_carry.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= inter_carry.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:romadrs
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|CoinROM:rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|main_troco|maquinatroco:MQ|CoinROM:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7s71:auto_generated.address_a[0]
address_a[1] => altsyncram_7s71:auto_generated.address_a[1]
address_a[2] => altsyncram_7s71:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7s71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7s71:auto_generated.q_a[0]
q_a[1] <= altsyncram_7s71:auto_generated.q_a[1]
q_a[2] <= altsyncram_7s71:auto_generated.q_a[2]
q_a[3] <= altsyncram_7s71:auto_generated.q_a[3]
q_a[4] <= altsyncram_7s71:auto_generated.q_a[4]
q_a[5] <= altsyncram_7s71:auto_generated.q_a[5]
q_a[6] <= altsyncram_7s71:auto_generated.q_a[6]
q_a[7] <= altsyncram_7s71:auto_generated.q_a[7]
q_a[8] <= altsyncram_7s71:auto_generated.q_a[8]
q_a[9] <= altsyncram_7s71:auto_generated.q_a[9]
q_a[10] <= altsyncram_7s71:auto_generated.q_a[10]
q_a[11] <= altsyncram_7s71:auto_generated.q_a[11]
q_a[12] <= altsyncram_7s71:auto_generated.q_a[12]
q_a[13] <= altsyncram_7s71:auto_generated.q_a[13]
q_a[14] <= altsyncram_7s71:auto_generated.q_a[14]
q_a[15] <= altsyncram_7s71:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_troco|maquinatroco:MQ|CoinROM:rom|altsyncram:altsyncram_component|altsyncram_7s71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|main_troco|maquinatroco:MQ|nbitcompmag:comptemp
A_data[0] => inter_gt.IN0
A_data[0] => inter_eq.IN0
A_data[0] => inter_lt.IN0
A_data[1] => inter_gt.IN0
A_data[1] => inter_eq.IN0
A_data[1] => inter_lt.IN0
A_data[2] => inter_gt.IN0
A_data[2] => inter_eq.IN0
A_data[2] => inter_lt.IN0
A_data[3] => inter_gt.IN0
A_data[3] => inter_eq.IN0
A_data[3] => inter_lt.IN0
A_data[4] => inter_gt.IN0
A_data[4] => inter_eq.IN0
A_data[4] => inter_lt.IN0
A_data[5] => inter_gt.IN0
A_data[5] => inter_eq.IN0
A_data[5] => inter_lt.IN0
A_data[6] => inter_gt.IN0
A_data[6] => inter_eq.IN0
A_data[6] => inter_lt.IN0
A_data[7] => inter_gt.IN0
A_data[7] => inter_eq.IN0
A_data[7] => inter_lt.IN0
A_data[8] => inter_gt.IN0
A_data[8] => inter_eq.IN0
A_data[8] => inter_lt.IN0
A_data[9] => inter_gt.IN0
A_data[9] => inter_eq.IN0
A_data[9] => inter_lt.IN0
A_data[10] => inter_gt.IN0
A_data[10] => inter_eq.IN0
A_data[10] => inter_lt.IN0
A_data[11] => inter_gt.IN0
A_data[11] => inter_eq.IN0
A_data[11] => inter_lt.IN0
A_data[12] => inter_gt.IN0
A_data[12] => inter_eq.IN0
A_data[12] => inter_lt.IN0
A_data[13] => inter_gt.IN0
A_data[13] => inter_eq.IN0
A_data[13] => inter_lt.IN0
A_data[14] => inter_gt.IN0
A_data[14] => inter_eq.IN0
A_data[14] => inter_lt.IN0
A_data[15] => inter_gt.IN0
A_data[15] => inter_eq.IN0
A_data[15] => inter_lt.IN0
B_data[0] => inter_lt.IN1
B_data[0] => inter_eq.IN1
B_data[0] => inter_gt.IN1
B_data[1] => inter_lt.IN1
B_data[1] => inter_eq.IN1
B_data[1] => inter_gt.IN1
B_data[2] => inter_lt.IN1
B_data[2] => inter_eq.IN1
B_data[2] => inter_gt.IN1
B_data[3] => inter_lt.IN1
B_data[3] => inter_eq.IN1
B_data[3] => inter_gt.IN1
B_data[4] => inter_lt.IN1
B_data[4] => inter_eq.IN1
B_data[4] => inter_gt.IN1
B_data[5] => inter_lt.IN1
B_data[5] => inter_eq.IN1
B_data[5] => inter_gt.IN1
B_data[6] => inter_lt.IN1
B_data[6] => inter_eq.IN1
B_data[6] => inter_gt.IN1
B_data[7] => inter_lt.IN1
B_data[7] => inter_eq.IN1
B_data[7] => inter_gt.IN1
B_data[8] => inter_lt.IN1
B_data[8] => inter_eq.IN1
B_data[8] => inter_gt.IN1
B_data[9] => inter_lt.IN1
B_data[9] => inter_eq.IN1
B_data[9] => inter_gt.IN1
B_data[10] => inter_lt.IN1
B_data[10] => inter_eq.IN1
B_data[10] => inter_gt.IN1
B_data[11] => inter_lt.IN1
B_data[11] => inter_eq.IN1
B_data[11] => inter_gt.IN1
B_data[12] => inter_lt.IN1
B_data[12] => inter_eq.IN1
B_data[12] => inter_gt.IN1
B_data[13] => inter_lt.IN1
B_data[13] => inter_eq.IN1
B_data[13] => inter_gt.IN1
B_data[14] => inter_lt.IN1
B_data[14] => inter_eq.IN1
B_data[14] => inter_gt.IN1
B_data[15] => inter_lt.IN1
B_data[15] => inter_eq.IN1
B_data[15] => inter_gt.IN1
out_gt <= inter_gt.DB_MAX_OUTPUT_PORT_TYPE
out_lt <= inter_lt.DB_MAX_OUTPUT_PORT_TYPE
out_eq <= inter_eq.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcompmag:compadrs
A_data[0] => inter_gt.IN0
A_data[0] => inter_eq.IN0
A_data[0] => inter_lt.IN0
A_data[1] => inter_gt.IN0
A_data[1] => inter_eq.IN0
A_data[1] => inter_lt.IN0
A_data[2] => inter_gt.IN0
A_data[2] => inter_eq.IN0
A_data[2] => inter_lt.IN0
B_data[0] => inter_lt.IN1
B_data[0] => inter_eq.IN1
B_data[0] => inter_gt.IN1
B_data[1] => inter_lt.IN1
B_data[1] => inter_eq.IN1
B_data[1] => inter_gt.IN1
B_data[2] => inter_lt.IN1
B_data[2] => inter_eq.IN1
B_data[2] => inter_gt.IN1
out_gt <= inter_gt.DB_MAX_OUTPUT_PORT_TYPE
out_lt <= inter_lt.DB_MAX_OUTPUT_PORT_TYPE
out_eq <= inter_eq.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcompmag:compzero
A_data[0] => inter_gt.IN0
A_data[0] => inter_eq.IN0
A_data[0] => inter_lt.IN0
A_data[1] => inter_gt.IN0
A_data[1] => inter_eq.IN0
A_data[1] => inter_lt.IN0
A_data[2] => inter_gt.IN0
A_data[2] => inter_eq.IN0
A_data[2] => inter_lt.IN0
A_data[3] => inter_gt.IN0
A_data[3] => inter_eq.IN0
A_data[3] => inter_lt.IN0
A_data[4] => inter_gt.IN0
A_data[4] => inter_eq.IN0
A_data[4] => inter_lt.IN0
A_data[5] => inter_gt.IN0
A_data[5] => inter_eq.IN0
A_data[5] => inter_lt.IN0
A_data[6] => inter_gt.IN0
A_data[6] => inter_eq.IN0
A_data[6] => inter_lt.IN0
A_data[7] => inter_gt.IN0
A_data[7] => inter_eq.IN0
A_data[7] => inter_lt.IN0
A_data[8] => inter_gt.IN0
A_data[8] => inter_eq.IN0
A_data[8] => inter_lt.IN0
A_data[9] => inter_gt.IN0
A_data[9] => inter_eq.IN0
A_data[9] => inter_lt.IN0
A_data[10] => inter_gt.IN0
A_data[10] => inter_eq.IN0
A_data[10] => inter_lt.IN0
A_data[11] => inter_gt.IN0
A_data[11] => inter_eq.IN0
A_data[11] => inter_lt.IN0
A_data[12] => inter_gt.IN0
A_data[12] => inter_eq.IN0
A_data[12] => inter_lt.IN0
A_data[13] => inter_gt.IN0
A_data[13] => inter_eq.IN0
A_data[13] => inter_lt.IN0
A_data[14] => inter_gt.IN0
A_data[14] => inter_eq.IN0
A_data[14] => inter_lt.IN0
A_data[15] => inter_gt.IN0
A_data[15] => inter_eq.IN0
A_data[15] => inter_lt.IN0
B_data[0] => inter_lt.IN1
B_data[0] => inter_eq.IN1
B_data[0] => inter_gt.IN1
B_data[1] => inter_lt.IN1
B_data[1] => inter_eq.IN1
B_data[1] => inter_gt.IN1
B_data[2] => inter_lt.IN1
B_data[2] => inter_eq.IN1
B_data[2] => inter_gt.IN1
B_data[3] => inter_lt.IN1
B_data[3] => inter_eq.IN1
B_data[3] => inter_gt.IN1
B_data[4] => inter_lt.IN1
B_data[4] => inter_eq.IN1
B_data[4] => inter_gt.IN1
B_data[5] => inter_lt.IN1
B_data[5] => inter_eq.IN1
B_data[5] => inter_gt.IN1
B_data[6] => inter_lt.IN1
B_data[6] => inter_eq.IN1
B_data[6] => inter_gt.IN1
B_data[7] => inter_lt.IN1
B_data[7] => inter_eq.IN1
B_data[7] => inter_gt.IN1
B_data[8] => inter_lt.IN1
B_data[8] => inter_eq.IN1
B_data[8] => inter_gt.IN1
B_data[9] => inter_lt.IN1
B_data[9] => inter_eq.IN1
B_data[9] => inter_gt.IN1
B_data[10] => inter_lt.IN1
B_data[10] => inter_eq.IN1
B_data[10] => inter_gt.IN1
B_data[11] => inter_lt.IN1
B_data[11] => inter_eq.IN1
B_data[11] => inter_gt.IN1
B_data[12] => inter_lt.IN1
B_data[12] => inter_eq.IN1
B_data[12] => inter_gt.IN1
B_data[13] => inter_lt.IN1
B_data[13] => inter_eq.IN1
B_data[13] => inter_gt.IN1
B_data[14] => inter_lt.IN1
B_data[14] => inter_eq.IN1
B_data[14] => inter_gt.IN1
B_data[15] => inter_lt.IN1
B_data[15] => inter_eq.IN1
B_data[15] => inter_gt.IN1
out_gt <= inter_gt.DB_MAX_OUTPUT_PORT_TYPE
out_lt <= inter_lt.DB_MAX_OUTPUT_PORT_TYPE
out_eq <= inter_eq.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:cont100
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clock => out_cont[8]~reg0.CLK
clock => out_cont[9]~reg0.CLK
clock => out_cont[10]~reg0.CLK
clock => out_cont[11]~reg0.CLK
clock => out_cont[12]~reg0.CLK
clock => out_cont[13]~reg0.CLK
clock => out_cont[14]~reg0.CLK
clock => out_cont[15]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
clear => out_cont[8]~reg0.ACLR
clear => out_cont[9]~reg0.ACLR
clear => out_cont[10]~reg0.ACLR
clear => out_cont[11]~reg0.ACLR
clear => out_cont[12]~reg0.ACLR
clear => out_cont[13]~reg0.ACLR
clear => out_cont[14]~reg0.ACLR
clear => out_cont[15]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[15]~reg0.ENA
enable => out_cont[14]~reg0.ENA
enable => out_cont[13]~reg0.ENA
enable => out_cont[12]~reg0.ENA
enable => out_cont[11]~reg0.ENA
enable => out_cont[10]~reg0.ENA
enable => out_cont[9]~reg0.ENA
enable => out_cont[8]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[8] <= out_cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[9] <= out_cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[10] <= out_cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[11] <= out_cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[12] <= out_cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[13] <= out_cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[14] <= out_cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[15] <= out_cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:cont50
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clock => out_cont[8]~reg0.CLK
clock => out_cont[9]~reg0.CLK
clock => out_cont[10]~reg0.CLK
clock => out_cont[11]~reg0.CLK
clock => out_cont[12]~reg0.CLK
clock => out_cont[13]~reg0.CLK
clock => out_cont[14]~reg0.CLK
clock => out_cont[15]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
clear => out_cont[8]~reg0.ACLR
clear => out_cont[9]~reg0.ACLR
clear => out_cont[10]~reg0.ACLR
clear => out_cont[11]~reg0.ACLR
clear => out_cont[12]~reg0.ACLR
clear => out_cont[13]~reg0.ACLR
clear => out_cont[14]~reg0.ACLR
clear => out_cont[15]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[15]~reg0.ENA
enable => out_cont[14]~reg0.ENA
enable => out_cont[13]~reg0.ENA
enable => out_cont[12]~reg0.ENA
enable => out_cont[11]~reg0.ENA
enable => out_cont[10]~reg0.ENA
enable => out_cont[9]~reg0.ENA
enable => out_cont[8]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[8] <= out_cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[9] <= out_cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[10] <= out_cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[11] <= out_cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[12] <= out_cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[13] <= out_cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[14] <= out_cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[15] <= out_cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:cont25
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clock => out_cont[8]~reg0.CLK
clock => out_cont[9]~reg0.CLK
clock => out_cont[10]~reg0.CLK
clock => out_cont[11]~reg0.CLK
clock => out_cont[12]~reg0.CLK
clock => out_cont[13]~reg0.CLK
clock => out_cont[14]~reg0.CLK
clock => out_cont[15]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
clear => out_cont[8]~reg0.ACLR
clear => out_cont[9]~reg0.ACLR
clear => out_cont[10]~reg0.ACLR
clear => out_cont[11]~reg0.ACLR
clear => out_cont[12]~reg0.ACLR
clear => out_cont[13]~reg0.ACLR
clear => out_cont[14]~reg0.ACLR
clear => out_cont[15]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[15]~reg0.ENA
enable => out_cont[14]~reg0.ENA
enable => out_cont[13]~reg0.ENA
enable => out_cont[12]~reg0.ENA
enable => out_cont[11]~reg0.ENA
enable => out_cont[10]~reg0.ENA
enable => out_cont[9]~reg0.ENA
enable => out_cont[8]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[8] <= out_cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[9] <= out_cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[10] <= out_cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[11] <= out_cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[12] <= out_cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[13] <= out_cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[14] <= out_cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[15] <= out_cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:cont10
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clock => out_cont[8]~reg0.CLK
clock => out_cont[9]~reg0.CLK
clock => out_cont[10]~reg0.CLK
clock => out_cont[11]~reg0.CLK
clock => out_cont[12]~reg0.CLK
clock => out_cont[13]~reg0.CLK
clock => out_cont[14]~reg0.CLK
clock => out_cont[15]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
clear => out_cont[8]~reg0.ACLR
clear => out_cont[9]~reg0.ACLR
clear => out_cont[10]~reg0.ACLR
clear => out_cont[11]~reg0.ACLR
clear => out_cont[12]~reg0.ACLR
clear => out_cont[13]~reg0.ACLR
clear => out_cont[14]~reg0.ACLR
clear => out_cont[15]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[15]~reg0.ENA
enable => out_cont[14]~reg0.ENA
enable => out_cont[13]~reg0.ENA
enable => out_cont[12]~reg0.ENA
enable => out_cont[11]~reg0.ENA
enable => out_cont[10]~reg0.ENA
enable => out_cont[9]~reg0.ENA
enable => out_cont[8]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[8] <= out_cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[9] <= out_cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[10] <= out_cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[11] <= out_cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[12] <= out_cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[13] <= out_cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[14] <= out_cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[15] <= out_cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:cont5
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clock => out_cont[8]~reg0.CLK
clock => out_cont[9]~reg0.CLK
clock => out_cont[10]~reg0.CLK
clock => out_cont[11]~reg0.CLK
clock => out_cont[12]~reg0.CLK
clock => out_cont[13]~reg0.CLK
clock => out_cont[14]~reg0.CLK
clock => out_cont[15]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
clear => out_cont[8]~reg0.ACLR
clear => out_cont[9]~reg0.ACLR
clear => out_cont[10]~reg0.ACLR
clear => out_cont[11]~reg0.ACLR
clear => out_cont[12]~reg0.ACLR
clear => out_cont[13]~reg0.ACLR
clear => out_cont[14]~reg0.ACLR
clear => out_cont[15]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[15]~reg0.ENA
enable => out_cont[14]~reg0.ENA
enable => out_cont[13]~reg0.ENA
enable => out_cont[12]~reg0.ENA
enable => out_cont[11]~reg0.ENA
enable => out_cont[10]~reg0.ENA
enable => out_cont[9]~reg0.ENA
enable => out_cont[8]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[8] <= out_cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[9] <= out_cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[10] <= out_cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[11] <= out_cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[12] <= out_cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[13] <= out_cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[14] <= out_cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[15] <= out_cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitcounter:cont1
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clock => out_cont[8]~reg0.CLK
clock => out_cont[9]~reg0.CLK
clock => out_cont[10]~reg0.CLK
clock => out_cont[11]~reg0.CLK
clock => out_cont[12]~reg0.CLK
clock => out_cont[13]~reg0.CLK
clock => out_cont[14]~reg0.CLK
clock => out_cont[15]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
clear => out_cont[8]~reg0.ACLR
clear => out_cont[9]~reg0.ACLR
clear => out_cont[10]~reg0.ACLR
clear => out_cont[11]~reg0.ACLR
clear => out_cont[12]~reg0.ACLR
clear => out_cont[13]~reg0.ACLR
clear => out_cont[14]~reg0.ACLR
clear => out_cont[15]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[15]~reg0.ENA
enable => out_cont[14]~reg0.ENA
enable => out_cont[13]~reg0.ENA
enable => out_cont[12]~reg0.ENA
enable => out_cont[11]~reg0.ENA
enable => out_cont[10]~reg0.ENA
enable => out_cont[9]~reg0.ENA
enable => out_cont[8]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[8] <= out_cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[9] <= out_cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[10] <= out_cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[11] <= out_cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[12] <= out_cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[13] <= out_cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[14] <= out_cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[15] <= out_cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:show100
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:show50
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:show25
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:show10
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:show5
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|maquinatroco:MQ|nbitmux:show1
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81
in_0[0] => nbitmux:mx00.A_in[0]
in_0[1] => nbitmux:mx00.A_in[1]
in_0[2] => nbitmux:mx00.A_in[2]
in_0[3] => nbitmux:mx00.A_in[3]
in_0[4] => nbitmux:mx00.A_in[4]
in_0[5] => nbitmux:mx00.A_in[5]
in_0[6] => nbitmux:mx00.A_in[6]
in_0[7] => nbitmux:mx00.A_in[7]
in_0[8] => nbitmux:mx00.A_in[8]
in_0[9] => nbitmux:mx00.A_in[9]
in_0[10] => nbitmux:mx00.A_in[10]
in_0[11] => nbitmux:mx00.A_in[11]
in_0[12] => nbitmux:mx00.A_in[12]
in_0[13] => nbitmux:mx00.A_in[13]
in_0[14] => nbitmux:mx00.A_in[14]
in_0[15] => nbitmux:mx00.A_in[15]
in_1[0] => nbitmux:mx00.B_in[0]
in_1[1] => nbitmux:mx00.B_in[1]
in_1[2] => nbitmux:mx00.B_in[2]
in_1[3] => nbitmux:mx00.B_in[3]
in_1[4] => nbitmux:mx00.B_in[4]
in_1[5] => nbitmux:mx00.B_in[5]
in_1[6] => nbitmux:mx00.B_in[6]
in_1[7] => nbitmux:mx00.B_in[7]
in_1[8] => nbitmux:mx00.B_in[8]
in_1[9] => nbitmux:mx00.B_in[9]
in_1[10] => nbitmux:mx00.B_in[10]
in_1[11] => nbitmux:mx00.B_in[11]
in_1[12] => nbitmux:mx00.B_in[12]
in_1[13] => nbitmux:mx00.B_in[13]
in_1[14] => nbitmux:mx00.B_in[14]
in_1[15] => nbitmux:mx00.B_in[15]
in_2[0] => nbitmux:mx01.A_in[0]
in_2[1] => nbitmux:mx01.A_in[1]
in_2[2] => nbitmux:mx01.A_in[2]
in_2[3] => nbitmux:mx01.A_in[3]
in_2[4] => nbitmux:mx01.A_in[4]
in_2[5] => nbitmux:mx01.A_in[5]
in_2[6] => nbitmux:mx01.A_in[6]
in_2[7] => nbitmux:mx01.A_in[7]
in_2[8] => nbitmux:mx01.A_in[8]
in_2[9] => nbitmux:mx01.A_in[9]
in_2[10] => nbitmux:mx01.A_in[10]
in_2[11] => nbitmux:mx01.A_in[11]
in_2[12] => nbitmux:mx01.A_in[12]
in_2[13] => nbitmux:mx01.A_in[13]
in_2[14] => nbitmux:mx01.A_in[14]
in_2[15] => nbitmux:mx01.A_in[15]
in_3[0] => nbitmux:mx01.B_in[0]
in_3[1] => nbitmux:mx01.B_in[1]
in_3[2] => nbitmux:mx01.B_in[2]
in_3[3] => nbitmux:mx01.B_in[3]
in_3[4] => nbitmux:mx01.B_in[4]
in_3[5] => nbitmux:mx01.B_in[5]
in_3[6] => nbitmux:mx01.B_in[6]
in_3[7] => nbitmux:mx01.B_in[7]
in_3[8] => nbitmux:mx01.B_in[8]
in_3[9] => nbitmux:mx01.B_in[9]
in_3[10] => nbitmux:mx01.B_in[10]
in_3[11] => nbitmux:mx01.B_in[11]
in_3[12] => nbitmux:mx01.B_in[12]
in_3[13] => nbitmux:mx01.B_in[13]
in_3[14] => nbitmux:mx01.B_in[14]
in_3[15] => nbitmux:mx01.B_in[15]
in_4[0] => nbitmux:mx02.A_in[0]
in_4[1] => nbitmux:mx02.A_in[1]
in_4[2] => nbitmux:mx02.A_in[2]
in_4[3] => nbitmux:mx02.A_in[3]
in_4[4] => nbitmux:mx02.A_in[4]
in_4[5] => nbitmux:mx02.A_in[5]
in_4[6] => nbitmux:mx02.A_in[6]
in_4[7] => nbitmux:mx02.A_in[7]
in_4[8] => nbitmux:mx02.A_in[8]
in_4[9] => nbitmux:mx02.A_in[9]
in_4[10] => nbitmux:mx02.A_in[10]
in_4[11] => nbitmux:mx02.A_in[11]
in_4[12] => nbitmux:mx02.A_in[12]
in_4[13] => nbitmux:mx02.A_in[13]
in_4[14] => nbitmux:mx02.A_in[14]
in_4[15] => nbitmux:mx02.A_in[15]
in_5[0] => nbitmux:mx02.B_in[0]
in_5[1] => nbitmux:mx02.B_in[1]
in_5[2] => nbitmux:mx02.B_in[2]
in_5[3] => nbitmux:mx02.B_in[3]
in_5[4] => nbitmux:mx02.B_in[4]
in_5[5] => nbitmux:mx02.B_in[5]
in_5[6] => nbitmux:mx02.B_in[6]
in_5[7] => nbitmux:mx02.B_in[7]
in_5[8] => nbitmux:mx02.B_in[8]
in_5[9] => nbitmux:mx02.B_in[9]
in_5[10] => nbitmux:mx02.B_in[10]
in_5[11] => nbitmux:mx02.B_in[11]
in_5[12] => nbitmux:mx02.B_in[12]
in_5[13] => nbitmux:mx02.B_in[13]
in_5[14] => nbitmux:mx02.B_in[14]
in_5[15] => nbitmux:mx02.B_in[15]
in_6[0] => nbitmux:mx03.A_in[0]
in_6[1] => nbitmux:mx03.A_in[1]
in_6[2] => nbitmux:mx03.A_in[2]
in_6[3] => nbitmux:mx03.A_in[3]
in_6[4] => nbitmux:mx03.A_in[4]
in_6[5] => nbitmux:mx03.A_in[5]
in_6[6] => nbitmux:mx03.A_in[6]
in_6[7] => nbitmux:mx03.A_in[7]
in_6[8] => nbitmux:mx03.A_in[8]
in_6[9] => nbitmux:mx03.A_in[9]
in_6[10] => nbitmux:mx03.A_in[10]
in_6[11] => nbitmux:mx03.A_in[11]
in_6[12] => nbitmux:mx03.A_in[12]
in_6[13] => nbitmux:mx03.A_in[13]
in_6[14] => nbitmux:mx03.A_in[14]
in_6[15] => nbitmux:mx03.A_in[15]
in_7[0] => nbitmux:mx03.B_in[0]
in_7[1] => nbitmux:mx03.B_in[1]
in_7[2] => nbitmux:mx03.B_in[2]
in_7[3] => nbitmux:mx03.B_in[3]
in_7[4] => nbitmux:mx03.B_in[4]
in_7[5] => nbitmux:mx03.B_in[5]
in_7[6] => nbitmux:mx03.B_in[6]
in_7[7] => nbitmux:mx03.B_in[7]
in_7[8] => nbitmux:mx03.B_in[8]
in_7[9] => nbitmux:mx03.B_in[9]
in_7[10] => nbitmux:mx03.B_in[10]
in_7[11] => nbitmux:mx03.B_in[11]
in_7[12] => nbitmux:mx03.B_in[12]
in_7[13] => nbitmux:mx03.B_in[13]
in_7[14] => nbitmux:mx03.B_in[14]
in_7[15] => nbitmux:mx03.B_in[15]
sel[0] => nbitmux:mx00.selector
sel[0] => nbitmux:mx01.selector
sel[0] => nbitmux:mx02.selector
sel[0] => nbitmux:mx03.selector
sel[1] => nbitmux:mx04.selector
sel[1] => nbitmux:mx05.selector
sel[2] => nbitmux:mx06.selector
out_data[0] <= nbitmux:mx06.S_out[0]
out_data[1] <= nbitmux:mx06.S_out[1]
out_data[2] <= nbitmux:mx06.S_out[2]
out_data[3] <= nbitmux:mx06.S_out[3]
out_data[4] <= nbitmux:mx06.S_out[4]
out_data[5] <= nbitmux:mx06.S_out[5]
out_data[6] <= nbitmux:mx06.S_out[6]
out_data[7] <= nbitmux:mx06.S_out[7]
out_data[8] <= nbitmux:mx06.S_out[8]
out_data[9] <= nbitmux:mx06.S_out[9]
out_data[10] <= nbitmux:mx06.S_out[10]
out_data[11] <= nbitmux:mx06.S_out[11]
out_data[12] <= nbitmux:mx06.S_out[12]
out_data[13] <= nbitmux:mx06.S_out[13]
out_data[14] <= nbitmux:mx06.S_out[14]
out_data[15] <= nbitmux:mx06.S_out[15]


|main_troco|nbit8x1mux:MX81|nbitmux:mx00
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81|nbitmux:mx01
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81|nbitmux:mx02
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81|nbitmux:mx03
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81|nbitmux:mx04
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81|nbitmux:mx05
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|nbit8x1mux:MX81|nbitmux:mx06
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP
Bin[0] => BinBCD:BBCD.bin_in[0]
Bin[1] => BinBCD:BBCD.bin_in[1]
Bin[2] => BinBCD:BBCD.bin_in[2]
Bin[3] => BinBCD:BBCD.bin_in[3]
Bin[4] => BinBCD:BBCD.bin_in[4]
Bin[5] => BinBCD:BBCD.bin_in[5]
Bin[6] => BinBCD:BBCD.bin_in[6]
Bin[7] => BinBCD:BBCD.bin_in[7]
Bin[8] => BinBCD:BBCD.bin_in[8]
Bin[9] => BinBCD:BBCD.bin_in[9]
Bin[10] => BinBCD:BBCD.bin_in[10]
Bin[11] => BinBCD:BBCD.bin_in[11]
Bin[12] => BinBCD:BBCD.bin_in[12]
Bin[13] => BinBCD:BBCD.bin_in[13]
Bin[14] => BinBCD:BBCD.bin_in[14]
Bin[15] => BinBCD:BBCD.bin_in[15]
Hex70[0] <= BinTo7Segment:Hex00.sevseg_out[0]
Hex70[1] <= BinTo7Segment:Hex00.sevseg_out[1]
Hex70[2] <= BinTo7Segment:Hex00.sevseg_out[2]
Hex70[3] <= BinTo7Segment:Hex00.sevseg_out[3]
Hex70[4] <= BinTo7Segment:Hex00.sevseg_out[4]
Hex70[5] <= BinTo7Segment:Hex00.sevseg_out[5]
Hex70[6] <= BinTo7Segment:Hex00.sevseg_out[6]
Hex71[0] <= BinTo7Segment:Hex01.sevseg_out[0]
Hex71[1] <= BinTo7Segment:Hex01.sevseg_out[1]
Hex71[2] <= BinTo7Segment:Hex01.sevseg_out[2]
Hex71[3] <= BinTo7Segment:Hex01.sevseg_out[3]
Hex71[4] <= BinTo7Segment:Hex01.sevseg_out[4]
Hex71[5] <= BinTo7Segment:Hex01.sevseg_out[5]
Hex71[6] <= BinTo7Segment:Hex01.sevseg_out[6]
Hex72[0] <= BinTo7Segment:Hex02.sevseg_out[0]
Hex72[1] <= BinTo7Segment:Hex02.sevseg_out[1]
Hex72[2] <= BinTo7Segment:Hex02.sevseg_out[2]
Hex72[3] <= BinTo7Segment:Hex02.sevseg_out[3]
Hex72[4] <= BinTo7Segment:Hex02.sevseg_out[4]
Hex72[5] <= BinTo7Segment:Hex02.sevseg_out[5]
Hex72[6] <= BinTo7Segment:Hex02.sevseg_out[6]
Hex73[0] <= BinTo7Segment:Hex03.sevseg_out[0]
Hex73[1] <= BinTo7Segment:Hex03.sevseg_out[1]
Hex73[2] <= BinTo7Segment:Hex03.sevseg_out[2]
Hex73[3] <= BinTo7Segment:Hex03.sevseg_out[3]
Hex73[4] <= BinTo7Segment:Hex03.sevseg_out[4]
Hex73[5] <= BinTo7Segment:Hex03.sevseg_out[5]
Hex73[6] <= BinTo7Segment:Hex03.sevseg_out[6]
Hex74[0] <= BinTo7Segment:Hex04.sevseg_out[0]
Hex74[1] <= BinTo7Segment:Hex04.sevseg_out[1]
Hex74[2] <= BinTo7Segment:Hex04.sevseg_out[2]
Hex74[3] <= BinTo7Segment:Hex04.sevseg_out[3]
Hex74[4] <= BinTo7Segment:Hex04.sevseg_out[4]
Hex74[5] <= BinTo7Segment:Hex04.sevseg_out[5]
Hex74[6] <= BinTo7Segment:Hex04.sevseg_out[6]


|main_troco|BinDisplay:DSP|BinBCD:BBCD
bin_in[0] => HEX0[0].DATAIN
bin_in[1] => binbcdbox:Box11.binb_in[0]
bin_in[2] => binbcdbox:Box11.binb_in[1]
bin_in[3] => binbcdbox:Box08.binb_in[0]
bin_in[4] => binbcdbox:Box08.binb_in[1]
bin_in[5] => binbcdbox:Box05.binb_in[0]
bin_in[6] => binbcdbox:Box05.binb_in[1]
bin_in[7] => binbcdbox:Box03.binb_in[0]
bin_in[8] => binbcdbox:Box03.binb_in[1]
bin_in[9] => binbcdbox:Box01.binb_in[0]
bin_in[10] => binbcdbox:Box01.binb_in[1]
bin_in[11] => binbcdbox:Box00.binb_in[0]
bin_in[12] => binbcdbox:Box00.binb_in[1]
bin_in[13] => binbcdbox:Box00.binb_in[2]
bin_in[14] => binbcdbox:Box00.binb_in[3]
bin_in[15] => binbcdbox:Box00.binb_in[4]
HEX0[0] <= bin_in[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= binbcdbox:Box11.Y[0]
HEX0[2] <= binbcdbox:Box11.Y[1]
HEX0[3] <= binbcdbox:Box11.Y[2]
HEX1[0] <= binbcdbox:Box11.Y[3]
HEX1[1] <= binbcdbox:Box14.Y[0]
HEX1[2] <= binbcdbox:Box14.Y[1]
HEX1[3] <= binbcdbox:Box14.Y[2]
HEX2[0] <= binbcdbox:Box14.Y[3]
HEX2[1] <= binbcdbox:Box13.Y[0]
HEX2[2] <= binbcdbox:Box13.Y[1]
HEX2[3] <= binbcdbox:Box13.Y[2]
HEX3[0] <= binbcdbox:Box13.Y[3]
HEX3[1] <= binbcdbox:Box15.Y[0]
HEX3[2] <= binbcdbox:Box15.Y[1]
HEX3[3] <= binbcdbox:Box15.Y[2]
HEX4[0] <= binbcdbox:Box15.Y[3]
HEX4[1] <= binbcdbox:Box12.Y[3]
HEX4[2] <= binbcdbox:Box12.Y[4]
HEX4[3] <= binbcdbox:Box12.Y[5]


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box00
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box01
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box02
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box03
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box04
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box05
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box06
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box07
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box08
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box09
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box10
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box11
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box12
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box13
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box14
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinBCD:BBCD|binbcdbox:Box15
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP|BinTo7Segment:Hex00
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP|BinTo7Segment:Hex01
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP|BinTo7Segment:Hex02
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP|BinTo7Segment:Hex03
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP|BinTo7Segment:Hex04
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP1
Bin[0] => BinBCD:BBCD.bin_in[0]
Bin[1] => BinBCD:BBCD.bin_in[1]
Bin[2] => BinBCD:BBCD.bin_in[2]
Bin[3] => BinBCD:BBCD.bin_in[3]
Bin[4] => BinBCD:BBCD.bin_in[4]
Bin[5] => BinBCD:BBCD.bin_in[5]
Bin[6] => BinBCD:BBCD.bin_in[6]
Bin[7] => BinBCD:BBCD.bin_in[7]
Bin[8] => BinBCD:BBCD.bin_in[8]
Bin[9] => BinBCD:BBCD.bin_in[9]
Bin[10] => BinBCD:BBCD.bin_in[10]
Bin[11] => BinBCD:BBCD.bin_in[11]
Bin[12] => BinBCD:BBCD.bin_in[12]
Bin[13] => BinBCD:BBCD.bin_in[13]
Bin[14] => BinBCD:BBCD.bin_in[14]
Bin[15] => BinBCD:BBCD.bin_in[15]
Hex70[0] <= BinTo7Segment:Hex00.sevseg_out[0]
Hex70[1] <= BinTo7Segment:Hex00.sevseg_out[1]
Hex70[2] <= BinTo7Segment:Hex00.sevseg_out[2]
Hex70[3] <= BinTo7Segment:Hex00.sevseg_out[3]
Hex70[4] <= BinTo7Segment:Hex00.sevseg_out[4]
Hex70[5] <= BinTo7Segment:Hex00.sevseg_out[5]
Hex70[6] <= BinTo7Segment:Hex00.sevseg_out[6]
Hex71[0] <= BinTo7Segment:Hex01.sevseg_out[0]
Hex71[1] <= BinTo7Segment:Hex01.sevseg_out[1]
Hex71[2] <= BinTo7Segment:Hex01.sevseg_out[2]
Hex71[3] <= BinTo7Segment:Hex01.sevseg_out[3]
Hex71[4] <= BinTo7Segment:Hex01.sevseg_out[4]
Hex71[5] <= BinTo7Segment:Hex01.sevseg_out[5]
Hex71[6] <= BinTo7Segment:Hex01.sevseg_out[6]
Hex72[0] <= BinTo7Segment:Hex02.sevseg_out[0]
Hex72[1] <= BinTo7Segment:Hex02.sevseg_out[1]
Hex72[2] <= BinTo7Segment:Hex02.sevseg_out[2]
Hex72[3] <= BinTo7Segment:Hex02.sevseg_out[3]
Hex72[4] <= BinTo7Segment:Hex02.sevseg_out[4]
Hex72[5] <= BinTo7Segment:Hex02.sevseg_out[5]
Hex72[6] <= BinTo7Segment:Hex02.sevseg_out[6]
Hex73[0] <= BinTo7Segment:Hex03.sevseg_out[0]
Hex73[1] <= BinTo7Segment:Hex03.sevseg_out[1]
Hex73[2] <= BinTo7Segment:Hex03.sevseg_out[2]
Hex73[3] <= BinTo7Segment:Hex03.sevseg_out[3]
Hex73[4] <= BinTo7Segment:Hex03.sevseg_out[4]
Hex73[5] <= BinTo7Segment:Hex03.sevseg_out[5]
Hex73[6] <= BinTo7Segment:Hex03.sevseg_out[6]
Hex74[0] <= BinTo7Segment:Hex04.sevseg_out[0]
Hex74[1] <= BinTo7Segment:Hex04.sevseg_out[1]
Hex74[2] <= BinTo7Segment:Hex04.sevseg_out[2]
Hex74[3] <= BinTo7Segment:Hex04.sevseg_out[3]
Hex74[4] <= BinTo7Segment:Hex04.sevseg_out[4]
Hex74[5] <= BinTo7Segment:Hex04.sevseg_out[5]
Hex74[6] <= BinTo7Segment:Hex04.sevseg_out[6]


|main_troco|BinDisplay:DSP1|BinBCD:BBCD
bin_in[0] => HEX0[0].DATAIN
bin_in[1] => binbcdbox:Box11.binb_in[0]
bin_in[2] => binbcdbox:Box11.binb_in[1]
bin_in[3] => binbcdbox:Box08.binb_in[0]
bin_in[4] => binbcdbox:Box08.binb_in[1]
bin_in[5] => binbcdbox:Box05.binb_in[0]
bin_in[6] => binbcdbox:Box05.binb_in[1]
bin_in[7] => binbcdbox:Box03.binb_in[0]
bin_in[8] => binbcdbox:Box03.binb_in[1]
bin_in[9] => binbcdbox:Box01.binb_in[0]
bin_in[10] => binbcdbox:Box01.binb_in[1]
bin_in[11] => binbcdbox:Box00.binb_in[0]
bin_in[12] => binbcdbox:Box00.binb_in[1]
bin_in[13] => binbcdbox:Box00.binb_in[2]
bin_in[14] => binbcdbox:Box00.binb_in[3]
bin_in[15] => binbcdbox:Box00.binb_in[4]
HEX0[0] <= bin_in[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= binbcdbox:Box11.Y[0]
HEX0[2] <= binbcdbox:Box11.Y[1]
HEX0[3] <= binbcdbox:Box11.Y[2]
HEX1[0] <= binbcdbox:Box11.Y[3]
HEX1[1] <= binbcdbox:Box14.Y[0]
HEX1[2] <= binbcdbox:Box14.Y[1]
HEX1[3] <= binbcdbox:Box14.Y[2]
HEX2[0] <= binbcdbox:Box14.Y[3]
HEX2[1] <= binbcdbox:Box13.Y[0]
HEX2[2] <= binbcdbox:Box13.Y[1]
HEX2[3] <= binbcdbox:Box13.Y[2]
HEX3[0] <= binbcdbox:Box13.Y[3]
HEX3[1] <= binbcdbox:Box15.Y[0]
HEX3[2] <= binbcdbox:Box15.Y[1]
HEX3[3] <= binbcdbox:Box15.Y[2]
HEX4[0] <= binbcdbox:Box15.Y[3]
HEX4[1] <= binbcdbox:Box12.Y[3]
HEX4[2] <= binbcdbox:Box12.Y[4]
HEX4[3] <= binbcdbox:Box12.Y[5]


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box00
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box01
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box02
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box03
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box04
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box05
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box06
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box07
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box08
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box09
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box10
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box11
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box12
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box13
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box14
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinBCD:BBCD|binbcdbox:Box15
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_troco|BinDisplay:DSP1|BinTo7Segment:Hex00
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP1|BinTo7Segment:Hex01
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP1|BinTo7Segment:Hex02
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP1|BinTo7Segment:Hex03
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_troco|BinDisplay:DSP1|BinTo7Segment:Hex04
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


