--IP Functional Simulation Model
--VERSION_BEGIN 13.0 cbx_mgl 2013:04:24:18:11:10:SJ cbx_simgen 2013:04:24:18:08:47:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = lut 15 mux21 16 oper_add 1 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  final_fpga_cmd_xbar_mux_005 IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 reset	:	IN  STD_LOGIC;
		 sink0_channel	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 sink0_data	:	IN  STD_LOGIC_VECTOR (92 DOWNTO 0);
		 sink0_endofpacket	:	IN  STD_LOGIC;
		 sink0_ready	:	OUT  STD_LOGIC;
		 sink0_startofpacket	:	IN  STD_LOGIC;
		 sink0_valid	:	IN  STD_LOGIC;
		 sink1_channel	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 sink1_data	:	IN  STD_LOGIC_VECTOR (92 DOWNTO 0);
		 sink1_endofpacket	:	IN  STD_LOGIC;
		 sink1_ready	:	OUT  STD_LOGIC;
		 sink1_startofpacket	:	IN  STD_LOGIC;
		 sink1_valid	:	IN  STD_LOGIC;
		 sink2_channel	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 sink2_data	:	IN  STD_LOGIC_VECTOR (92 DOWNTO 0);
		 sink2_endofpacket	:	IN  STD_LOGIC;
		 sink2_ready	:	OUT  STD_LOGIC;
		 sink2_startofpacket	:	IN  STD_LOGIC;
		 sink2_valid	:	IN  STD_LOGIC;
		 sink3_channel	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 sink3_data	:	IN  STD_LOGIC_VECTOR (92 DOWNTO 0);
		 sink3_endofpacket	:	IN  STD_LOGIC;
		 sink3_ready	:	OUT  STD_LOGIC;
		 sink3_startofpacket	:	IN  STD_LOGIC;
		 sink3_valid	:	IN  STD_LOGIC;
		 src_channel	:	OUT  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 src_data	:	OUT  STD_LOGIC_VECTOR (92 DOWNTO 0);
		 src_endofpacket	:	OUT  STD_LOGIC;
		 src_ready	:	IN  STD_LOGIC;
		 src_startofpacket	:	OUT  STD_LOGIC;
		 src_valid	:	OUT  STD_LOGIC
	 ); 
 END final_fpga_cmd_xbar_mux_005;

 ARCHITECTURE RTL OF final_fpga_cmd_xbar_mux_005 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	final_fpga_cmd_xbar_mux_005_saved_grant_0_40q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_saved_grant_1_39q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_saved_grant_2_38q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_saved_grant_3_37q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ni_w1165w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1178w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1190w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1202w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1214w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1226w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1238w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w59w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w180w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w192w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w204w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w216w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w228w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w240w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w252w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w264w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w276w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w288w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w72w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w300w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w312w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w324w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w336w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w348w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w360w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w372w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w384w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w396w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w408w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w84w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w420w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w432w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w444w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w456w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w468w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w480w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w492w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w504w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w516w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w528w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w96w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w540w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w552w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w564w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w576w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w588w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w600w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w612w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w624w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w636w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w648w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w108w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w660w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w672w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w684w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w696w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w709w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w721w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w733w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w745w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w757w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w120w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w769w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w781w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w793w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w805w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w817w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w829w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w841w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w853w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w865w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w877w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w132w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w889w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w901w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w913w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w925w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w937w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w949w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w961w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w973w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w985w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w997w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w144w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1009w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1021w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1033w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1045w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1057w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1069w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1081w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1093w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1105w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1117w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w156w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1129w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1141w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1153w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w168w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1167w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1180w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1192w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1204w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1216w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1228w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1240w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w61w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w182w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w194w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w206w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w218w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w230w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w242w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w254w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w266w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w278w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w290w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w74w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w302w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w314w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w326w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w338w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w350w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w362w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w374w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w386w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w398w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w410w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w86w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w422w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w434w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w446w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w458w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w470w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w482w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w494w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w506w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w518w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w530w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w98w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w542w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w554w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w566w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w578w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w590w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w602w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w614w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w626w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w638w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w650w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w110w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w662w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w674w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w686w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w698w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w711w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w723w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w735w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w747w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w759w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w122w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w771w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w783w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w795w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w807w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w819w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w831w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w843w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w855w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w867w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w879w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w134w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w891w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w903w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w915w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w927w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w939w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w951w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w963w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w975w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w987w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w999w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w146w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1011w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1023w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1035w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1047w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1059w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1071w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1083w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1095w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1107w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1119w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w158w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1131w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1143w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1155w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w170w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1170w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1183w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1195w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1207w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1219w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1231w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1243w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w64w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w185w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w197w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w209w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w221w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w233w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w245w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w257w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w269w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w281w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w293w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w77w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w305w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w317w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w329w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w341w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w353w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w365w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w377w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w389w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w401w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w413w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w89w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w425w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w437w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w449w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w461w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w473w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w485w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w497w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w509w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w521w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w533w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w101w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w545w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w557w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w569w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w581w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w593w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w605w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w617w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w629w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w641w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w653w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w113w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w665w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w677w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w689w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w701w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w714w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w726w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w738w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w750w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w762w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w125w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w774w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w786w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w798w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w810w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w822w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w834w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w846w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w858w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w870w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w882w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w137w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w894w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w906w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w918w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w930w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w942w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w954w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w966w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w978w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w990w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1002w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w149w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1014w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1026w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1038w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1050w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1062w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1074w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1086w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1098w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1110w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1122w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w161w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1134w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1146w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1158w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w173w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1173w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1186w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1198w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1210w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1222w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1234w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1246w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w67w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w188w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w200w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w212w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w224w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w236w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w248w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w260w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w272w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w284w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w296w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w80w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w308w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w320w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w332w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w344w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w356w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w368w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w380w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w392w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w404w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w416w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w92w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w428w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w440w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w452w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w464w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w476w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w488w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w500w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w512w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w524w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w536w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w104w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w548w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w560w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w572w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w584w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w596w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w608w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w620w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w632w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w644w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w656w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w116w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w668w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w680w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w692w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w704w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w717w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w729w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w741w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w753w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w765w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w128w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w777w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w789w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w801w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w813w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w825w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w837w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w849w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w861w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w873w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w885w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w140w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w897w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w909w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w921w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w933w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w945w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w957w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w969w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w981w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w993w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1005w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w152w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1017w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1029w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1041w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1053w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1065w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1077w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1089w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1101w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1113w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1125w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w164w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1137w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1149w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w1161w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w176w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1165w1168w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1178w1181w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1190w1193w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1202w1205w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1214w1217w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1226w1229w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1238w1241w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w59w62w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w180w183w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w192w195w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w204w207w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w216w219w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w228w231w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w240w243w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w252w255w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w264w267w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w276w279w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w288w291w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w72w75w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w300w303w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w312w315w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w324w327w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w336w339w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w348w351w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w360w363w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w372w375w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w384w387w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w396w399w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w408w411w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w84w87w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w420w423w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w432w435w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w444w447w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w456w459w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w468w471w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w480w483w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w492w495w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w504w507w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w516w519w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w528w531w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w96w99w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w540w543w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w552w555w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w564w567w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w576w579w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w588w591w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w600w603w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w612w615w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w624w627w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w636w639w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w648w651w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w108w111w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w660w663w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w672w675w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w684w687w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w696w699w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w709w712w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w721w724w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w733w736w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w745w748w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w757w760w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w120w123w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w769w772w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w781w784w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w793w796w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w805w808w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w817w820w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w829w832w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w841w844w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w853w856w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w865w868w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w877w880w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w132w135w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w889w892w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w901w904w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w913w916w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w925w928w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w937w940w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w949w952w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w961w964w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w973w976w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w985w988w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w997w1000w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w144w147w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1009w1012w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1021w1024w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1033w1036w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1045w1048w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1057w1060w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1069w1072w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1081w1084w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1093w1096w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1105w1108w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1117w1120w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w156w159w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1129w1132w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1141w1144w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w1153w1156w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w168w171w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1165w1168w1171w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1178w1181w1184w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1190w1193w1196w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1202w1205w1208w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1214w1217w1220w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1226w1229w1232w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1238w1241w1244w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w59w62w65w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w180w183w186w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w192w195w198w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w204w207w210w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w216w219w222w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w228w231w234w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w240w243w246w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w252w255w258w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w264w267w270w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w276w279w282w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w288w291w294w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w72w75w78w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w300w303w306w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w312w315w318w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w324w327w330w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w336w339w342w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w348w351w354w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w360w363w366w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w372w375w378w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w384w387w390w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w396w399w402w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w408w411w414w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w84w87w90w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w420w423w426w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w432w435w438w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w444w447w450w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w456w459w462w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w468w471w474w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w480w483w486w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w492w495w498w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w504w507w510w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w516w519w522w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w528w531w534w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w96w99w102w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w540w543w546w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w552w555w558w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w564w567w570w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w576w579w582w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w588w591w594w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w600w603w606w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w612w615w618w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w624w627w630w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w636w639w642w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w648w651w654w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w108w111w114w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w660w663w666w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w672w675w678w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w684w687w690w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w696w699w702w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w709w712w715w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w721w724w727w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w733w736w739w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w745w748w751w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w757w760w763w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w120w123w126w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w769w772w775w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w781w784w787w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w793w796w799w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w805w808w811w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w817w820w823w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w829w832w835w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w841w844w847w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w853w856w859w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w865w868w871w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w877w880w883w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w132w135w138w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w889w892w895w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w901w904w907w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w913w916w919w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w925w928w931w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w937w940w943w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w949w952w955w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w961w964w967w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w973w976w979w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w985w988w991w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w997w1000w1003w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w144w147w150w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1009w1012w1015w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1021w1024w1027w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1033w1036w1039w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1045w1048w1051w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1057w1060w1063w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1069w1072w1075w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1081w1084w1087w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1093w1096w1099w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1105w1108w1111w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1117w1120w1123w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w156w159w162w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1129w1132w1135w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1141w1144w1147w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w1153w1156w1159w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w168w171w174w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1165w1168w1171w1174w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1178w1181w1184w1187w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1190w1193w1196w1199w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1202w1205w1208w1211w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1214w1217w1220w1223w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1226w1229w1232w1235w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1238w1241w1244w1247w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w59w62w65w68w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w180w183w186w189w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w192w195w198w201w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w204w207w210w213w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w216w219w222w225w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w228w231w234w237w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w240w243w246w249w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w252w255w258w261w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w264w267w270w273w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w276w279w282w285w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w288w291w294w297w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w72w75w78w81w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w300w303w306w309w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w312w315w318w321w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w324w327w330w333w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w336w339w342w345w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w348w351w354w357w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w360w363w366w369w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w372w375w378w381w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w384w387w390w393w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w396w399w402w405w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w408w411w414w417w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w84w87w90w93w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w420w423w426w429w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w432w435w438w441w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w444w447w450w453w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w456w459w462w465w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w468w471w474w477w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w480w483w486w489w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w492w495w498w501w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w504w507w510w513w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w516w519w522w525w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w528w531w534w537w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w96w99w102w105w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w540w543w546w549w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w552w555w558w561w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w564w567w570w573w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w576w579w582w585w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w588w591w594w597w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w600w603w606w609w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w612w615w618w621w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w624w627w630w633w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w636w639w642w645w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w648w651w654w657w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w108w111w114w117w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w660w663w666w669w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w672w675w678w681w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w684w687w690w693w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w696w699w702w705w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w709w712w715w718w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w721w724w727w730w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w733w736w739w742w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w745w748w751w754w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w757w760w763w766w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w120w123w126w129w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w769w772w775w778w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w781w784w787w790w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w793w796w799w802w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w805w808w811w814w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w817w820w823w826w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w829w832w835w838w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w841w844w847w850w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w853w856w859w862w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w865w868w871w874w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w877w880w883w886w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w132w135w138w141w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w889w892w895w898w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w901w904w907w910w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w913w916w919w922w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w925w928w931w934w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w937w940w943w946w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w949w952w955w958w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w961w964w967w970w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w973w976w979w982w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w985w988w991w994w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w997w1000w1003w1006w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w144w147w150w153w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1009w1012w1015w1018w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1021w1024w1027w1030w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1033w1036w1039w1042w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1045w1048w1051w1054w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1057w1060w1063w1066w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1069w1072w1075w1078w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1081w1084w1087w1090w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1093w1096w1099w1102w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1105w1108w1111w1114w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1117w1120w1123w1126w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w156w159w162w165w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1129w1132w1135w1138w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1141w1144w1147w1150w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w1153w1156w1159w1162w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ni_w_lg_w_lg_w_lg_w168w171w174w177w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_share_count_zero_flag_36q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_locked_0_15q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_locked_1_7q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_locked_2_6q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_locked_3_5q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_packet_in_progress_25q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_cmd_xbar_mux_005_share_count_0_26q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nO_w28w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1326m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1327m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1328m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1329m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1330m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1331m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1332m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1333m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_w_lg_dataout27w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_packet_in_progress_13m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_packet_in_progress_14m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_share_count_21m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_share_count_23m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_share_count_zero_flag_22m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_share_count_zero_flag_24m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_final_fpga_cmd_xbar_mux_005_add0_17_a	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_final_fpga_cmd_xbar_mux_005_add0_17_b	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_final_fpga_cmd_xbar_mux_005_add0_17_o	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_w_lg_w8w9w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1264w1286w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1270w1290w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1270w1277w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1276w1294w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1258w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1260w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1266w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1263w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1272w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1269w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1279w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1275w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w8w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_reset3w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1256w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1264w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1270w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1276w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w29w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w10w11w12w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w10w11w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w10w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1256w1257w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1256w1259w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1264w1265w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1270w1271w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1276w1278w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1262w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1268w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1274w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1377_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1382_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1387_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1393_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1398_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1374_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1379_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1384_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_3_1389_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_0_1321_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_1_1322_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_2_1323_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_3_1324_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_wideor0_1325_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_last_cycle_12_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_request_0_41_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_request_1_42_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_request_2_43_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_request_3_44_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_src_payload_0_667_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_src_payload_111_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_src_payload_213_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_src_payload_417_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_src_payload_621_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_cmd_xbar_mux_005_wideor1_54_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 SIGNAL  wire_w_sink0_channel_range1164w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1177w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1189w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1201w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1213w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1225w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1237w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range58w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range179w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range191w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range203w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range215w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range227w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range239w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range251w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range263w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range275w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range287w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range71w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range299w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range311w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range323w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range335w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range347w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range359w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range371w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range383w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range395w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range407w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range83w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range419w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range431w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range443w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range455w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range467w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range479w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range491w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range503w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range515w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range527w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range95w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range539w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range551w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range563w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range575w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range587w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range599w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range611w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range623w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range635w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range647w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range107w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range659w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range671w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range683w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range695w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range708w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range720w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range732w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range744w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range756w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range119w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range768w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range780w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range792w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range804w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range816w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range828w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range840w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range852w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range864w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range876w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range131w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range888w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range900w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range912w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range924w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range936w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range948w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range960w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range972w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range984w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range996w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range143w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1008w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1020w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1032w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1044w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1056w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1068w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1080w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1092w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1104w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1116w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range155w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1128w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1140w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1152w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range167w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1166w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1179w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1191w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1203w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1215w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1227w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1239w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range60w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range181w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range193w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range205w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range217w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range229w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range241w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range253w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range265w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range277w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range289w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range73w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range301w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range313w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range325w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range337w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range349w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range361w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range373w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range385w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range397w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range409w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range85w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range421w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range433w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range445w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range457w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range469w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range481w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range493w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range505w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range517w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range529w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range97w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range541w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range553w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range565w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range577w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range589w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range601w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range613w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range625w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range637w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range649w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range109w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range661w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range673w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range685w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range697w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range710w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range722w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range734w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range746w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range758w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range121w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range770w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range782w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range794w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range806w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range818w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range830w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range842w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range854w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range866w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range878w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range133w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range890w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range902w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range914w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range926w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range938w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range950w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range962w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range974w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range986w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range998w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range145w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1010w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1022w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1034w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1046w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1058w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1070w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1082w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1094w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1106w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1118w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range157w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1130w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1142w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1154w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range169w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1169w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1182w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1194w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1206w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1218w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1230w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1242w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range63w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range184w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range196w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range208w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range220w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range232w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range244w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range256w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range268w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range280w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range292w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range76w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range304w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range316w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range328w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range340w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range352w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range364w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range376w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range388w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range400w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range412w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range88w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range424w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range436w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range448w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range460w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range472w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range484w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range496w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range508w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range520w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range532w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range100w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range544w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range556w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range568w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range580w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range592w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range604w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range616w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range628w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range640w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range652w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range112w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range664w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range676w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range688w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range700w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range713w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range725w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range737w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range749w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range761w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range124w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range773w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range785w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range797w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range809w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range821w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range833w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range845w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range857w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range869w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range881w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range136w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range893w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range905w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range917w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range929w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range941w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range953w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range965w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range977w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range989w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1001w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range148w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1013w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1025w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1037w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1049w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1061w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1073w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1085w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1097w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1109w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1121w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range160w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1133w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1145w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1157w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range172w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1172w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1185w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1197w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1209w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1221w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1233w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_channel_range1245w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range66w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range187w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range199w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range211w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range223w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range235w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range247w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range259w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range271w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range283w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range295w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range79w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range307w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range319w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range331w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range343w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range355w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range367w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range379w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range391w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range403w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range415w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range91w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range427w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range439w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range451w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range463w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range475w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range487w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range499w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range511w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range523w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range535w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range103w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range547w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range559w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range571w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range583w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range595w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range607w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range619w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range631w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range643w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range655w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range115w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range667w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range679w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range691w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range703w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range716w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range728w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range740w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range752w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range764w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range127w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range776w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range788w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range800w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range812w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range824w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range836w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range848w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range860w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range872w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range884w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range139w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range896w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range908w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range920w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range932w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range944w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range956w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range968w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range980w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range992w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1004w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range151w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1016w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1028w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1040w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1052w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1064w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1076w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1088w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1100w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1112w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1124w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range163w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1136w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1148w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range1160w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink3_data_range175w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
 BEGIN

	wire_gnd <= '0';
	wire_w_lg_w8w9w(0) <= wire_w8w(0) AND s_wire_final_fpga_cmd_xbar_mux_005_src_payload_0_667_dataout;
	wire_w_lg_w1264w1286w(0) <= wire_w1264w(0) AND final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q;
	wire_w_lg_w1270w1290w(0) <= wire_w1270w(0) AND final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q;
	wire_w_lg_w1270w1277w(0) <= wire_w1270w(0) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1398_dataout;
	wire_w_lg_w1276w1294w(0) <= wire_w1276w(0) AND final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q;
	wire_w1258w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_0_41_dataout AND wire_w_lg_w1256w1257w(0);
	wire_w1260w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_0_41_dataout AND wire_w_lg_w1256w1259w(0);
	wire_w1266w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_1_42_dataout AND wire_w_lg_w1264w1265w(0);
	wire_w1263w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_1_42_dataout AND wire_w1262w(0);
	wire_w1272w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_2_43_dataout AND wire_w_lg_w1270w1271w(0);
	wire_w1269w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_2_43_dataout AND wire_w1268w(0);
	wire_w1279w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_3_44_dataout AND wire_w_lg_w1276w1278w(0);
	wire_w1275w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_request_3_44_dataout AND wire_w1274w(0);
	wire_w8w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_wideor1_54_dataout AND src_ready;
	wire_w_lg_reset3w(0) <= NOT reset;
	wire_w1256w(0) <= NOT s_wire_final_fpga_cmd_xbar_mux_005_request_0_41_dataout;
	wire_w1264w(0) <= NOT s_wire_final_fpga_cmd_xbar_mux_005_request_1_42_dataout;
	wire_w1270w(0) <= NOT s_wire_final_fpga_cmd_xbar_mux_005_request_2_43_dataout;
	wire_w1276w(0) <= NOT s_wire_final_fpga_cmd_xbar_mux_005_request_3_44_dataout;
	wire_w29w(0) <= NOT s_wire_final_fpga_cmd_xbar_mux_005_wideor1_54_dataout;
	wire_w_lg_w_lg_w10w11w12w(0) <= wire_w_lg_w10w11w(0) OR s_wire_final_fpga_cmd_xbar_mux_005_src_payload_621_dataout;
	wire_w_lg_w10w11w(0) <= wire_w10w(0) OR s_wire_final_fpga_cmd_xbar_mux_005_src_payload_417_dataout;
	wire_w10w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_src_payload_111_dataout OR s_wire_final_fpga_cmd_xbar_mux_005_src_payload_213_dataout;
	wire_w_lg_w1256w1257w(0) <= wire_w1256w(0) XOR final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q;
	wire_w_lg_w1256w1259w(0) <= wire_w1256w(0) XOR s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_3_1389_dataout;
	wire_w_lg_w1264w1265w(0) <= wire_w1264w(0) XOR s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1393_dataout;
	wire_w_lg_w1270w1271w(0) <= wire_w1270w(0) XOR s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1398_dataout;
	wire_w_lg_w1276w1278w(0) <= wire_w1276w(0) XOR wire_w_lg_w1270w1277w(0);
	wire_w1262w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1374_dataout XOR s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1377_dataout;
	wire_w1268w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1379_dataout XOR s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1382_dataout;
	wire_w1274w(0) <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1384_dataout XOR s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1387_dataout;
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1377_dataout <= (wire_w1264w(0) XOR final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q);
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1382_dataout <= (wire_w1270w(0) XOR final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q);
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1387_dataout <= (wire_w1276w(0) XOR final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q);
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1393_dataout <= (wire_w1256w(0) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_3_1389_dataout);
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1398_dataout <= (wire_w1264w(0) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1393_dataout);
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1374_dataout <= (wire_w1256w(0) AND final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q);
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1379_dataout <= (wire_w_lg_w1264w1286w(0) OR (s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1374_dataout AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1377_dataout));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1384_dataout <= (wire_w_lg_w1270w1290w(0) OR (s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1379_dataout AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1382_dataout));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_3_1389_dataout <= (wire_w_lg_w1276w1294w(0) OR (s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1384_dataout AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1387_dataout));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_0_1321_dataout <= (wire_w1258w(0) OR wire_w1260w(0));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_1_1322_dataout <= (wire_w1263w(0) OR wire_w1266w(0));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_2_1323_dataout <= (wire_w1269w(0) OR wire_w1272w(0));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_3_1324_dataout <= (wire_w1275w(0) OR wire_w1279w(0));
	s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_wideor0_1325_dataout <= (((s_wire_final_fpga_cmd_xbar_mux_005_request_0_41_dataout OR s_wire_final_fpga_cmd_xbar_mux_005_request_1_42_dataout) OR s_wire_final_fpga_cmd_xbar_mux_005_request_2_43_dataout) OR s_wire_final_fpga_cmd_xbar_mux_005_request_3_44_dataout);
	s_wire_final_fpga_cmd_xbar_mux_005_last_cycle_12_dataout <= (wire_w_lg_w8w9w(0) AND (NOT wire_w_lg_w_lg_w10w11w12w(0)));
	s_wire_final_fpga_cmd_xbar_mux_005_request_0_41_dataout <= (final_fpga_cmd_xbar_mux_005_locked_0_15q OR sink0_valid);
	s_wire_final_fpga_cmd_xbar_mux_005_request_1_42_dataout <= (final_fpga_cmd_xbar_mux_005_locked_1_7q OR sink1_valid);
	s_wire_final_fpga_cmd_xbar_mux_005_request_2_43_dataout <= (final_fpga_cmd_xbar_mux_005_locked_2_6q OR sink2_valid);
	s_wire_final_fpga_cmd_xbar_mux_005_request_3_44_dataout <= (final_fpga_cmd_xbar_mux_005_locked_3_5q OR sink3_valid);
	s_wire_final_fpga_cmd_xbar_mux_005_src_payload_0_667_dataout <= ((((final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND sink0_endofpacket) OR (final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND sink1_endofpacket)) OR (final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND sink2_endofpacket)) OR (final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND sink3_endofpacket));
	s_wire_final_fpga_cmd_xbar_mux_005_src_payload_111_dataout <= (final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND sink0_data(54));
	s_wire_final_fpga_cmd_xbar_mux_005_src_payload_213_dataout <= (final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND sink1_data(54));
	s_wire_final_fpga_cmd_xbar_mux_005_src_payload_417_dataout <= (final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND sink2_data(54));
	s_wire_final_fpga_cmd_xbar_mux_005_src_payload_621_dataout <= (final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND sink3_data(54));
	s_wire_final_fpga_cmd_xbar_mux_005_wideor1_54_dataout <= ((((final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND sink0_valid) OR (final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND sink1_valid)) OR (final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND sink2_valid)) OR (final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND sink3_valid));
	s_wire_vcc <= '1';
	sink0_ready <= (final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND src_ready);
	sink1_ready <= (final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND src_ready);
	sink2_ready <= (final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND src_ready);
	sink3_ready <= (final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND src_ready);
	src_channel <= ( wire_ni_w_lg_w_lg_w_lg_w1238w1241w1244w1247w & wire_ni_w_lg_w_lg_w_lg_w1226w1229w1232w1235w & wire_ni_w_lg_w_lg_w_lg_w1214w1217w1220w1223w & wire_ni_w_lg_w_lg_w_lg_w1202w1205w1208w1211w & wire_ni_w_lg_w_lg_w_lg_w1190w1193w1196w1199w & wire_ni_w_lg_w_lg_w_lg_w1178w1181w1184w1187w & wire_ni_w_lg_w_lg_w_lg_w1165w1168w1171w1174w);
	src_data <= ( wire_ni_w_lg_w_lg_w_lg_w1153w1156w1159w1162w & wire_ni_w_lg_w_lg_w_lg_w1141w1144w1147w1150w & wire_ni_w_lg_w_lg_w_lg_w1129w1132w1135w1138w & wire_ni_w_lg_w_lg_w_lg_w1117w1120w1123w1126w & wire_ni_w_lg_w_lg_w_lg_w1105w1108w1111w1114w & wire_ni_w_lg_w_lg_w_lg_w1093w1096w1099w1102w & wire_ni_w_lg_w_lg_w_lg_w1081w1084w1087w1090w & wire_ni_w_lg_w_lg_w_lg_w1069w1072w1075w1078w & wire_ni_w_lg_w_lg_w_lg_w1057w1060w1063w1066w & wire_ni_w_lg_w_lg_w_lg_w1045w1048w1051w1054w & wire_ni_w_lg_w_lg_w_lg_w1033w1036w1039w1042w & wire_ni_w_lg_w_lg_w_lg_w1021w1024w1027w1030w & wire_ni_w_lg_w_lg_w_lg_w1009w1012w1015w1018w & wire_ni_w_lg_w_lg_w_lg_w997w1000w1003w1006w & wire_ni_w_lg_w_lg_w_lg_w985w988w991w994w & wire_ni_w_lg_w_lg_w_lg_w973w976w979w982w & wire_ni_w_lg_w_lg_w_lg_w961w964w967w970w & wire_ni_w_lg_w_lg_w_lg_w949w952w955w958w & wire_ni_w_lg_w_lg_w_lg_w937w940w943w946w & wire_ni_w_lg_w_lg_w_lg_w925w928w931w934w & wire_ni_w_lg_w_lg_w_lg_w913w916w919w922w & wire_ni_w_lg_w_lg_w_lg_w901w904w907w910w & wire_ni_w_lg_w_lg_w_lg_w889w892w895w898w & wire_ni_w_lg_w_lg_w_lg_w877w880w883w886w & wire_ni_w_lg_w_lg_w_lg_w865w868w871w874w & wire_ni_w_lg_w_lg_w_lg_w853w856w859w862w & wire_ni_w_lg_w_lg_w_lg_w841w844w847w850w & wire_ni_w_lg_w_lg_w_lg_w829w832w835w838w & wire_ni_w_lg_w_lg_w_lg_w817w820w823w826w & wire_ni_w_lg_w_lg_w_lg_w805w808w811w814w & wire_ni_w_lg_w_lg_w_lg_w793w796w799w802w & wire_ni_w_lg_w_lg_w_lg_w781w784w787w790w & wire_ni_w_lg_w_lg_w_lg_w769w772w775w778w & wire_ni_w_lg_w_lg_w_lg_w757w760w763w766w & wire_ni_w_lg_w_lg_w_lg_w745w748w751w754w & wire_ni_w_lg_w_lg_w_lg_w733w736w739w742w & wire_ni_w_lg_w_lg_w_lg_w721w724w727w730w & wire_ni_w_lg_w_lg_w_lg_w709w712w715w718w & wire_w_lg_w_lg_w10w11w12w & wire_ni_w_lg_w_lg_w_lg_w696w699w702w705w & wire_ni_w_lg_w_lg_w_lg_w684w687w690w693w & wire_ni_w_lg_w_lg_w_lg_w672w675w678w681w & wire_ni_w_lg_w_lg_w_lg_w660w663w666w669w & wire_ni_w_lg_w_lg_w_lg_w648w651w654w657w & wire_ni_w_lg_w_lg_w_lg_w636w639w642w645w & wire_ni_w_lg_w_lg_w_lg_w624w627w630w633w & wire_ni_w_lg_w_lg_w_lg_w612w615w618w621w
 & wire_ni_w_lg_w_lg_w_lg_w600w603w606w609w & wire_ni_w_lg_w_lg_w_lg_w588w591w594w597w & wire_ni_w_lg_w_lg_w_lg_w576w579w582w585w & wire_ni_w_lg_w_lg_w_lg_w564w567w570w573w & wire_ni_w_lg_w_lg_w_lg_w552w555w558w561w & wire_ni_w_lg_w_lg_w_lg_w540w543w546w549w & wire_ni_w_lg_w_lg_w_lg_w528w531w534w537w & wire_ni_w_lg_w_lg_w_lg_w516w519w522w525w & wire_ni_w_lg_w_lg_w_lg_w504w507w510w513w & wire_ni_w_lg_w_lg_w_lg_w492w495w498w501w & wire_ni_w_lg_w_lg_w_lg_w480w483w486w489w & wire_ni_w_lg_w_lg_w_lg_w468w471w474w477w & wire_ni_w_lg_w_lg_w_lg_w456w459w462w465w & wire_ni_w_lg_w_lg_w_lg_w444w447w450w453w & wire_ni_w_lg_w_lg_w_lg_w432w435w438w441w & wire_ni_w_lg_w_lg_w_lg_w420w423w426w429w & wire_ni_w_lg_w_lg_w_lg_w408w411w414w417w & wire_ni_w_lg_w_lg_w_lg_w396w399w402w405w & wire_ni_w_lg_w_lg_w_lg_w384w387w390w393w & wire_ni_w_lg_w_lg_w_lg_w372w375w378w381w & wire_ni_w_lg_w_lg_w_lg_w360w363w366w369w & wire_ni_w_lg_w_lg_w_lg_w348w351w354w357w & wire_ni_w_lg_w_lg_w_lg_w336w339w342w345w & wire_ni_w_lg_w_lg_w_lg_w324w327w330w333w & wire_ni_w_lg_w_lg_w_lg_w312w315w318w321w & wire_ni_w_lg_w_lg_w_lg_w300w303w306w309w & wire_ni_w_lg_w_lg_w_lg_w288w291w294w297w & wire_ni_w_lg_w_lg_w_lg_w276w279w282w285w & wire_ni_w_lg_w_lg_w_lg_w264w267w270w273w & wire_ni_w_lg_w_lg_w_lg_w252w255w258w261w & wire_ni_w_lg_w_lg_w_lg_w240w243w246w249w & wire_ni_w_lg_w_lg_w_lg_w228w231w234w237w & wire_ni_w_lg_w_lg_w_lg_w216w219w222w225w & wire_ni_w_lg_w_lg_w_lg_w204w207w210w213w & wire_ni_w_lg_w_lg_w_lg_w192w195w198w201w & wire_ni_w_lg_w_lg_w_lg_w180w183w186w189w & wire_ni_w_lg_w_lg_w_lg_w168w171w174w177w & wire_ni_w_lg_w_lg_w_lg_w156w159w162w165w & wire_ni_w_lg_w_lg_w_lg_w144w147w150w153w & wire_ni_w_lg_w_lg_w_lg_w132w135w138w141w & wire_ni_w_lg_w_lg_w_lg_w120w123w126w129w & wire_ni_w_lg_w_lg_w_lg_w108w111w114w117w & wire_ni_w_lg_w_lg_w_lg_w96w99w102w105w & wire_ni_w_lg_w_lg_w_lg_w84w87w90w93w & wire_ni_w_lg_w_lg_w_lg_w72w75w78w81w & wire_ni_w_lg_w_lg_w_lg_w59w62w65w68w);
	src_endofpacket <= s_wire_final_fpga_cmd_xbar_mux_005_src_payload_0_667_dataout;
	src_startofpacket <= ((((final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND sink0_startofpacket) OR (final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND sink1_startofpacket)) OR (final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND sink2_startofpacket)) OR (final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND sink3_startofpacket));
	src_valid <= s_wire_final_fpga_cmd_xbar_mux_005_wideor1_54_dataout;
	wire_w_sink0_channel_range1164w(0) <= sink0_channel(0);
	wire_w_sink0_channel_range1177w(0) <= sink0_channel(1);
	wire_w_sink0_channel_range1189w(0) <= sink0_channel(2);
	wire_w_sink0_channel_range1201w(0) <= sink0_channel(3);
	wire_w_sink0_channel_range1213w(0) <= sink0_channel(4);
	wire_w_sink0_channel_range1225w(0) <= sink0_channel(5);
	wire_w_sink0_channel_range1237w(0) <= sink0_channel(6);
	wire_w_sink0_data_range58w(0) <= sink0_data(0);
	wire_w_sink0_data_range179w(0) <= sink0_data(10);
	wire_w_sink0_data_range191w(0) <= sink0_data(11);
	wire_w_sink0_data_range203w(0) <= sink0_data(12);
	wire_w_sink0_data_range215w(0) <= sink0_data(13);
	wire_w_sink0_data_range227w(0) <= sink0_data(14);
	wire_w_sink0_data_range239w(0) <= sink0_data(15);
	wire_w_sink0_data_range251w(0) <= sink0_data(16);
	wire_w_sink0_data_range263w(0) <= sink0_data(17);
	wire_w_sink0_data_range275w(0) <= sink0_data(18);
	wire_w_sink0_data_range287w(0) <= sink0_data(19);
	wire_w_sink0_data_range71w(0) <= sink0_data(1);
	wire_w_sink0_data_range299w(0) <= sink0_data(20);
	wire_w_sink0_data_range311w(0) <= sink0_data(21);
	wire_w_sink0_data_range323w(0) <= sink0_data(22);
	wire_w_sink0_data_range335w(0) <= sink0_data(23);
	wire_w_sink0_data_range347w(0) <= sink0_data(24);
	wire_w_sink0_data_range359w(0) <= sink0_data(25);
	wire_w_sink0_data_range371w(0) <= sink0_data(26);
	wire_w_sink0_data_range383w(0) <= sink0_data(27);
	wire_w_sink0_data_range395w(0) <= sink0_data(28);
	wire_w_sink0_data_range407w(0) <= sink0_data(29);
	wire_w_sink0_data_range83w(0) <= sink0_data(2);
	wire_w_sink0_data_range419w(0) <= sink0_data(30);
	wire_w_sink0_data_range431w(0) <= sink0_data(31);
	wire_w_sink0_data_range443w(0) <= sink0_data(32);
	wire_w_sink0_data_range455w(0) <= sink0_data(33);
	wire_w_sink0_data_range467w(0) <= sink0_data(34);
	wire_w_sink0_data_range479w(0) <= sink0_data(35);
	wire_w_sink0_data_range491w(0) <= sink0_data(36);
	wire_w_sink0_data_range503w(0) <= sink0_data(37);
	wire_w_sink0_data_range515w(0) <= sink0_data(38);
	wire_w_sink0_data_range527w(0) <= sink0_data(39);
	wire_w_sink0_data_range95w(0) <= sink0_data(3);
	wire_w_sink0_data_range539w(0) <= sink0_data(40);
	wire_w_sink0_data_range551w(0) <= sink0_data(41);
	wire_w_sink0_data_range563w(0) <= sink0_data(42);
	wire_w_sink0_data_range575w(0) <= sink0_data(43);
	wire_w_sink0_data_range587w(0) <= sink0_data(44);
	wire_w_sink0_data_range599w(0) <= sink0_data(45);
	wire_w_sink0_data_range611w(0) <= sink0_data(46);
	wire_w_sink0_data_range623w(0) <= sink0_data(47);
	wire_w_sink0_data_range635w(0) <= sink0_data(48);
	wire_w_sink0_data_range647w(0) <= sink0_data(49);
	wire_w_sink0_data_range107w(0) <= sink0_data(4);
	wire_w_sink0_data_range659w(0) <= sink0_data(50);
	wire_w_sink0_data_range671w(0) <= sink0_data(51);
	wire_w_sink0_data_range683w(0) <= sink0_data(52);
	wire_w_sink0_data_range695w(0) <= sink0_data(53);
	wire_w_sink0_data_range708w(0) <= sink0_data(55);
	wire_w_sink0_data_range720w(0) <= sink0_data(56);
	wire_w_sink0_data_range732w(0) <= sink0_data(57);
	wire_w_sink0_data_range744w(0) <= sink0_data(58);
	wire_w_sink0_data_range756w(0) <= sink0_data(59);
	wire_w_sink0_data_range119w(0) <= sink0_data(5);
	wire_w_sink0_data_range768w(0) <= sink0_data(60);
	wire_w_sink0_data_range780w(0) <= sink0_data(61);
	wire_w_sink0_data_range792w(0) <= sink0_data(62);
	wire_w_sink0_data_range804w(0) <= sink0_data(63);
	wire_w_sink0_data_range816w(0) <= sink0_data(64);
	wire_w_sink0_data_range828w(0) <= sink0_data(65);
	wire_w_sink0_data_range840w(0) <= sink0_data(66);
	wire_w_sink0_data_range852w(0) <= sink0_data(67);
	wire_w_sink0_data_range864w(0) <= sink0_data(68);
	wire_w_sink0_data_range876w(0) <= sink0_data(69);
	wire_w_sink0_data_range131w(0) <= sink0_data(6);
	wire_w_sink0_data_range888w(0) <= sink0_data(70);
	wire_w_sink0_data_range900w(0) <= sink0_data(71);
	wire_w_sink0_data_range912w(0) <= sink0_data(72);
	wire_w_sink0_data_range924w(0) <= sink0_data(73);
	wire_w_sink0_data_range936w(0) <= sink0_data(74);
	wire_w_sink0_data_range948w(0) <= sink0_data(75);
	wire_w_sink0_data_range960w(0) <= sink0_data(76);
	wire_w_sink0_data_range972w(0) <= sink0_data(77);
	wire_w_sink0_data_range984w(0) <= sink0_data(78);
	wire_w_sink0_data_range996w(0) <= sink0_data(79);
	wire_w_sink0_data_range143w(0) <= sink0_data(7);
	wire_w_sink0_data_range1008w(0) <= sink0_data(80);
	wire_w_sink0_data_range1020w(0) <= sink0_data(81);
	wire_w_sink0_data_range1032w(0) <= sink0_data(82);
	wire_w_sink0_data_range1044w(0) <= sink0_data(83);
	wire_w_sink0_data_range1056w(0) <= sink0_data(84);
	wire_w_sink0_data_range1068w(0) <= sink0_data(85);
	wire_w_sink0_data_range1080w(0) <= sink0_data(86);
	wire_w_sink0_data_range1092w(0) <= sink0_data(87);
	wire_w_sink0_data_range1104w(0) <= sink0_data(88);
	wire_w_sink0_data_range1116w(0) <= sink0_data(89);
	wire_w_sink0_data_range155w(0) <= sink0_data(8);
	wire_w_sink0_data_range1128w(0) <= sink0_data(90);
	wire_w_sink0_data_range1140w(0) <= sink0_data(91);
	wire_w_sink0_data_range1152w(0) <= sink0_data(92);
	wire_w_sink0_data_range167w(0) <= sink0_data(9);
	wire_w_sink1_channel_range1166w(0) <= sink1_channel(0);
	wire_w_sink1_channel_range1179w(0) <= sink1_channel(1);
	wire_w_sink1_channel_range1191w(0) <= sink1_channel(2);
	wire_w_sink1_channel_range1203w(0) <= sink1_channel(3);
	wire_w_sink1_channel_range1215w(0) <= sink1_channel(4);
	wire_w_sink1_channel_range1227w(0) <= sink1_channel(5);
	wire_w_sink1_channel_range1239w(0) <= sink1_channel(6);
	wire_w_sink1_data_range60w(0) <= sink1_data(0);
	wire_w_sink1_data_range181w(0) <= sink1_data(10);
	wire_w_sink1_data_range193w(0) <= sink1_data(11);
	wire_w_sink1_data_range205w(0) <= sink1_data(12);
	wire_w_sink1_data_range217w(0) <= sink1_data(13);
	wire_w_sink1_data_range229w(0) <= sink1_data(14);
	wire_w_sink1_data_range241w(0) <= sink1_data(15);
	wire_w_sink1_data_range253w(0) <= sink1_data(16);
	wire_w_sink1_data_range265w(0) <= sink1_data(17);
	wire_w_sink1_data_range277w(0) <= sink1_data(18);
	wire_w_sink1_data_range289w(0) <= sink1_data(19);
	wire_w_sink1_data_range73w(0) <= sink1_data(1);
	wire_w_sink1_data_range301w(0) <= sink1_data(20);
	wire_w_sink1_data_range313w(0) <= sink1_data(21);
	wire_w_sink1_data_range325w(0) <= sink1_data(22);
	wire_w_sink1_data_range337w(0) <= sink1_data(23);
	wire_w_sink1_data_range349w(0) <= sink1_data(24);
	wire_w_sink1_data_range361w(0) <= sink1_data(25);
	wire_w_sink1_data_range373w(0) <= sink1_data(26);
	wire_w_sink1_data_range385w(0) <= sink1_data(27);
	wire_w_sink1_data_range397w(0) <= sink1_data(28);
	wire_w_sink1_data_range409w(0) <= sink1_data(29);
	wire_w_sink1_data_range85w(0) <= sink1_data(2);
	wire_w_sink1_data_range421w(0) <= sink1_data(30);
	wire_w_sink1_data_range433w(0) <= sink1_data(31);
	wire_w_sink1_data_range445w(0) <= sink1_data(32);
	wire_w_sink1_data_range457w(0) <= sink1_data(33);
	wire_w_sink1_data_range469w(0) <= sink1_data(34);
	wire_w_sink1_data_range481w(0) <= sink1_data(35);
	wire_w_sink1_data_range493w(0) <= sink1_data(36);
	wire_w_sink1_data_range505w(0) <= sink1_data(37);
	wire_w_sink1_data_range517w(0) <= sink1_data(38);
	wire_w_sink1_data_range529w(0) <= sink1_data(39);
	wire_w_sink1_data_range97w(0) <= sink1_data(3);
	wire_w_sink1_data_range541w(0) <= sink1_data(40);
	wire_w_sink1_data_range553w(0) <= sink1_data(41);
	wire_w_sink1_data_range565w(0) <= sink1_data(42);
	wire_w_sink1_data_range577w(0) <= sink1_data(43);
	wire_w_sink1_data_range589w(0) <= sink1_data(44);
	wire_w_sink1_data_range601w(0) <= sink1_data(45);
	wire_w_sink1_data_range613w(0) <= sink1_data(46);
	wire_w_sink1_data_range625w(0) <= sink1_data(47);
	wire_w_sink1_data_range637w(0) <= sink1_data(48);
	wire_w_sink1_data_range649w(0) <= sink1_data(49);
	wire_w_sink1_data_range109w(0) <= sink1_data(4);
	wire_w_sink1_data_range661w(0) <= sink1_data(50);
	wire_w_sink1_data_range673w(0) <= sink1_data(51);
	wire_w_sink1_data_range685w(0) <= sink1_data(52);
	wire_w_sink1_data_range697w(0) <= sink1_data(53);
	wire_w_sink1_data_range710w(0) <= sink1_data(55);
	wire_w_sink1_data_range722w(0) <= sink1_data(56);
	wire_w_sink1_data_range734w(0) <= sink1_data(57);
	wire_w_sink1_data_range746w(0) <= sink1_data(58);
	wire_w_sink1_data_range758w(0) <= sink1_data(59);
	wire_w_sink1_data_range121w(0) <= sink1_data(5);
	wire_w_sink1_data_range770w(0) <= sink1_data(60);
	wire_w_sink1_data_range782w(0) <= sink1_data(61);
	wire_w_sink1_data_range794w(0) <= sink1_data(62);
	wire_w_sink1_data_range806w(0) <= sink1_data(63);
	wire_w_sink1_data_range818w(0) <= sink1_data(64);
	wire_w_sink1_data_range830w(0) <= sink1_data(65);
	wire_w_sink1_data_range842w(0) <= sink1_data(66);
	wire_w_sink1_data_range854w(0) <= sink1_data(67);
	wire_w_sink1_data_range866w(0) <= sink1_data(68);
	wire_w_sink1_data_range878w(0) <= sink1_data(69);
	wire_w_sink1_data_range133w(0) <= sink1_data(6);
	wire_w_sink1_data_range890w(0) <= sink1_data(70);
	wire_w_sink1_data_range902w(0) <= sink1_data(71);
	wire_w_sink1_data_range914w(0) <= sink1_data(72);
	wire_w_sink1_data_range926w(0) <= sink1_data(73);
	wire_w_sink1_data_range938w(0) <= sink1_data(74);
	wire_w_sink1_data_range950w(0) <= sink1_data(75);
	wire_w_sink1_data_range962w(0) <= sink1_data(76);
	wire_w_sink1_data_range974w(0) <= sink1_data(77);
	wire_w_sink1_data_range986w(0) <= sink1_data(78);
	wire_w_sink1_data_range998w(0) <= sink1_data(79);
	wire_w_sink1_data_range145w(0) <= sink1_data(7);
	wire_w_sink1_data_range1010w(0) <= sink1_data(80);
	wire_w_sink1_data_range1022w(0) <= sink1_data(81);
	wire_w_sink1_data_range1034w(0) <= sink1_data(82);
	wire_w_sink1_data_range1046w(0) <= sink1_data(83);
	wire_w_sink1_data_range1058w(0) <= sink1_data(84);
	wire_w_sink1_data_range1070w(0) <= sink1_data(85);
	wire_w_sink1_data_range1082w(0) <= sink1_data(86);
	wire_w_sink1_data_range1094w(0) <= sink1_data(87);
	wire_w_sink1_data_range1106w(0) <= sink1_data(88);
	wire_w_sink1_data_range1118w(0) <= sink1_data(89);
	wire_w_sink1_data_range157w(0) <= sink1_data(8);
	wire_w_sink1_data_range1130w(0) <= sink1_data(90);
	wire_w_sink1_data_range1142w(0) <= sink1_data(91);
	wire_w_sink1_data_range1154w(0) <= sink1_data(92);
	wire_w_sink1_data_range169w(0) <= sink1_data(9);
	wire_w_sink2_channel_range1169w(0) <= sink2_channel(0);
	wire_w_sink2_channel_range1182w(0) <= sink2_channel(1);
	wire_w_sink2_channel_range1194w(0) <= sink2_channel(2);
	wire_w_sink2_channel_range1206w(0) <= sink2_channel(3);
	wire_w_sink2_channel_range1218w(0) <= sink2_channel(4);
	wire_w_sink2_channel_range1230w(0) <= sink2_channel(5);
	wire_w_sink2_channel_range1242w(0) <= sink2_channel(6);
	wire_w_sink2_data_range63w(0) <= sink2_data(0);
	wire_w_sink2_data_range184w(0) <= sink2_data(10);
	wire_w_sink2_data_range196w(0) <= sink2_data(11);
	wire_w_sink2_data_range208w(0) <= sink2_data(12);
	wire_w_sink2_data_range220w(0) <= sink2_data(13);
	wire_w_sink2_data_range232w(0) <= sink2_data(14);
	wire_w_sink2_data_range244w(0) <= sink2_data(15);
	wire_w_sink2_data_range256w(0) <= sink2_data(16);
	wire_w_sink2_data_range268w(0) <= sink2_data(17);
	wire_w_sink2_data_range280w(0) <= sink2_data(18);
	wire_w_sink2_data_range292w(0) <= sink2_data(19);
	wire_w_sink2_data_range76w(0) <= sink2_data(1);
	wire_w_sink2_data_range304w(0) <= sink2_data(20);
	wire_w_sink2_data_range316w(0) <= sink2_data(21);
	wire_w_sink2_data_range328w(0) <= sink2_data(22);
	wire_w_sink2_data_range340w(0) <= sink2_data(23);
	wire_w_sink2_data_range352w(0) <= sink2_data(24);
	wire_w_sink2_data_range364w(0) <= sink2_data(25);
	wire_w_sink2_data_range376w(0) <= sink2_data(26);
	wire_w_sink2_data_range388w(0) <= sink2_data(27);
	wire_w_sink2_data_range400w(0) <= sink2_data(28);
	wire_w_sink2_data_range412w(0) <= sink2_data(29);
	wire_w_sink2_data_range88w(0) <= sink2_data(2);
	wire_w_sink2_data_range424w(0) <= sink2_data(30);
	wire_w_sink2_data_range436w(0) <= sink2_data(31);
	wire_w_sink2_data_range448w(0) <= sink2_data(32);
	wire_w_sink2_data_range460w(0) <= sink2_data(33);
	wire_w_sink2_data_range472w(0) <= sink2_data(34);
	wire_w_sink2_data_range484w(0) <= sink2_data(35);
	wire_w_sink2_data_range496w(0) <= sink2_data(36);
	wire_w_sink2_data_range508w(0) <= sink2_data(37);
	wire_w_sink2_data_range520w(0) <= sink2_data(38);
	wire_w_sink2_data_range532w(0) <= sink2_data(39);
	wire_w_sink2_data_range100w(0) <= sink2_data(3);
	wire_w_sink2_data_range544w(0) <= sink2_data(40);
	wire_w_sink2_data_range556w(0) <= sink2_data(41);
	wire_w_sink2_data_range568w(0) <= sink2_data(42);
	wire_w_sink2_data_range580w(0) <= sink2_data(43);
	wire_w_sink2_data_range592w(0) <= sink2_data(44);
	wire_w_sink2_data_range604w(0) <= sink2_data(45);
	wire_w_sink2_data_range616w(0) <= sink2_data(46);
	wire_w_sink2_data_range628w(0) <= sink2_data(47);
	wire_w_sink2_data_range640w(0) <= sink2_data(48);
	wire_w_sink2_data_range652w(0) <= sink2_data(49);
	wire_w_sink2_data_range112w(0) <= sink2_data(4);
	wire_w_sink2_data_range664w(0) <= sink2_data(50);
	wire_w_sink2_data_range676w(0) <= sink2_data(51);
	wire_w_sink2_data_range688w(0) <= sink2_data(52);
	wire_w_sink2_data_range700w(0) <= sink2_data(53);
	wire_w_sink2_data_range713w(0) <= sink2_data(55);
	wire_w_sink2_data_range725w(0) <= sink2_data(56);
	wire_w_sink2_data_range737w(0) <= sink2_data(57);
	wire_w_sink2_data_range749w(0) <= sink2_data(58);
	wire_w_sink2_data_range761w(0) <= sink2_data(59);
	wire_w_sink2_data_range124w(0) <= sink2_data(5);
	wire_w_sink2_data_range773w(0) <= sink2_data(60);
	wire_w_sink2_data_range785w(0) <= sink2_data(61);
	wire_w_sink2_data_range797w(0) <= sink2_data(62);
	wire_w_sink2_data_range809w(0) <= sink2_data(63);
	wire_w_sink2_data_range821w(0) <= sink2_data(64);
	wire_w_sink2_data_range833w(0) <= sink2_data(65);
	wire_w_sink2_data_range845w(0) <= sink2_data(66);
	wire_w_sink2_data_range857w(0) <= sink2_data(67);
	wire_w_sink2_data_range869w(0) <= sink2_data(68);
	wire_w_sink2_data_range881w(0) <= sink2_data(69);
	wire_w_sink2_data_range136w(0) <= sink2_data(6);
	wire_w_sink2_data_range893w(0) <= sink2_data(70);
	wire_w_sink2_data_range905w(0) <= sink2_data(71);
	wire_w_sink2_data_range917w(0) <= sink2_data(72);
	wire_w_sink2_data_range929w(0) <= sink2_data(73);
	wire_w_sink2_data_range941w(0) <= sink2_data(74);
	wire_w_sink2_data_range953w(0) <= sink2_data(75);
	wire_w_sink2_data_range965w(0) <= sink2_data(76);
	wire_w_sink2_data_range977w(0) <= sink2_data(77);
	wire_w_sink2_data_range989w(0) <= sink2_data(78);
	wire_w_sink2_data_range1001w(0) <= sink2_data(79);
	wire_w_sink2_data_range148w(0) <= sink2_data(7);
	wire_w_sink2_data_range1013w(0) <= sink2_data(80);
	wire_w_sink2_data_range1025w(0) <= sink2_data(81);
	wire_w_sink2_data_range1037w(0) <= sink2_data(82);
	wire_w_sink2_data_range1049w(0) <= sink2_data(83);
	wire_w_sink2_data_range1061w(0) <= sink2_data(84);
	wire_w_sink2_data_range1073w(0) <= sink2_data(85);
	wire_w_sink2_data_range1085w(0) <= sink2_data(86);
	wire_w_sink2_data_range1097w(0) <= sink2_data(87);
	wire_w_sink2_data_range1109w(0) <= sink2_data(88);
	wire_w_sink2_data_range1121w(0) <= sink2_data(89);
	wire_w_sink2_data_range160w(0) <= sink2_data(8);
	wire_w_sink2_data_range1133w(0) <= sink2_data(90);
	wire_w_sink2_data_range1145w(0) <= sink2_data(91);
	wire_w_sink2_data_range1157w(0) <= sink2_data(92);
	wire_w_sink2_data_range172w(0) <= sink2_data(9);
	wire_w_sink3_channel_range1172w(0) <= sink3_channel(0);
	wire_w_sink3_channel_range1185w(0) <= sink3_channel(1);
	wire_w_sink3_channel_range1197w(0) <= sink3_channel(2);
	wire_w_sink3_channel_range1209w(0) <= sink3_channel(3);
	wire_w_sink3_channel_range1221w(0) <= sink3_channel(4);
	wire_w_sink3_channel_range1233w(0) <= sink3_channel(5);
	wire_w_sink3_channel_range1245w(0) <= sink3_channel(6);
	wire_w_sink3_data_range66w(0) <= sink3_data(0);
	wire_w_sink3_data_range187w(0) <= sink3_data(10);
	wire_w_sink3_data_range199w(0) <= sink3_data(11);
	wire_w_sink3_data_range211w(0) <= sink3_data(12);
	wire_w_sink3_data_range223w(0) <= sink3_data(13);
	wire_w_sink3_data_range235w(0) <= sink3_data(14);
	wire_w_sink3_data_range247w(0) <= sink3_data(15);
	wire_w_sink3_data_range259w(0) <= sink3_data(16);
	wire_w_sink3_data_range271w(0) <= sink3_data(17);
	wire_w_sink3_data_range283w(0) <= sink3_data(18);
	wire_w_sink3_data_range295w(0) <= sink3_data(19);
	wire_w_sink3_data_range79w(0) <= sink3_data(1);
	wire_w_sink3_data_range307w(0) <= sink3_data(20);
	wire_w_sink3_data_range319w(0) <= sink3_data(21);
	wire_w_sink3_data_range331w(0) <= sink3_data(22);
	wire_w_sink3_data_range343w(0) <= sink3_data(23);
	wire_w_sink3_data_range355w(0) <= sink3_data(24);
	wire_w_sink3_data_range367w(0) <= sink3_data(25);
	wire_w_sink3_data_range379w(0) <= sink3_data(26);
	wire_w_sink3_data_range391w(0) <= sink3_data(27);
	wire_w_sink3_data_range403w(0) <= sink3_data(28);
	wire_w_sink3_data_range415w(0) <= sink3_data(29);
	wire_w_sink3_data_range91w(0) <= sink3_data(2);
	wire_w_sink3_data_range427w(0) <= sink3_data(30);
	wire_w_sink3_data_range439w(0) <= sink3_data(31);
	wire_w_sink3_data_range451w(0) <= sink3_data(32);
	wire_w_sink3_data_range463w(0) <= sink3_data(33);
	wire_w_sink3_data_range475w(0) <= sink3_data(34);
	wire_w_sink3_data_range487w(0) <= sink3_data(35);
	wire_w_sink3_data_range499w(0) <= sink3_data(36);
	wire_w_sink3_data_range511w(0) <= sink3_data(37);
	wire_w_sink3_data_range523w(0) <= sink3_data(38);
	wire_w_sink3_data_range535w(0) <= sink3_data(39);
	wire_w_sink3_data_range103w(0) <= sink3_data(3);
	wire_w_sink3_data_range547w(0) <= sink3_data(40);
	wire_w_sink3_data_range559w(0) <= sink3_data(41);
	wire_w_sink3_data_range571w(0) <= sink3_data(42);
	wire_w_sink3_data_range583w(0) <= sink3_data(43);
	wire_w_sink3_data_range595w(0) <= sink3_data(44);
	wire_w_sink3_data_range607w(0) <= sink3_data(45);
	wire_w_sink3_data_range619w(0) <= sink3_data(46);
	wire_w_sink3_data_range631w(0) <= sink3_data(47);
	wire_w_sink3_data_range643w(0) <= sink3_data(48);
	wire_w_sink3_data_range655w(0) <= sink3_data(49);
	wire_w_sink3_data_range115w(0) <= sink3_data(4);
	wire_w_sink3_data_range667w(0) <= sink3_data(50);
	wire_w_sink3_data_range679w(0) <= sink3_data(51);
	wire_w_sink3_data_range691w(0) <= sink3_data(52);
	wire_w_sink3_data_range703w(0) <= sink3_data(53);
	wire_w_sink3_data_range716w(0) <= sink3_data(55);
	wire_w_sink3_data_range728w(0) <= sink3_data(56);
	wire_w_sink3_data_range740w(0) <= sink3_data(57);
	wire_w_sink3_data_range752w(0) <= sink3_data(58);
	wire_w_sink3_data_range764w(0) <= sink3_data(59);
	wire_w_sink3_data_range127w(0) <= sink3_data(5);
	wire_w_sink3_data_range776w(0) <= sink3_data(60);
	wire_w_sink3_data_range788w(0) <= sink3_data(61);
	wire_w_sink3_data_range800w(0) <= sink3_data(62);
	wire_w_sink3_data_range812w(0) <= sink3_data(63);
	wire_w_sink3_data_range824w(0) <= sink3_data(64);
	wire_w_sink3_data_range836w(0) <= sink3_data(65);
	wire_w_sink3_data_range848w(0) <= sink3_data(66);
	wire_w_sink3_data_range860w(0) <= sink3_data(67);
	wire_w_sink3_data_range872w(0) <= sink3_data(68);
	wire_w_sink3_data_range884w(0) <= sink3_data(69);
	wire_w_sink3_data_range139w(0) <= sink3_data(6);
	wire_w_sink3_data_range896w(0) <= sink3_data(70);
	wire_w_sink3_data_range908w(0) <= sink3_data(71);
	wire_w_sink3_data_range920w(0) <= sink3_data(72);
	wire_w_sink3_data_range932w(0) <= sink3_data(73);
	wire_w_sink3_data_range944w(0) <= sink3_data(74);
	wire_w_sink3_data_range956w(0) <= sink3_data(75);
	wire_w_sink3_data_range968w(0) <= sink3_data(76);
	wire_w_sink3_data_range980w(0) <= sink3_data(77);
	wire_w_sink3_data_range992w(0) <= sink3_data(78);
	wire_w_sink3_data_range1004w(0) <= sink3_data(79);
	wire_w_sink3_data_range151w(0) <= sink3_data(7);
	wire_w_sink3_data_range1016w(0) <= sink3_data(80);
	wire_w_sink3_data_range1028w(0) <= sink3_data(81);
	wire_w_sink3_data_range1040w(0) <= sink3_data(82);
	wire_w_sink3_data_range1052w(0) <= sink3_data(83);
	wire_w_sink3_data_range1064w(0) <= sink3_data(84);
	wire_w_sink3_data_range1076w(0) <= sink3_data(85);
	wire_w_sink3_data_range1088w(0) <= sink3_data(86);
	wire_w_sink3_data_range1100w(0) <= sink3_data(87);
	wire_w_sink3_data_range1112w(0) <= sink3_data(88);
	wire_w_sink3_data_range1124w(0) <= sink3_data(89);
	wire_w_sink3_data_range163w(0) <= sink3_data(8);
	wire_w_sink3_data_range1136w(0) <= sink3_data(90);
	wire_w_sink3_data_range1148w(0) <= sink3_data(91);
	wire_w_sink3_data_range1160w(0) <= sink3_data(92);
	wire_w_sink3_data_range175w(0) <= sink3_data(9);
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_cmd_xbar_mux_005_saved_grant_0_40q <= '0';
				final_fpga_cmd_xbar_mux_005_saved_grant_1_39q <= '0';
				final_fpga_cmd_xbar_mux_005_saved_grant_2_38q <= '0';
				final_fpga_cmd_xbar_mux_005_saved_grant_3_37q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout = '1') THEN
				final_fpga_cmd_xbar_mux_005_saved_grant_0_40q <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_0_1321_dataout;
				final_fpga_cmd_xbar_mux_005_saved_grant_1_39q <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_1_1322_dataout;
				final_fpga_cmd_xbar_mux_005_saved_grant_2_38q <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_2_1323_dataout;
				final_fpga_cmd_xbar_mux_005_saved_grant_3_37q <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_3_1324_dataout;
			END IF;
		END IF;
	END PROCESS;
	wire_ni_w1165w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1164w(0);
	wire_ni_w1178w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1177w(0);
	wire_ni_w1190w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1189w(0);
	wire_ni_w1202w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1201w(0);
	wire_ni_w1214w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1213w(0);
	wire_ni_w1226w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1225w(0);
	wire_ni_w1238w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_channel_range1237w(0);
	wire_ni_w59w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range58w(0);
	wire_ni_w180w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range179w(0);
	wire_ni_w192w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range191w(0);
	wire_ni_w204w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range203w(0);
	wire_ni_w216w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range215w(0);
	wire_ni_w228w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range227w(0);
	wire_ni_w240w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range239w(0);
	wire_ni_w252w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range251w(0);
	wire_ni_w264w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range263w(0);
	wire_ni_w276w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range275w(0);
	wire_ni_w288w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range287w(0);
	wire_ni_w72w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range71w(0);
	wire_ni_w300w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range299w(0);
	wire_ni_w312w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range311w(0);
	wire_ni_w324w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range323w(0);
	wire_ni_w336w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range335w(0);
	wire_ni_w348w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range347w(0);
	wire_ni_w360w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range359w(0);
	wire_ni_w372w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range371w(0);
	wire_ni_w384w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range383w(0);
	wire_ni_w396w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range395w(0);
	wire_ni_w408w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range407w(0);
	wire_ni_w84w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range83w(0);
	wire_ni_w420w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range419w(0);
	wire_ni_w432w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range431w(0);
	wire_ni_w444w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range443w(0);
	wire_ni_w456w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range455w(0);
	wire_ni_w468w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range467w(0);
	wire_ni_w480w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range479w(0);
	wire_ni_w492w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range491w(0);
	wire_ni_w504w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range503w(0);
	wire_ni_w516w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range515w(0);
	wire_ni_w528w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range527w(0);
	wire_ni_w96w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range95w(0);
	wire_ni_w540w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range539w(0);
	wire_ni_w552w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range551w(0);
	wire_ni_w564w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range563w(0);
	wire_ni_w576w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range575w(0);
	wire_ni_w588w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range587w(0);
	wire_ni_w600w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range599w(0);
	wire_ni_w612w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range611w(0);
	wire_ni_w624w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range623w(0);
	wire_ni_w636w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range635w(0);
	wire_ni_w648w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range647w(0);
	wire_ni_w108w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range107w(0);
	wire_ni_w660w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range659w(0);
	wire_ni_w672w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range671w(0);
	wire_ni_w684w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range683w(0);
	wire_ni_w696w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range695w(0);
	wire_ni_w709w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range708w(0);
	wire_ni_w721w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range720w(0);
	wire_ni_w733w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range732w(0);
	wire_ni_w745w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range744w(0);
	wire_ni_w757w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range756w(0);
	wire_ni_w120w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range119w(0);
	wire_ni_w769w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range768w(0);
	wire_ni_w781w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range780w(0);
	wire_ni_w793w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range792w(0);
	wire_ni_w805w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range804w(0);
	wire_ni_w817w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range816w(0);
	wire_ni_w829w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range828w(0);
	wire_ni_w841w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range840w(0);
	wire_ni_w853w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range852w(0);
	wire_ni_w865w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range864w(0);
	wire_ni_w877w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range876w(0);
	wire_ni_w132w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range131w(0);
	wire_ni_w889w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range888w(0);
	wire_ni_w901w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range900w(0);
	wire_ni_w913w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range912w(0);
	wire_ni_w925w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range924w(0);
	wire_ni_w937w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range936w(0);
	wire_ni_w949w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range948w(0);
	wire_ni_w961w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range960w(0);
	wire_ni_w973w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range972w(0);
	wire_ni_w985w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range984w(0);
	wire_ni_w997w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range996w(0);
	wire_ni_w144w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range143w(0);
	wire_ni_w1009w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1008w(0);
	wire_ni_w1021w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1020w(0);
	wire_ni_w1033w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1032w(0);
	wire_ni_w1045w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1044w(0);
	wire_ni_w1057w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1056w(0);
	wire_ni_w1069w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1068w(0);
	wire_ni_w1081w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1080w(0);
	wire_ni_w1093w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1092w(0);
	wire_ni_w1105w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1104w(0);
	wire_ni_w1117w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1116w(0);
	wire_ni_w156w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range155w(0);
	wire_ni_w1129w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1128w(0);
	wire_ni_w1141w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1140w(0);
	wire_ni_w1153w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range1152w(0);
	wire_ni_w168w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_0_40q AND wire_w_sink0_data_range167w(0);
	wire_ni_w1167w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1166w(0);
	wire_ni_w1180w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1179w(0);
	wire_ni_w1192w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1191w(0);
	wire_ni_w1204w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1203w(0);
	wire_ni_w1216w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1215w(0);
	wire_ni_w1228w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1227w(0);
	wire_ni_w1240w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_channel_range1239w(0);
	wire_ni_w61w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range60w(0);
	wire_ni_w182w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range181w(0);
	wire_ni_w194w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range193w(0);
	wire_ni_w206w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range205w(0);
	wire_ni_w218w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range217w(0);
	wire_ni_w230w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range229w(0);
	wire_ni_w242w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range241w(0);
	wire_ni_w254w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range253w(0);
	wire_ni_w266w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range265w(0);
	wire_ni_w278w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range277w(0);
	wire_ni_w290w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range289w(0);
	wire_ni_w74w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range73w(0);
	wire_ni_w302w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range301w(0);
	wire_ni_w314w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range313w(0);
	wire_ni_w326w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range325w(0);
	wire_ni_w338w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range337w(0);
	wire_ni_w350w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range349w(0);
	wire_ni_w362w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range361w(0);
	wire_ni_w374w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range373w(0);
	wire_ni_w386w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range385w(0);
	wire_ni_w398w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range397w(0);
	wire_ni_w410w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range409w(0);
	wire_ni_w86w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range85w(0);
	wire_ni_w422w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range421w(0);
	wire_ni_w434w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range433w(0);
	wire_ni_w446w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range445w(0);
	wire_ni_w458w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range457w(0);
	wire_ni_w470w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range469w(0);
	wire_ni_w482w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range481w(0);
	wire_ni_w494w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range493w(0);
	wire_ni_w506w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range505w(0);
	wire_ni_w518w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range517w(0);
	wire_ni_w530w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range529w(0);
	wire_ni_w98w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range97w(0);
	wire_ni_w542w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range541w(0);
	wire_ni_w554w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range553w(0);
	wire_ni_w566w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range565w(0);
	wire_ni_w578w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range577w(0);
	wire_ni_w590w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range589w(0);
	wire_ni_w602w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range601w(0);
	wire_ni_w614w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range613w(0);
	wire_ni_w626w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range625w(0);
	wire_ni_w638w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range637w(0);
	wire_ni_w650w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range649w(0);
	wire_ni_w110w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range109w(0);
	wire_ni_w662w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range661w(0);
	wire_ni_w674w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range673w(0);
	wire_ni_w686w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range685w(0);
	wire_ni_w698w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range697w(0);
	wire_ni_w711w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range710w(0);
	wire_ni_w723w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range722w(0);
	wire_ni_w735w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range734w(0);
	wire_ni_w747w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range746w(0);
	wire_ni_w759w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range758w(0);
	wire_ni_w122w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range121w(0);
	wire_ni_w771w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range770w(0);
	wire_ni_w783w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range782w(0);
	wire_ni_w795w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range794w(0);
	wire_ni_w807w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range806w(0);
	wire_ni_w819w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range818w(0);
	wire_ni_w831w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range830w(0);
	wire_ni_w843w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range842w(0);
	wire_ni_w855w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range854w(0);
	wire_ni_w867w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range866w(0);
	wire_ni_w879w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range878w(0);
	wire_ni_w134w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range133w(0);
	wire_ni_w891w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range890w(0);
	wire_ni_w903w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range902w(0);
	wire_ni_w915w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range914w(0);
	wire_ni_w927w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range926w(0);
	wire_ni_w939w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range938w(0);
	wire_ni_w951w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range950w(0);
	wire_ni_w963w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range962w(0);
	wire_ni_w975w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range974w(0);
	wire_ni_w987w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range986w(0);
	wire_ni_w999w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range998w(0);
	wire_ni_w146w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range145w(0);
	wire_ni_w1011w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1010w(0);
	wire_ni_w1023w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1022w(0);
	wire_ni_w1035w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1034w(0);
	wire_ni_w1047w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1046w(0);
	wire_ni_w1059w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1058w(0);
	wire_ni_w1071w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1070w(0);
	wire_ni_w1083w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1082w(0);
	wire_ni_w1095w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1094w(0);
	wire_ni_w1107w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1106w(0);
	wire_ni_w1119w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1118w(0);
	wire_ni_w158w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range157w(0);
	wire_ni_w1131w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1130w(0);
	wire_ni_w1143w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1142w(0);
	wire_ni_w1155w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range1154w(0);
	wire_ni_w170w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_1_39q AND wire_w_sink1_data_range169w(0);
	wire_ni_w1170w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1169w(0);
	wire_ni_w1183w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1182w(0);
	wire_ni_w1195w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1194w(0);
	wire_ni_w1207w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1206w(0);
	wire_ni_w1219w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1218w(0);
	wire_ni_w1231w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1230w(0);
	wire_ni_w1243w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_channel_range1242w(0);
	wire_ni_w64w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range63w(0);
	wire_ni_w185w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range184w(0);
	wire_ni_w197w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range196w(0);
	wire_ni_w209w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range208w(0);
	wire_ni_w221w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range220w(0);
	wire_ni_w233w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range232w(0);
	wire_ni_w245w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range244w(0);
	wire_ni_w257w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range256w(0);
	wire_ni_w269w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range268w(0);
	wire_ni_w281w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range280w(0);
	wire_ni_w293w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range292w(0);
	wire_ni_w77w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range76w(0);
	wire_ni_w305w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range304w(0);
	wire_ni_w317w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range316w(0);
	wire_ni_w329w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range328w(0);
	wire_ni_w341w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range340w(0);
	wire_ni_w353w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range352w(0);
	wire_ni_w365w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range364w(0);
	wire_ni_w377w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range376w(0);
	wire_ni_w389w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range388w(0);
	wire_ni_w401w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range400w(0);
	wire_ni_w413w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range412w(0);
	wire_ni_w89w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range88w(0);
	wire_ni_w425w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range424w(0);
	wire_ni_w437w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range436w(0);
	wire_ni_w449w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range448w(0);
	wire_ni_w461w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range460w(0);
	wire_ni_w473w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range472w(0);
	wire_ni_w485w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range484w(0);
	wire_ni_w497w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range496w(0);
	wire_ni_w509w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range508w(0);
	wire_ni_w521w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range520w(0);
	wire_ni_w533w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range532w(0);
	wire_ni_w101w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range100w(0);
	wire_ni_w545w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range544w(0);
	wire_ni_w557w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range556w(0);
	wire_ni_w569w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range568w(0);
	wire_ni_w581w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range580w(0);
	wire_ni_w593w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range592w(0);
	wire_ni_w605w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range604w(0);
	wire_ni_w617w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range616w(0);
	wire_ni_w629w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range628w(0);
	wire_ni_w641w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range640w(0);
	wire_ni_w653w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range652w(0);
	wire_ni_w113w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range112w(0);
	wire_ni_w665w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range664w(0);
	wire_ni_w677w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range676w(0);
	wire_ni_w689w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range688w(0);
	wire_ni_w701w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range700w(0);
	wire_ni_w714w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range713w(0);
	wire_ni_w726w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range725w(0);
	wire_ni_w738w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range737w(0);
	wire_ni_w750w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range749w(0);
	wire_ni_w762w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range761w(0);
	wire_ni_w125w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range124w(0);
	wire_ni_w774w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range773w(0);
	wire_ni_w786w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range785w(0);
	wire_ni_w798w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range797w(0);
	wire_ni_w810w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range809w(0);
	wire_ni_w822w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range821w(0);
	wire_ni_w834w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range833w(0);
	wire_ni_w846w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range845w(0);
	wire_ni_w858w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range857w(0);
	wire_ni_w870w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range869w(0);
	wire_ni_w882w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range881w(0);
	wire_ni_w137w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range136w(0);
	wire_ni_w894w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range893w(0);
	wire_ni_w906w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range905w(0);
	wire_ni_w918w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range917w(0);
	wire_ni_w930w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range929w(0);
	wire_ni_w942w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range941w(0);
	wire_ni_w954w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range953w(0);
	wire_ni_w966w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range965w(0);
	wire_ni_w978w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range977w(0);
	wire_ni_w990w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range989w(0);
	wire_ni_w1002w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1001w(0);
	wire_ni_w149w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range148w(0);
	wire_ni_w1014w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1013w(0);
	wire_ni_w1026w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1025w(0);
	wire_ni_w1038w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1037w(0);
	wire_ni_w1050w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1049w(0);
	wire_ni_w1062w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1061w(0);
	wire_ni_w1074w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1073w(0);
	wire_ni_w1086w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1085w(0);
	wire_ni_w1098w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1097w(0);
	wire_ni_w1110w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1109w(0);
	wire_ni_w1122w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1121w(0);
	wire_ni_w161w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range160w(0);
	wire_ni_w1134w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1133w(0);
	wire_ni_w1146w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1145w(0);
	wire_ni_w1158w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range1157w(0);
	wire_ni_w173w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_2_38q AND wire_w_sink2_data_range172w(0);
	wire_ni_w1173w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1172w(0);
	wire_ni_w1186w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1185w(0);
	wire_ni_w1198w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1197w(0);
	wire_ni_w1210w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1209w(0);
	wire_ni_w1222w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1221w(0);
	wire_ni_w1234w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1233w(0);
	wire_ni_w1246w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_channel_range1245w(0);
	wire_ni_w67w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range66w(0);
	wire_ni_w188w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range187w(0);
	wire_ni_w200w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range199w(0);
	wire_ni_w212w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range211w(0);
	wire_ni_w224w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range223w(0);
	wire_ni_w236w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range235w(0);
	wire_ni_w248w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range247w(0);
	wire_ni_w260w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range259w(0);
	wire_ni_w272w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range271w(0);
	wire_ni_w284w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range283w(0);
	wire_ni_w296w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range295w(0);
	wire_ni_w80w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range79w(0);
	wire_ni_w308w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range307w(0);
	wire_ni_w320w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range319w(0);
	wire_ni_w332w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range331w(0);
	wire_ni_w344w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range343w(0);
	wire_ni_w356w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range355w(0);
	wire_ni_w368w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range367w(0);
	wire_ni_w380w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range379w(0);
	wire_ni_w392w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range391w(0);
	wire_ni_w404w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range403w(0);
	wire_ni_w416w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range415w(0);
	wire_ni_w92w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range91w(0);
	wire_ni_w428w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range427w(0);
	wire_ni_w440w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range439w(0);
	wire_ni_w452w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range451w(0);
	wire_ni_w464w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range463w(0);
	wire_ni_w476w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range475w(0);
	wire_ni_w488w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range487w(0);
	wire_ni_w500w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range499w(0);
	wire_ni_w512w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range511w(0);
	wire_ni_w524w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range523w(0);
	wire_ni_w536w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range535w(0);
	wire_ni_w104w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range103w(0);
	wire_ni_w548w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range547w(0);
	wire_ni_w560w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range559w(0);
	wire_ni_w572w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range571w(0);
	wire_ni_w584w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range583w(0);
	wire_ni_w596w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range595w(0);
	wire_ni_w608w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range607w(0);
	wire_ni_w620w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range619w(0);
	wire_ni_w632w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range631w(0);
	wire_ni_w644w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range643w(0);
	wire_ni_w656w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range655w(0);
	wire_ni_w116w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range115w(0);
	wire_ni_w668w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range667w(0);
	wire_ni_w680w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range679w(0);
	wire_ni_w692w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range691w(0);
	wire_ni_w704w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range703w(0);
	wire_ni_w717w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range716w(0);
	wire_ni_w729w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range728w(0);
	wire_ni_w741w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range740w(0);
	wire_ni_w753w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range752w(0);
	wire_ni_w765w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range764w(0);
	wire_ni_w128w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range127w(0);
	wire_ni_w777w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range776w(0);
	wire_ni_w789w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range788w(0);
	wire_ni_w801w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range800w(0);
	wire_ni_w813w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range812w(0);
	wire_ni_w825w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range824w(0);
	wire_ni_w837w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range836w(0);
	wire_ni_w849w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range848w(0);
	wire_ni_w861w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range860w(0);
	wire_ni_w873w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range872w(0);
	wire_ni_w885w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range884w(0);
	wire_ni_w140w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range139w(0);
	wire_ni_w897w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range896w(0);
	wire_ni_w909w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range908w(0);
	wire_ni_w921w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range920w(0);
	wire_ni_w933w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range932w(0);
	wire_ni_w945w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range944w(0);
	wire_ni_w957w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range956w(0);
	wire_ni_w969w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range968w(0);
	wire_ni_w981w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range980w(0);
	wire_ni_w993w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range992w(0);
	wire_ni_w1005w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1004w(0);
	wire_ni_w152w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range151w(0);
	wire_ni_w1017w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1016w(0);
	wire_ni_w1029w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1028w(0);
	wire_ni_w1041w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1040w(0);
	wire_ni_w1053w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1052w(0);
	wire_ni_w1065w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1064w(0);
	wire_ni_w1077w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1076w(0);
	wire_ni_w1089w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1088w(0);
	wire_ni_w1101w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1100w(0);
	wire_ni_w1113w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1112w(0);
	wire_ni_w1125w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1124w(0);
	wire_ni_w164w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range163w(0);
	wire_ni_w1137w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1136w(0);
	wire_ni_w1149w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1148w(0);
	wire_ni_w1161w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range1160w(0);
	wire_ni_w176w(0) <= final_fpga_cmd_xbar_mux_005_saved_grant_3_37q AND wire_w_sink3_data_range175w(0);
	wire_ni_w_lg_w1165w1168w(0) <= wire_ni_w1165w(0) OR wire_ni_w1167w(0);
	wire_ni_w_lg_w1178w1181w(0) <= wire_ni_w1178w(0) OR wire_ni_w1180w(0);
	wire_ni_w_lg_w1190w1193w(0) <= wire_ni_w1190w(0) OR wire_ni_w1192w(0);
	wire_ni_w_lg_w1202w1205w(0) <= wire_ni_w1202w(0) OR wire_ni_w1204w(0);
	wire_ni_w_lg_w1214w1217w(0) <= wire_ni_w1214w(0) OR wire_ni_w1216w(0);
	wire_ni_w_lg_w1226w1229w(0) <= wire_ni_w1226w(0) OR wire_ni_w1228w(0);
	wire_ni_w_lg_w1238w1241w(0) <= wire_ni_w1238w(0) OR wire_ni_w1240w(0);
	wire_ni_w_lg_w59w62w(0) <= wire_ni_w59w(0) OR wire_ni_w61w(0);
	wire_ni_w_lg_w180w183w(0) <= wire_ni_w180w(0) OR wire_ni_w182w(0);
	wire_ni_w_lg_w192w195w(0) <= wire_ni_w192w(0) OR wire_ni_w194w(0);
	wire_ni_w_lg_w204w207w(0) <= wire_ni_w204w(0) OR wire_ni_w206w(0);
	wire_ni_w_lg_w216w219w(0) <= wire_ni_w216w(0) OR wire_ni_w218w(0);
	wire_ni_w_lg_w228w231w(0) <= wire_ni_w228w(0) OR wire_ni_w230w(0);
	wire_ni_w_lg_w240w243w(0) <= wire_ni_w240w(0) OR wire_ni_w242w(0);
	wire_ni_w_lg_w252w255w(0) <= wire_ni_w252w(0) OR wire_ni_w254w(0);
	wire_ni_w_lg_w264w267w(0) <= wire_ni_w264w(0) OR wire_ni_w266w(0);
	wire_ni_w_lg_w276w279w(0) <= wire_ni_w276w(0) OR wire_ni_w278w(0);
	wire_ni_w_lg_w288w291w(0) <= wire_ni_w288w(0) OR wire_ni_w290w(0);
	wire_ni_w_lg_w72w75w(0) <= wire_ni_w72w(0) OR wire_ni_w74w(0);
	wire_ni_w_lg_w300w303w(0) <= wire_ni_w300w(0) OR wire_ni_w302w(0);
	wire_ni_w_lg_w312w315w(0) <= wire_ni_w312w(0) OR wire_ni_w314w(0);
	wire_ni_w_lg_w324w327w(0) <= wire_ni_w324w(0) OR wire_ni_w326w(0);
	wire_ni_w_lg_w336w339w(0) <= wire_ni_w336w(0) OR wire_ni_w338w(0);
	wire_ni_w_lg_w348w351w(0) <= wire_ni_w348w(0) OR wire_ni_w350w(0);
	wire_ni_w_lg_w360w363w(0) <= wire_ni_w360w(0) OR wire_ni_w362w(0);
	wire_ni_w_lg_w372w375w(0) <= wire_ni_w372w(0) OR wire_ni_w374w(0);
	wire_ni_w_lg_w384w387w(0) <= wire_ni_w384w(0) OR wire_ni_w386w(0);
	wire_ni_w_lg_w396w399w(0) <= wire_ni_w396w(0) OR wire_ni_w398w(0);
	wire_ni_w_lg_w408w411w(0) <= wire_ni_w408w(0) OR wire_ni_w410w(0);
	wire_ni_w_lg_w84w87w(0) <= wire_ni_w84w(0) OR wire_ni_w86w(0);
	wire_ni_w_lg_w420w423w(0) <= wire_ni_w420w(0) OR wire_ni_w422w(0);
	wire_ni_w_lg_w432w435w(0) <= wire_ni_w432w(0) OR wire_ni_w434w(0);
	wire_ni_w_lg_w444w447w(0) <= wire_ni_w444w(0) OR wire_ni_w446w(0);
	wire_ni_w_lg_w456w459w(0) <= wire_ni_w456w(0) OR wire_ni_w458w(0);
	wire_ni_w_lg_w468w471w(0) <= wire_ni_w468w(0) OR wire_ni_w470w(0);
	wire_ni_w_lg_w480w483w(0) <= wire_ni_w480w(0) OR wire_ni_w482w(0);
	wire_ni_w_lg_w492w495w(0) <= wire_ni_w492w(0) OR wire_ni_w494w(0);
	wire_ni_w_lg_w504w507w(0) <= wire_ni_w504w(0) OR wire_ni_w506w(0);
	wire_ni_w_lg_w516w519w(0) <= wire_ni_w516w(0) OR wire_ni_w518w(0);
	wire_ni_w_lg_w528w531w(0) <= wire_ni_w528w(0) OR wire_ni_w530w(0);
	wire_ni_w_lg_w96w99w(0) <= wire_ni_w96w(0) OR wire_ni_w98w(0);
	wire_ni_w_lg_w540w543w(0) <= wire_ni_w540w(0) OR wire_ni_w542w(0);
	wire_ni_w_lg_w552w555w(0) <= wire_ni_w552w(0) OR wire_ni_w554w(0);
	wire_ni_w_lg_w564w567w(0) <= wire_ni_w564w(0) OR wire_ni_w566w(0);
	wire_ni_w_lg_w576w579w(0) <= wire_ni_w576w(0) OR wire_ni_w578w(0);
	wire_ni_w_lg_w588w591w(0) <= wire_ni_w588w(0) OR wire_ni_w590w(0);
	wire_ni_w_lg_w600w603w(0) <= wire_ni_w600w(0) OR wire_ni_w602w(0);
	wire_ni_w_lg_w612w615w(0) <= wire_ni_w612w(0) OR wire_ni_w614w(0);
	wire_ni_w_lg_w624w627w(0) <= wire_ni_w624w(0) OR wire_ni_w626w(0);
	wire_ni_w_lg_w636w639w(0) <= wire_ni_w636w(0) OR wire_ni_w638w(0);
	wire_ni_w_lg_w648w651w(0) <= wire_ni_w648w(0) OR wire_ni_w650w(0);
	wire_ni_w_lg_w108w111w(0) <= wire_ni_w108w(0) OR wire_ni_w110w(0);
	wire_ni_w_lg_w660w663w(0) <= wire_ni_w660w(0) OR wire_ni_w662w(0);
	wire_ni_w_lg_w672w675w(0) <= wire_ni_w672w(0) OR wire_ni_w674w(0);
	wire_ni_w_lg_w684w687w(0) <= wire_ni_w684w(0) OR wire_ni_w686w(0);
	wire_ni_w_lg_w696w699w(0) <= wire_ni_w696w(0) OR wire_ni_w698w(0);
	wire_ni_w_lg_w709w712w(0) <= wire_ni_w709w(0) OR wire_ni_w711w(0);
	wire_ni_w_lg_w721w724w(0) <= wire_ni_w721w(0) OR wire_ni_w723w(0);
	wire_ni_w_lg_w733w736w(0) <= wire_ni_w733w(0) OR wire_ni_w735w(0);
	wire_ni_w_lg_w745w748w(0) <= wire_ni_w745w(0) OR wire_ni_w747w(0);
	wire_ni_w_lg_w757w760w(0) <= wire_ni_w757w(0) OR wire_ni_w759w(0);
	wire_ni_w_lg_w120w123w(0) <= wire_ni_w120w(0) OR wire_ni_w122w(0);
	wire_ni_w_lg_w769w772w(0) <= wire_ni_w769w(0) OR wire_ni_w771w(0);
	wire_ni_w_lg_w781w784w(0) <= wire_ni_w781w(0) OR wire_ni_w783w(0);
	wire_ni_w_lg_w793w796w(0) <= wire_ni_w793w(0) OR wire_ni_w795w(0);
	wire_ni_w_lg_w805w808w(0) <= wire_ni_w805w(0) OR wire_ni_w807w(0);
	wire_ni_w_lg_w817w820w(0) <= wire_ni_w817w(0) OR wire_ni_w819w(0);
	wire_ni_w_lg_w829w832w(0) <= wire_ni_w829w(0) OR wire_ni_w831w(0);
	wire_ni_w_lg_w841w844w(0) <= wire_ni_w841w(0) OR wire_ni_w843w(0);
	wire_ni_w_lg_w853w856w(0) <= wire_ni_w853w(0) OR wire_ni_w855w(0);
	wire_ni_w_lg_w865w868w(0) <= wire_ni_w865w(0) OR wire_ni_w867w(0);
	wire_ni_w_lg_w877w880w(0) <= wire_ni_w877w(0) OR wire_ni_w879w(0);
	wire_ni_w_lg_w132w135w(0) <= wire_ni_w132w(0) OR wire_ni_w134w(0);
	wire_ni_w_lg_w889w892w(0) <= wire_ni_w889w(0) OR wire_ni_w891w(0);
	wire_ni_w_lg_w901w904w(0) <= wire_ni_w901w(0) OR wire_ni_w903w(0);
	wire_ni_w_lg_w913w916w(0) <= wire_ni_w913w(0) OR wire_ni_w915w(0);
	wire_ni_w_lg_w925w928w(0) <= wire_ni_w925w(0) OR wire_ni_w927w(0);
	wire_ni_w_lg_w937w940w(0) <= wire_ni_w937w(0) OR wire_ni_w939w(0);
	wire_ni_w_lg_w949w952w(0) <= wire_ni_w949w(0) OR wire_ni_w951w(0);
	wire_ni_w_lg_w961w964w(0) <= wire_ni_w961w(0) OR wire_ni_w963w(0);
	wire_ni_w_lg_w973w976w(0) <= wire_ni_w973w(0) OR wire_ni_w975w(0);
	wire_ni_w_lg_w985w988w(0) <= wire_ni_w985w(0) OR wire_ni_w987w(0);
	wire_ni_w_lg_w997w1000w(0) <= wire_ni_w997w(0) OR wire_ni_w999w(0);
	wire_ni_w_lg_w144w147w(0) <= wire_ni_w144w(0) OR wire_ni_w146w(0);
	wire_ni_w_lg_w1009w1012w(0) <= wire_ni_w1009w(0) OR wire_ni_w1011w(0);
	wire_ni_w_lg_w1021w1024w(0) <= wire_ni_w1021w(0) OR wire_ni_w1023w(0);
	wire_ni_w_lg_w1033w1036w(0) <= wire_ni_w1033w(0) OR wire_ni_w1035w(0);
	wire_ni_w_lg_w1045w1048w(0) <= wire_ni_w1045w(0) OR wire_ni_w1047w(0);
	wire_ni_w_lg_w1057w1060w(0) <= wire_ni_w1057w(0) OR wire_ni_w1059w(0);
	wire_ni_w_lg_w1069w1072w(0) <= wire_ni_w1069w(0) OR wire_ni_w1071w(0);
	wire_ni_w_lg_w1081w1084w(0) <= wire_ni_w1081w(0) OR wire_ni_w1083w(0);
	wire_ni_w_lg_w1093w1096w(0) <= wire_ni_w1093w(0) OR wire_ni_w1095w(0);
	wire_ni_w_lg_w1105w1108w(0) <= wire_ni_w1105w(0) OR wire_ni_w1107w(0);
	wire_ni_w_lg_w1117w1120w(0) <= wire_ni_w1117w(0) OR wire_ni_w1119w(0);
	wire_ni_w_lg_w156w159w(0) <= wire_ni_w156w(0) OR wire_ni_w158w(0);
	wire_ni_w_lg_w1129w1132w(0) <= wire_ni_w1129w(0) OR wire_ni_w1131w(0);
	wire_ni_w_lg_w1141w1144w(0) <= wire_ni_w1141w(0) OR wire_ni_w1143w(0);
	wire_ni_w_lg_w1153w1156w(0) <= wire_ni_w1153w(0) OR wire_ni_w1155w(0);
	wire_ni_w_lg_w168w171w(0) <= wire_ni_w168w(0) OR wire_ni_w170w(0);
	wire_ni_w_lg_w_lg_w1165w1168w1171w(0) <= wire_ni_w_lg_w1165w1168w(0) OR wire_ni_w1170w(0);
	wire_ni_w_lg_w_lg_w1178w1181w1184w(0) <= wire_ni_w_lg_w1178w1181w(0) OR wire_ni_w1183w(0);
	wire_ni_w_lg_w_lg_w1190w1193w1196w(0) <= wire_ni_w_lg_w1190w1193w(0) OR wire_ni_w1195w(0);
	wire_ni_w_lg_w_lg_w1202w1205w1208w(0) <= wire_ni_w_lg_w1202w1205w(0) OR wire_ni_w1207w(0);
	wire_ni_w_lg_w_lg_w1214w1217w1220w(0) <= wire_ni_w_lg_w1214w1217w(0) OR wire_ni_w1219w(0);
	wire_ni_w_lg_w_lg_w1226w1229w1232w(0) <= wire_ni_w_lg_w1226w1229w(0) OR wire_ni_w1231w(0);
	wire_ni_w_lg_w_lg_w1238w1241w1244w(0) <= wire_ni_w_lg_w1238w1241w(0) OR wire_ni_w1243w(0);
	wire_ni_w_lg_w_lg_w59w62w65w(0) <= wire_ni_w_lg_w59w62w(0) OR wire_ni_w64w(0);
	wire_ni_w_lg_w_lg_w180w183w186w(0) <= wire_ni_w_lg_w180w183w(0) OR wire_ni_w185w(0);
	wire_ni_w_lg_w_lg_w192w195w198w(0) <= wire_ni_w_lg_w192w195w(0) OR wire_ni_w197w(0);
	wire_ni_w_lg_w_lg_w204w207w210w(0) <= wire_ni_w_lg_w204w207w(0) OR wire_ni_w209w(0);
	wire_ni_w_lg_w_lg_w216w219w222w(0) <= wire_ni_w_lg_w216w219w(0) OR wire_ni_w221w(0);
	wire_ni_w_lg_w_lg_w228w231w234w(0) <= wire_ni_w_lg_w228w231w(0) OR wire_ni_w233w(0);
	wire_ni_w_lg_w_lg_w240w243w246w(0) <= wire_ni_w_lg_w240w243w(0) OR wire_ni_w245w(0);
	wire_ni_w_lg_w_lg_w252w255w258w(0) <= wire_ni_w_lg_w252w255w(0) OR wire_ni_w257w(0);
	wire_ni_w_lg_w_lg_w264w267w270w(0) <= wire_ni_w_lg_w264w267w(0) OR wire_ni_w269w(0);
	wire_ni_w_lg_w_lg_w276w279w282w(0) <= wire_ni_w_lg_w276w279w(0) OR wire_ni_w281w(0);
	wire_ni_w_lg_w_lg_w288w291w294w(0) <= wire_ni_w_lg_w288w291w(0) OR wire_ni_w293w(0);
	wire_ni_w_lg_w_lg_w72w75w78w(0) <= wire_ni_w_lg_w72w75w(0) OR wire_ni_w77w(0);
	wire_ni_w_lg_w_lg_w300w303w306w(0) <= wire_ni_w_lg_w300w303w(0) OR wire_ni_w305w(0);
	wire_ni_w_lg_w_lg_w312w315w318w(0) <= wire_ni_w_lg_w312w315w(0) OR wire_ni_w317w(0);
	wire_ni_w_lg_w_lg_w324w327w330w(0) <= wire_ni_w_lg_w324w327w(0) OR wire_ni_w329w(0);
	wire_ni_w_lg_w_lg_w336w339w342w(0) <= wire_ni_w_lg_w336w339w(0) OR wire_ni_w341w(0);
	wire_ni_w_lg_w_lg_w348w351w354w(0) <= wire_ni_w_lg_w348w351w(0) OR wire_ni_w353w(0);
	wire_ni_w_lg_w_lg_w360w363w366w(0) <= wire_ni_w_lg_w360w363w(0) OR wire_ni_w365w(0);
	wire_ni_w_lg_w_lg_w372w375w378w(0) <= wire_ni_w_lg_w372w375w(0) OR wire_ni_w377w(0);
	wire_ni_w_lg_w_lg_w384w387w390w(0) <= wire_ni_w_lg_w384w387w(0) OR wire_ni_w389w(0);
	wire_ni_w_lg_w_lg_w396w399w402w(0) <= wire_ni_w_lg_w396w399w(0) OR wire_ni_w401w(0);
	wire_ni_w_lg_w_lg_w408w411w414w(0) <= wire_ni_w_lg_w408w411w(0) OR wire_ni_w413w(0);
	wire_ni_w_lg_w_lg_w84w87w90w(0) <= wire_ni_w_lg_w84w87w(0) OR wire_ni_w89w(0);
	wire_ni_w_lg_w_lg_w420w423w426w(0) <= wire_ni_w_lg_w420w423w(0) OR wire_ni_w425w(0);
	wire_ni_w_lg_w_lg_w432w435w438w(0) <= wire_ni_w_lg_w432w435w(0) OR wire_ni_w437w(0);
	wire_ni_w_lg_w_lg_w444w447w450w(0) <= wire_ni_w_lg_w444w447w(0) OR wire_ni_w449w(0);
	wire_ni_w_lg_w_lg_w456w459w462w(0) <= wire_ni_w_lg_w456w459w(0) OR wire_ni_w461w(0);
	wire_ni_w_lg_w_lg_w468w471w474w(0) <= wire_ni_w_lg_w468w471w(0) OR wire_ni_w473w(0);
	wire_ni_w_lg_w_lg_w480w483w486w(0) <= wire_ni_w_lg_w480w483w(0) OR wire_ni_w485w(0);
	wire_ni_w_lg_w_lg_w492w495w498w(0) <= wire_ni_w_lg_w492w495w(0) OR wire_ni_w497w(0);
	wire_ni_w_lg_w_lg_w504w507w510w(0) <= wire_ni_w_lg_w504w507w(0) OR wire_ni_w509w(0);
	wire_ni_w_lg_w_lg_w516w519w522w(0) <= wire_ni_w_lg_w516w519w(0) OR wire_ni_w521w(0);
	wire_ni_w_lg_w_lg_w528w531w534w(0) <= wire_ni_w_lg_w528w531w(0) OR wire_ni_w533w(0);
	wire_ni_w_lg_w_lg_w96w99w102w(0) <= wire_ni_w_lg_w96w99w(0) OR wire_ni_w101w(0);
	wire_ni_w_lg_w_lg_w540w543w546w(0) <= wire_ni_w_lg_w540w543w(0) OR wire_ni_w545w(0);
	wire_ni_w_lg_w_lg_w552w555w558w(0) <= wire_ni_w_lg_w552w555w(0) OR wire_ni_w557w(0);
	wire_ni_w_lg_w_lg_w564w567w570w(0) <= wire_ni_w_lg_w564w567w(0) OR wire_ni_w569w(0);
	wire_ni_w_lg_w_lg_w576w579w582w(0) <= wire_ni_w_lg_w576w579w(0) OR wire_ni_w581w(0);
	wire_ni_w_lg_w_lg_w588w591w594w(0) <= wire_ni_w_lg_w588w591w(0) OR wire_ni_w593w(0);
	wire_ni_w_lg_w_lg_w600w603w606w(0) <= wire_ni_w_lg_w600w603w(0) OR wire_ni_w605w(0);
	wire_ni_w_lg_w_lg_w612w615w618w(0) <= wire_ni_w_lg_w612w615w(0) OR wire_ni_w617w(0);
	wire_ni_w_lg_w_lg_w624w627w630w(0) <= wire_ni_w_lg_w624w627w(0) OR wire_ni_w629w(0);
	wire_ni_w_lg_w_lg_w636w639w642w(0) <= wire_ni_w_lg_w636w639w(0) OR wire_ni_w641w(0);
	wire_ni_w_lg_w_lg_w648w651w654w(0) <= wire_ni_w_lg_w648w651w(0) OR wire_ni_w653w(0);
	wire_ni_w_lg_w_lg_w108w111w114w(0) <= wire_ni_w_lg_w108w111w(0) OR wire_ni_w113w(0);
	wire_ni_w_lg_w_lg_w660w663w666w(0) <= wire_ni_w_lg_w660w663w(0) OR wire_ni_w665w(0);
	wire_ni_w_lg_w_lg_w672w675w678w(0) <= wire_ni_w_lg_w672w675w(0) OR wire_ni_w677w(0);
	wire_ni_w_lg_w_lg_w684w687w690w(0) <= wire_ni_w_lg_w684w687w(0) OR wire_ni_w689w(0);
	wire_ni_w_lg_w_lg_w696w699w702w(0) <= wire_ni_w_lg_w696w699w(0) OR wire_ni_w701w(0);
	wire_ni_w_lg_w_lg_w709w712w715w(0) <= wire_ni_w_lg_w709w712w(0) OR wire_ni_w714w(0);
	wire_ni_w_lg_w_lg_w721w724w727w(0) <= wire_ni_w_lg_w721w724w(0) OR wire_ni_w726w(0);
	wire_ni_w_lg_w_lg_w733w736w739w(0) <= wire_ni_w_lg_w733w736w(0) OR wire_ni_w738w(0);
	wire_ni_w_lg_w_lg_w745w748w751w(0) <= wire_ni_w_lg_w745w748w(0) OR wire_ni_w750w(0);
	wire_ni_w_lg_w_lg_w757w760w763w(0) <= wire_ni_w_lg_w757w760w(0) OR wire_ni_w762w(0);
	wire_ni_w_lg_w_lg_w120w123w126w(0) <= wire_ni_w_lg_w120w123w(0) OR wire_ni_w125w(0);
	wire_ni_w_lg_w_lg_w769w772w775w(0) <= wire_ni_w_lg_w769w772w(0) OR wire_ni_w774w(0);
	wire_ni_w_lg_w_lg_w781w784w787w(0) <= wire_ni_w_lg_w781w784w(0) OR wire_ni_w786w(0);
	wire_ni_w_lg_w_lg_w793w796w799w(0) <= wire_ni_w_lg_w793w796w(0) OR wire_ni_w798w(0);
	wire_ni_w_lg_w_lg_w805w808w811w(0) <= wire_ni_w_lg_w805w808w(0) OR wire_ni_w810w(0);
	wire_ni_w_lg_w_lg_w817w820w823w(0) <= wire_ni_w_lg_w817w820w(0) OR wire_ni_w822w(0);
	wire_ni_w_lg_w_lg_w829w832w835w(0) <= wire_ni_w_lg_w829w832w(0) OR wire_ni_w834w(0);
	wire_ni_w_lg_w_lg_w841w844w847w(0) <= wire_ni_w_lg_w841w844w(0) OR wire_ni_w846w(0);
	wire_ni_w_lg_w_lg_w853w856w859w(0) <= wire_ni_w_lg_w853w856w(0) OR wire_ni_w858w(0);
	wire_ni_w_lg_w_lg_w865w868w871w(0) <= wire_ni_w_lg_w865w868w(0) OR wire_ni_w870w(0);
	wire_ni_w_lg_w_lg_w877w880w883w(0) <= wire_ni_w_lg_w877w880w(0) OR wire_ni_w882w(0);
	wire_ni_w_lg_w_lg_w132w135w138w(0) <= wire_ni_w_lg_w132w135w(0) OR wire_ni_w137w(0);
	wire_ni_w_lg_w_lg_w889w892w895w(0) <= wire_ni_w_lg_w889w892w(0) OR wire_ni_w894w(0);
	wire_ni_w_lg_w_lg_w901w904w907w(0) <= wire_ni_w_lg_w901w904w(0) OR wire_ni_w906w(0);
	wire_ni_w_lg_w_lg_w913w916w919w(0) <= wire_ni_w_lg_w913w916w(0) OR wire_ni_w918w(0);
	wire_ni_w_lg_w_lg_w925w928w931w(0) <= wire_ni_w_lg_w925w928w(0) OR wire_ni_w930w(0);
	wire_ni_w_lg_w_lg_w937w940w943w(0) <= wire_ni_w_lg_w937w940w(0) OR wire_ni_w942w(0);
	wire_ni_w_lg_w_lg_w949w952w955w(0) <= wire_ni_w_lg_w949w952w(0) OR wire_ni_w954w(0);
	wire_ni_w_lg_w_lg_w961w964w967w(0) <= wire_ni_w_lg_w961w964w(0) OR wire_ni_w966w(0);
	wire_ni_w_lg_w_lg_w973w976w979w(0) <= wire_ni_w_lg_w973w976w(0) OR wire_ni_w978w(0);
	wire_ni_w_lg_w_lg_w985w988w991w(0) <= wire_ni_w_lg_w985w988w(0) OR wire_ni_w990w(0);
	wire_ni_w_lg_w_lg_w997w1000w1003w(0) <= wire_ni_w_lg_w997w1000w(0) OR wire_ni_w1002w(0);
	wire_ni_w_lg_w_lg_w144w147w150w(0) <= wire_ni_w_lg_w144w147w(0) OR wire_ni_w149w(0);
	wire_ni_w_lg_w_lg_w1009w1012w1015w(0) <= wire_ni_w_lg_w1009w1012w(0) OR wire_ni_w1014w(0);
	wire_ni_w_lg_w_lg_w1021w1024w1027w(0) <= wire_ni_w_lg_w1021w1024w(0) OR wire_ni_w1026w(0);
	wire_ni_w_lg_w_lg_w1033w1036w1039w(0) <= wire_ni_w_lg_w1033w1036w(0) OR wire_ni_w1038w(0);
	wire_ni_w_lg_w_lg_w1045w1048w1051w(0) <= wire_ni_w_lg_w1045w1048w(0) OR wire_ni_w1050w(0);
	wire_ni_w_lg_w_lg_w1057w1060w1063w(0) <= wire_ni_w_lg_w1057w1060w(0) OR wire_ni_w1062w(0);
	wire_ni_w_lg_w_lg_w1069w1072w1075w(0) <= wire_ni_w_lg_w1069w1072w(0) OR wire_ni_w1074w(0);
	wire_ni_w_lg_w_lg_w1081w1084w1087w(0) <= wire_ni_w_lg_w1081w1084w(0) OR wire_ni_w1086w(0);
	wire_ni_w_lg_w_lg_w1093w1096w1099w(0) <= wire_ni_w_lg_w1093w1096w(0) OR wire_ni_w1098w(0);
	wire_ni_w_lg_w_lg_w1105w1108w1111w(0) <= wire_ni_w_lg_w1105w1108w(0) OR wire_ni_w1110w(0);
	wire_ni_w_lg_w_lg_w1117w1120w1123w(0) <= wire_ni_w_lg_w1117w1120w(0) OR wire_ni_w1122w(0);
	wire_ni_w_lg_w_lg_w156w159w162w(0) <= wire_ni_w_lg_w156w159w(0) OR wire_ni_w161w(0);
	wire_ni_w_lg_w_lg_w1129w1132w1135w(0) <= wire_ni_w_lg_w1129w1132w(0) OR wire_ni_w1134w(0);
	wire_ni_w_lg_w_lg_w1141w1144w1147w(0) <= wire_ni_w_lg_w1141w1144w(0) OR wire_ni_w1146w(0);
	wire_ni_w_lg_w_lg_w1153w1156w1159w(0) <= wire_ni_w_lg_w1153w1156w(0) OR wire_ni_w1158w(0);
	wire_ni_w_lg_w_lg_w168w171w174w(0) <= wire_ni_w_lg_w168w171w(0) OR wire_ni_w173w(0);
	wire_ni_w_lg_w_lg_w_lg_w1165w1168w1171w1174w(0) <= wire_ni_w_lg_w_lg_w1165w1168w1171w(0) OR wire_ni_w1173w(0);
	wire_ni_w_lg_w_lg_w_lg_w1178w1181w1184w1187w(0) <= wire_ni_w_lg_w_lg_w1178w1181w1184w(0) OR wire_ni_w1186w(0);
	wire_ni_w_lg_w_lg_w_lg_w1190w1193w1196w1199w(0) <= wire_ni_w_lg_w_lg_w1190w1193w1196w(0) OR wire_ni_w1198w(0);
	wire_ni_w_lg_w_lg_w_lg_w1202w1205w1208w1211w(0) <= wire_ni_w_lg_w_lg_w1202w1205w1208w(0) OR wire_ni_w1210w(0);
	wire_ni_w_lg_w_lg_w_lg_w1214w1217w1220w1223w(0) <= wire_ni_w_lg_w_lg_w1214w1217w1220w(0) OR wire_ni_w1222w(0);
	wire_ni_w_lg_w_lg_w_lg_w1226w1229w1232w1235w(0) <= wire_ni_w_lg_w_lg_w1226w1229w1232w(0) OR wire_ni_w1234w(0);
	wire_ni_w_lg_w_lg_w_lg_w1238w1241w1244w1247w(0) <= wire_ni_w_lg_w_lg_w1238w1241w1244w(0) OR wire_ni_w1246w(0);
	wire_ni_w_lg_w_lg_w_lg_w59w62w65w68w(0) <= wire_ni_w_lg_w_lg_w59w62w65w(0) OR wire_ni_w67w(0);
	wire_ni_w_lg_w_lg_w_lg_w180w183w186w189w(0) <= wire_ni_w_lg_w_lg_w180w183w186w(0) OR wire_ni_w188w(0);
	wire_ni_w_lg_w_lg_w_lg_w192w195w198w201w(0) <= wire_ni_w_lg_w_lg_w192w195w198w(0) OR wire_ni_w200w(0);
	wire_ni_w_lg_w_lg_w_lg_w204w207w210w213w(0) <= wire_ni_w_lg_w_lg_w204w207w210w(0) OR wire_ni_w212w(0);
	wire_ni_w_lg_w_lg_w_lg_w216w219w222w225w(0) <= wire_ni_w_lg_w_lg_w216w219w222w(0) OR wire_ni_w224w(0);
	wire_ni_w_lg_w_lg_w_lg_w228w231w234w237w(0) <= wire_ni_w_lg_w_lg_w228w231w234w(0) OR wire_ni_w236w(0);
	wire_ni_w_lg_w_lg_w_lg_w240w243w246w249w(0) <= wire_ni_w_lg_w_lg_w240w243w246w(0) OR wire_ni_w248w(0);
	wire_ni_w_lg_w_lg_w_lg_w252w255w258w261w(0) <= wire_ni_w_lg_w_lg_w252w255w258w(0) OR wire_ni_w260w(0);
	wire_ni_w_lg_w_lg_w_lg_w264w267w270w273w(0) <= wire_ni_w_lg_w_lg_w264w267w270w(0) OR wire_ni_w272w(0);
	wire_ni_w_lg_w_lg_w_lg_w276w279w282w285w(0) <= wire_ni_w_lg_w_lg_w276w279w282w(0) OR wire_ni_w284w(0);
	wire_ni_w_lg_w_lg_w_lg_w288w291w294w297w(0) <= wire_ni_w_lg_w_lg_w288w291w294w(0) OR wire_ni_w296w(0);
	wire_ni_w_lg_w_lg_w_lg_w72w75w78w81w(0) <= wire_ni_w_lg_w_lg_w72w75w78w(0) OR wire_ni_w80w(0);
	wire_ni_w_lg_w_lg_w_lg_w300w303w306w309w(0) <= wire_ni_w_lg_w_lg_w300w303w306w(0) OR wire_ni_w308w(0);
	wire_ni_w_lg_w_lg_w_lg_w312w315w318w321w(0) <= wire_ni_w_lg_w_lg_w312w315w318w(0) OR wire_ni_w320w(0);
	wire_ni_w_lg_w_lg_w_lg_w324w327w330w333w(0) <= wire_ni_w_lg_w_lg_w324w327w330w(0) OR wire_ni_w332w(0);
	wire_ni_w_lg_w_lg_w_lg_w336w339w342w345w(0) <= wire_ni_w_lg_w_lg_w336w339w342w(0) OR wire_ni_w344w(0);
	wire_ni_w_lg_w_lg_w_lg_w348w351w354w357w(0) <= wire_ni_w_lg_w_lg_w348w351w354w(0) OR wire_ni_w356w(0);
	wire_ni_w_lg_w_lg_w_lg_w360w363w366w369w(0) <= wire_ni_w_lg_w_lg_w360w363w366w(0) OR wire_ni_w368w(0);
	wire_ni_w_lg_w_lg_w_lg_w372w375w378w381w(0) <= wire_ni_w_lg_w_lg_w372w375w378w(0) OR wire_ni_w380w(0);
	wire_ni_w_lg_w_lg_w_lg_w384w387w390w393w(0) <= wire_ni_w_lg_w_lg_w384w387w390w(0) OR wire_ni_w392w(0);
	wire_ni_w_lg_w_lg_w_lg_w396w399w402w405w(0) <= wire_ni_w_lg_w_lg_w396w399w402w(0) OR wire_ni_w404w(0);
	wire_ni_w_lg_w_lg_w_lg_w408w411w414w417w(0) <= wire_ni_w_lg_w_lg_w408w411w414w(0) OR wire_ni_w416w(0);
	wire_ni_w_lg_w_lg_w_lg_w84w87w90w93w(0) <= wire_ni_w_lg_w_lg_w84w87w90w(0) OR wire_ni_w92w(0);
	wire_ni_w_lg_w_lg_w_lg_w420w423w426w429w(0) <= wire_ni_w_lg_w_lg_w420w423w426w(0) OR wire_ni_w428w(0);
	wire_ni_w_lg_w_lg_w_lg_w432w435w438w441w(0) <= wire_ni_w_lg_w_lg_w432w435w438w(0) OR wire_ni_w440w(0);
	wire_ni_w_lg_w_lg_w_lg_w444w447w450w453w(0) <= wire_ni_w_lg_w_lg_w444w447w450w(0) OR wire_ni_w452w(0);
	wire_ni_w_lg_w_lg_w_lg_w456w459w462w465w(0) <= wire_ni_w_lg_w_lg_w456w459w462w(0) OR wire_ni_w464w(0);
	wire_ni_w_lg_w_lg_w_lg_w468w471w474w477w(0) <= wire_ni_w_lg_w_lg_w468w471w474w(0) OR wire_ni_w476w(0);
	wire_ni_w_lg_w_lg_w_lg_w480w483w486w489w(0) <= wire_ni_w_lg_w_lg_w480w483w486w(0) OR wire_ni_w488w(0);
	wire_ni_w_lg_w_lg_w_lg_w492w495w498w501w(0) <= wire_ni_w_lg_w_lg_w492w495w498w(0) OR wire_ni_w500w(0);
	wire_ni_w_lg_w_lg_w_lg_w504w507w510w513w(0) <= wire_ni_w_lg_w_lg_w504w507w510w(0) OR wire_ni_w512w(0);
	wire_ni_w_lg_w_lg_w_lg_w516w519w522w525w(0) <= wire_ni_w_lg_w_lg_w516w519w522w(0) OR wire_ni_w524w(0);
	wire_ni_w_lg_w_lg_w_lg_w528w531w534w537w(0) <= wire_ni_w_lg_w_lg_w528w531w534w(0) OR wire_ni_w536w(0);
	wire_ni_w_lg_w_lg_w_lg_w96w99w102w105w(0) <= wire_ni_w_lg_w_lg_w96w99w102w(0) OR wire_ni_w104w(0);
	wire_ni_w_lg_w_lg_w_lg_w540w543w546w549w(0) <= wire_ni_w_lg_w_lg_w540w543w546w(0) OR wire_ni_w548w(0);
	wire_ni_w_lg_w_lg_w_lg_w552w555w558w561w(0) <= wire_ni_w_lg_w_lg_w552w555w558w(0) OR wire_ni_w560w(0);
	wire_ni_w_lg_w_lg_w_lg_w564w567w570w573w(0) <= wire_ni_w_lg_w_lg_w564w567w570w(0) OR wire_ni_w572w(0);
	wire_ni_w_lg_w_lg_w_lg_w576w579w582w585w(0) <= wire_ni_w_lg_w_lg_w576w579w582w(0) OR wire_ni_w584w(0);
	wire_ni_w_lg_w_lg_w_lg_w588w591w594w597w(0) <= wire_ni_w_lg_w_lg_w588w591w594w(0) OR wire_ni_w596w(0);
	wire_ni_w_lg_w_lg_w_lg_w600w603w606w609w(0) <= wire_ni_w_lg_w_lg_w600w603w606w(0) OR wire_ni_w608w(0);
	wire_ni_w_lg_w_lg_w_lg_w612w615w618w621w(0) <= wire_ni_w_lg_w_lg_w612w615w618w(0) OR wire_ni_w620w(0);
	wire_ni_w_lg_w_lg_w_lg_w624w627w630w633w(0) <= wire_ni_w_lg_w_lg_w624w627w630w(0) OR wire_ni_w632w(0);
	wire_ni_w_lg_w_lg_w_lg_w636w639w642w645w(0) <= wire_ni_w_lg_w_lg_w636w639w642w(0) OR wire_ni_w644w(0);
	wire_ni_w_lg_w_lg_w_lg_w648w651w654w657w(0) <= wire_ni_w_lg_w_lg_w648w651w654w(0) OR wire_ni_w656w(0);
	wire_ni_w_lg_w_lg_w_lg_w108w111w114w117w(0) <= wire_ni_w_lg_w_lg_w108w111w114w(0) OR wire_ni_w116w(0);
	wire_ni_w_lg_w_lg_w_lg_w660w663w666w669w(0) <= wire_ni_w_lg_w_lg_w660w663w666w(0) OR wire_ni_w668w(0);
	wire_ni_w_lg_w_lg_w_lg_w672w675w678w681w(0) <= wire_ni_w_lg_w_lg_w672w675w678w(0) OR wire_ni_w680w(0);
	wire_ni_w_lg_w_lg_w_lg_w684w687w690w693w(0) <= wire_ni_w_lg_w_lg_w684w687w690w(0) OR wire_ni_w692w(0);
	wire_ni_w_lg_w_lg_w_lg_w696w699w702w705w(0) <= wire_ni_w_lg_w_lg_w696w699w702w(0) OR wire_ni_w704w(0);
	wire_ni_w_lg_w_lg_w_lg_w709w712w715w718w(0) <= wire_ni_w_lg_w_lg_w709w712w715w(0) OR wire_ni_w717w(0);
	wire_ni_w_lg_w_lg_w_lg_w721w724w727w730w(0) <= wire_ni_w_lg_w_lg_w721w724w727w(0) OR wire_ni_w729w(0);
	wire_ni_w_lg_w_lg_w_lg_w733w736w739w742w(0) <= wire_ni_w_lg_w_lg_w733w736w739w(0) OR wire_ni_w741w(0);
	wire_ni_w_lg_w_lg_w_lg_w745w748w751w754w(0) <= wire_ni_w_lg_w_lg_w745w748w751w(0) OR wire_ni_w753w(0);
	wire_ni_w_lg_w_lg_w_lg_w757w760w763w766w(0) <= wire_ni_w_lg_w_lg_w757w760w763w(0) OR wire_ni_w765w(0);
	wire_ni_w_lg_w_lg_w_lg_w120w123w126w129w(0) <= wire_ni_w_lg_w_lg_w120w123w126w(0) OR wire_ni_w128w(0);
	wire_ni_w_lg_w_lg_w_lg_w769w772w775w778w(0) <= wire_ni_w_lg_w_lg_w769w772w775w(0) OR wire_ni_w777w(0);
	wire_ni_w_lg_w_lg_w_lg_w781w784w787w790w(0) <= wire_ni_w_lg_w_lg_w781w784w787w(0) OR wire_ni_w789w(0);
	wire_ni_w_lg_w_lg_w_lg_w793w796w799w802w(0) <= wire_ni_w_lg_w_lg_w793w796w799w(0) OR wire_ni_w801w(0);
	wire_ni_w_lg_w_lg_w_lg_w805w808w811w814w(0) <= wire_ni_w_lg_w_lg_w805w808w811w(0) OR wire_ni_w813w(0);
	wire_ni_w_lg_w_lg_w_lg_w817w820w823w826w(0) <= wire_ni_w_lg_w_lg_w817w820w823w(0) OR wire_ni_w825w(0);
	wire_ni_w_lg_w_lg_w_lg_w829w832w835w838w(0) <= wire_ni_w_lg_w_lg_w829w832w835w(0) OR wire_ni_w837w(0);
	wire_ni_w_lg_w_lg_w_lg_w841w844w847w850w(0) <= wire_ni_w_lg_w_lg_w841w844w847w(0) OR wire_ni_w849w(0);
	wire_ni_w_lg_w_lg_w_lg_w853w856w859w862w(0) <= wire_ni_w_lg_w_lg_w853w856w859w(0) OR wire_ni_w861w(0);
	wire_ni_w_lg_w_lg_w_lg_w865w868w871w874w(0) <= wire_ni_w_lg_w_lg_w865w868w871w(0) OR wire_ni_w873w(0);
	wire_ni_w_lg_w_lg_w_lg_w877w880w883w886w(0) <= wire_ni_w_lg_w_lg_w877w880w883w(0) OR wire_ni_w885w(0);
	wire_ni_w_lg_w_lg_w_lg_w132w135w138w141w(0) <= wire_ni_w_lg_w_lg_w132w135w138w(0) OR wire_ni_w140w(0);
	wire_ni_w_lg_w_lg_w_lg_w889w892w895w898w(0) <= wire_ni_w_lg_w_lg_w889w892w895w(0) OR wire_ni_w897w(0);
	wire_ni_w_lg_w_lg_w_lg_w901w904w907w910w(0) <= wire_ni_w_lg_w_lg_w901w904w907w(0) OR wire_ni_w909w(0);
	wire_ni_w_lg_w_lg_w_lg_w913w916w919w922w(0) <= wire_ni_w_lg_w_lg_w913w916w919w(0) OR wire_ni_w921w(0);
	wire_ni_w_lg_w_lg_w_lg_w925w928w931w934w(0) <= wire_ni_w_lg_w_lg_w925w928w931w(0) OR wire_ni_w933w(0);
	wire_ni_w_lg_w_lg_w_lg_w937w940w943w946w(0) <= wire_ni_w_lg_w_lg_w937w940w943w(0) OR wire_ni_w945w(0);
	wire_ni_w_lg_w_lg_w_lg_w949w952w955w958w(0) <= wire_ni_w_lg_w_lg_w949w952w955w(0) OR wire_ni_w957w(0);
	wire_ni_w_lg_w_lg_w_lg_w961w964w967w970w(0) <= wire_ni_w_lg_w_lg_w961w964w967w(0) OR wire_ni_w969w(0);
	wire_ni_w_lg_w_lg_w_lg_w973w976w979w982w(0) <= wire_ni_w_lg_w_lg_w973w976w979w(0) OR wire_ni_w981w(0);
	wire_ni_w_lg_w_lg_w_lg_w985w988w991w994w(0) <= wire_ni_w_lg_w_lg_w985w988w991w(0) OR wire_ni_w993w(0);
	wire_ni_w_lg_w_lg_w_lg_w997w1000w1003w1006w(0) <= wire_ni_w_lg_w_lg_w997w1000w1003w(0) OR wire_ni_w1005w(0);
	wire_ni_w_lg_w_lg_w_lg_w144w147w150w153w(0) <= wire_ni_w_lg_w_lg_w144w147w150w(0) OR wire_ni_w152w(0);
	wire_ni_w_lg_w_lg_w_lg_w1009w1012w1015w1018w(0) <= wire_ni_w_lg_w_lg_w1009w1012w1015w(0) OR wire_ni_w1017w(0);
	wire_ni_w_lg_w_lg_w_lg_w1021w1024w1027w1030w(0) <= wire_ni_w_lg_w_lg_w1021w1024w1027w(0) OR wire_ni_w1029w(0);
	wire_ni_w_lg_w_lg_w_lg_w1033w1036w1039w1042w(0) <= wire_ni_w_lg_w_lg_w1033w1036w1039w(0) OR wire_ni_w1041w(0);
	wire_ni_w_lg_w_lg_w_lg_w1045w1048w1051w1054w(0) <= wire_ni_w_lg_w_lg_w1045w1048w1051w(0) OR wire_ni_w1053w(0);
	wire_ni_w_lg_w_lg_w_lg_w1057w1060w1063w1066w(0) <= wire_ni_w_lg_w_lg_w1057w1060w1063w(0) OR wire_ni_w1065w(0);
	wire_ni_w_lg_w_lg_w_lg_w1069w1072w1075w1078w(0) <= wire_ni_w_lg_w_lg_w1069w1072w1075w(0) OR wire_ni_w1077w(0);
	wire_ni_w_lg_w_lg_w_lg_w1081w1084w1087w1090w(0) <= wire_ni_w_lg_w_lg_w1081w1084w1087w(0) OR wire_ni_w1089w(0);
	wire_ni_w_lg_w_lg_w_lg_w1093w1096w1099w1102w(0) <= wire_ni_w_lg_w_lg_w1093w1096w1099w(0) OR wire_ni_w1101w(0);
	wire_ni_w_lg_w_lg_w_lg_w1105w1108w1111w1114w(0) <= wire_ni_w_lg_w_lg_w1105w1108w1111w(0) OR wire_ni_w1113w(0);
	wire_ni_w_lg_w_lg_w_lg_w1117w1120w1123w1126w(0) <= wire_ni_w_lg_w_lg_w1117w1120w1123w(0) OR wire_ni_w1125w(0);
	wire_ni_w_lg_w_lg_w_lg_w156w159w162w165w(0) <= wire_ni_w_lg_w_lg_w156w159w162w(0) OR wire_ni_w164w(0);
	wire_ni_w_lg_w_lg_w_lg_w1129w1132w1135w1138w(0) <= wire_ni_w_lg_w_lg_w1129w1132w1135w(0) OR wire_ni_w1137w(0);
	wire_ni_w_lg_w_lg_w_lg_w1141w1144w1147w1150w(0) <= wire_ni_w_lg_w_lg_w1141w1144w1147w(0) OR wire_ni_w1149w(0);
	wire_ni_w_lg_w_lg_w_lg_w1153w1156w1159w1162w(0) <= wire_ni_w_lg_w_lg_w1153w1156w1159w(0) OR wire_ni_w1161w(0);
	wire_ni_w_lg_w_lg_w_lg_w168w171w174w177w(0) <= wire_ni_w_lg_w_lg_w168w171w174w(0) OR wire_ni_w176w(0);
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q <= '1';
				final_fpga_cmd_xbar_mux_005_share_count_zero_flag_36q <= '1';
		ELSIF (clk = '1' AND clk'event) THEN
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1333m_dataout;
				final_fpga_cmd_xbar_mux_005_share_count_zero_flag_36q <= wire_final_fpga_cmd_xbar_mux_005_share_count_zero_flag_24m_dataout;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q <= '0';
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q <= '0';
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q <= '0';
				final_fpga_cmd_xbar_mux_005_locked_0_15q <= '0';
				final_fpga_cmd_xbar_mux_005_locked_1_7q <= '0';
				final_fpga_cmd_xbar_mux_005_locked_2_6q <= '0';
				final_fpga_cmd_xbar_mux_005_locked_3_5q <= '0';
				final_fpga_cmd_xbar_mux_005_packet_in_progress_25q <= '0';
				final_fpga_cmd_xbar_mux_005_share_count_0_26q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1332m_dataout;
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1331m_dataout;
				final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1330m_dataout;
				final_fpga_cmd_xbar_mux_005_locked_0_15q <= (sink0_data(54) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_0_1321_dataout);
				final_fpga_cmd_xbar_mux_005_locked_1_7q <= (sink1_data(54) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_1_1322_dataout);
				final_fpga_cmd_xbar_mux_005_locked_2_6q <= (sink2_data(54) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_2_1323_dataout);
				final_fpga_cmd_xbar_mux_005_locked_3_5q <= (sink3_data(54) AND s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_3_1324_dataout);
				final_fpga_cmd_xbar_mux_005_packet_in_progress_25q <= wire_final_fpga_cmd_xbar_mux_005_packet_in_progress_14m_dataout;
				final_fpga_cmd_xbar_mux_005_share_count_0_26q <= wire_final_fpga_cmd_xbar_mux_005_share_count_23m_dataout;
		END IF;
	END PROCESS;
	wire_nO_w28w(0) <= NOT final_fpga_cmd_xbar_mux_005_packet_in_progress_25q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1326m_dataout <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_2_1323_dataout WHEN s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_wideor0_1325_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1327m_dataout <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_1_1322_dataout WHEN s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_wideor0_1325_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1328m_dataout <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_0_1321_dataout WHEN s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_wideor0_1325_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1329m_dataout <= s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_grant_3_1324_dataout WHEN s_wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_wideor0_1325_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1330m_dataout <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1326m_dataout WHEN wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_3_1337q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1331m_dataout <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1327m_dataout WHEN wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_2_1338q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1332m_dataout <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1328m_dataout WHEN wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1_1339q;
	wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1333m_dataout <= wire_final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_1329m_dataout WHEN wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_altera_merlin_arbitrator_arb_top_priority_reg_0_1340q;
	wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_dataout <= wire_final_fpga_cmd_xbar_mux_005_add0_17_o(1) AND NOT(final_fpga_cmd_xbar_mux_005_share_count_zero_flag_36q);
	wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_w_lg_dataout27w(0) <= NOT wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_dataout;
	wire_final_fpga_cmd_xbar_mux_005_packet_in_progress_13m_dataout <= final_fpga_cmd_xbar_mux_005_packet_in_progress_25q OR s_wire_final_fpga_cmd_xbar_mux_005_wideor1_54_dataout;
	wire_final_fpga_cmd_xbar_mux_005_packet_in_progress_14m_dataout <= wire_final_fpga_cmd_xbar_mux_005_packet_in_progress_13m_dataout AND NOT(s_wire_final_fpga_cmd_xbar_mux_005_last_cycle_12_dataout);
	wire_final_fpga_cmd_xbar_mux_005_share_count_21m_dataout <= wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_dataout WHEN s_wire_final_fpga_cmd_xbar_mux_005_last_cycle_12_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_share_count_0_26q;
	wire_final_fpga_cmd_xbar_mux_005_share_count_23m_dataout <= wire_final_fpga_cmd_xbar_mux_005_share_count_21m_dataout AND NOT(wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout);
	wire_final_fpga_cmd_xbar_mux_005_share_count_zero_flag_22m_dataout <= wire_final_fpga_cmd_xbar_mux_005_p1_share_count_0_18m_w_lg_dataout27w(0) WHEN s_wire_final_fpga_cmd_xbar_mux_005_last_cycle_12_dataout = '1'  ELSE final_fpga_cmd_xbar_mux_005_share_count_zero_flag_36q;
	wire_final_fpga_cmd_xbar_mux_005_share_count_zero_flag_24m_dataout <= wire_final_fpga_cmd_xbar_mux_005_share_count_zero_flag_22m_dataout OR wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout;
	wire_final_fpga_cmd_xbar_mux_005_update_grant_31m_dataout <= (wire_nO_w28w(0) AND wire_w29w(0)) OR (s_wire_final_fpga_cmd_xbar_mux_005_last_cycle_12_dataout AND final_fpga_cmd_xbar_mux_005_share_count_zero_flag_36q);
	wire_final_fpga_cmd_xbar_mux_005_add0_17_a <= ( final_fpga_cmd_xbar_mux_005_share_count_0_26q & "1");
	wire_final_fpga_cmd_xbar_mux_005_add0_17_b <= ( "0" & "1");
	final_fpga_cmd_xbar_mux_005_add0_17 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 2,
		width_b => 2,
		width_o => 2
	  )
	  PORT MAP ( 
		a => wire_final_fpga_cmd_xbar_mux_005_add0_17_a,
		b => wire_final_fpga_cmd_xbar_mux_005_add0_17_b,
		cin => wire_gnd,
		o => wire_final_fpga_cmd_xbar_mux_005_add0_17_o
	  );

 END RTL; --final_fpga_cmd_xbar_mux_005
--synopsys translate_on
--VALID FILE
