<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<!--[if IE]><meta http-equiv="X-UA-Compatible" content="IE=edge"><![endif]-->
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 1.5.6.1">
<meta name="author" content="Nvidia Confidential">
<title>FERMI Trim Reference Manual</title>
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700">
<style>
/* Asciidoctor default stylesheet | MIT License | http://asciidoctor.org */
/* Remove comment around @import statement below when using as a custom stylesheet */
/*@import "https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700";*/
article,aside,details,figcaption,figure,footer,header,hgroup,main,nav,section,summary{display:block}
audio,canvas,video{display:inline-block}
audio:not([controls]){display:none;height:0}
[hidden],template{display:none}
script{display:none!important}
html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}
a{background:transparent}
a:focus{outline:thin dotted}
a:active,a:hover{outline:0}
h1{font-size:2em;margin:.67em 0}
abbr[title]{border-bottom:1px dotted}
b,strong{font-weight:bold}
dfn{font-style:italic}
hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}
mark{background:#ff0;color:#000}
code,kbd,pre,samp{font-family:monospace;font-size:1em}
pre{white-space:pre-wrap}
q{quotes:"\201C" "\201D" "\2018" "\2019"}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-.5em}
sub{bottom:-.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:0}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
button,input,select,textarea{font-family:inherit;font-size:100%;margin:0}
button,input{line-height:normal}
button,select{text-transform:none}
button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}
input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}
input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
textarea{overflow:auto;vertical-align:top}
table{border-collapse:collapse;border-spacing:0}
*,*:before,*:after{-moz-box-sizing:border-box;-webkit-box-sizing:border-box;box-sizing:border-box}
html,body{font-size:100%}
body{background:#fff;color:rgba(0,0,0,.8);padding:0;margin:0;font-family:"Noto Serif","DejaVu Serif",serif;font-weight:400;font-style:normal;line-height:1;position:relative;cursor:auto;tab-size:4;-moz-osx-font-smoothing:grayscale;-webkit-font-smoothing:antialiased}
a:hover{cursor:pointer}
img,object,embed{max-width:100%;height:auto}
object,embed{height:100%}
img{-ms-interpolation-mode:bicubic}
.left{float:left!important}
.right{float:right!important}
.text-left{text-align:left!important}
.text-right{text-align:right!important}
.text-center{text-align:center!important}
.text-justify{text-align:justify!important}
.hide{display:none}
img,object,svg{display:inline-block;vertical-align:middle}
textarea{height:auto;min-height:50px}
select{width:100%}
.center{margin-left:auto;margin-right:auto}
.spread{width:100%}
p.lead,.paragraph.lead>p,#preamble>.sectionbody>.paragraph:first-of-type p{font-size:1.21875em;line-height:1.6}
.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.45;color:#7a2518;font-weight:400;margin-top:0;margin-bottom:.25em}
div,dl,dt,dd,ul,ol,li,h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6,pre,form,p,blockquote,th,td{margin:0;padding:0;direction:ltr}
a{color:#2156a5;text-decoration:underline;line-height:inherit}
a:hover,a:focus{color:#1d4b8f}
a img{border:none}
p{font-family:inherit;font-weight:400;font-size:1em;line-height:1.6;margin-bottom:1.25em;text-rendering:optimizeLegibility}
p aside{font-size:.875em;line-height:1.35;font-style:italic}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{font-family:"Open Sans","DejaVu Sans",sans-serif;font-weight:300;font-style:normal;color:#ba3925;text-rendering:optimizeLegibility;margin-top:1em;margin-bottom:.5em;line-height:1.0125em}
h1 small,h2 small,h3 small,#toctitle small,.sidebarblock>.content>.title small,h4 small,h5 small,h6 small{font-size:60%;color:#e99b8f;line-height:0}
h1{font-size:2.125em}
h2{font-size:1.6875em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.375em}
h4,h5{font-size:1.125em}
h6{font-size:1em}
hr{border:solid #ddddd8;border-width:1px 0 0;clear:both;margin:1.25em 0 1.1875em;height:0}
em,i{font-style:italic;line-height:inherit}
strong,b{font-weight:bold;line-height:inherit}
small{font-size:60%;line-height:inherit}
code{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;color:rgba(0,0,0,.9)}
ul,ol,dl{font-size:1em;line-height:1.6;margin-bottom:1.25em;list-style-position:outside;font-family:inherit}
ul,ol{margin-left:1.5em}
ul li ul,ul li ol{margin-left:1.25em;margin-bottom:0;font-size:1em}
ul.square li ul,ul.circle li ul,ul.disc li ul{list-style:inherit}
ul.square{list-style-type:square}
ul.circle{list-style-type:circle}
ul.disc{list-style-type:disc}
ol li ul,ol li ol{margin-left:1.25em;margin-bottom:0}
dl dt{margin-bottom:.3125em;font-weight:bold}
dl dd{margin-bottom:1.25em}
abbr,acronym{text-transform:uppercase;font-size:90%;color:rgba(0,0,0,.8);border-bottom:1px dotted #ddd;cursor:help}
abbr{text-transform:none}
blockquote{margin:0 0 1.25em;padding:.5625em 1.25em 0 1.1875em;border-left:1px solid #ddd}
blockquote cite{display:block;font-size:.9375em;color:rgba(0,0,0,.6)}
blockquote cite:before{content:"\2014 \0020"}
blockquote cite a,blockquote cite a:visited{color:rgba(0,0,0,.6)}
blockquote,blockquote p{line-height:1.6;color:rgba(0,0,0,.85)}
@media only screen and (min-width:768px){h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2}
h1{font-size:2.75em}
h2{font-size:2.3125em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.6875em}
h4{font-size:1.4375em}}
table{background:#fff;margin-bottom:1.25em;border:solid 1px #dedede}
table thead,table tfoot{background:#f7f8f7;font-weight:bold}
table thead tr th,table thead tr td,table tfoot tr th,table tfoot tr td{padding:.5em .625em .625em;font-size:inherit;color:rgba(0,0,0,.8);text-align:left}
table tr th,table tr td{padding:.5625em .625em;font-size:inherit;color:rgba(0,0,0,.8)}
table tr.even,table tr.alt,table tr:nth-of-type(even){background:#f8f8f7}
table thead tr th,table tfoot tr th,table tbody tr td,table tr td,table tfoot tr td{display:table-cell;line-height:1.6}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2;word-spacing:-.05em}
h1 strong,h2 strong,h3 strong,#toctitle strong,.sidebarblock>.content>.title strong,h4 strong,h5 strong,h6 strong{font-weight:400}
.clearfix:before,.clearfix:after,.float-group:before,.float-group:after{content:" ";display:table}
.clearfix:after,.float-group:after{clear:both}
*:not(pre)>code{font-size:.9375em;font-style:normal!important;letter-spacing:0;padding:.1em .5ex;word-spacing:-.15em;background-color:#f7f7f8;-webkit-border-radius:4px;border-radius:4px;line-height:1.45;text-rendering:optimizeSpeed;word-wrap:break-word}
*:not(pre)>code.nobreak{word-wrap:normal}
*:not(pre)>code.nowrap{white-space:nowrap}
pre,pre>code{line-height:1.45;color:rgba(0,0,0,.9);font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;text-rendering:optimizeSpeed}
em em{font-style:normal}
strong strong{font-weight:400}
.keyseq{color:rgba(51,51,51,.8)}
kbd{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;display:inline-block;color:rgba(0,0,0,.8);font-size:.65em;line-height:1.45;background-color:#f7f7f7;border:1px solid #ccc;-webkit-border-radius:3px;border-radius:3px;-webkit-box-shadow:0 1px 0 rgba(0,0,0,.2),0 0 0 .1em white inset;box-shadow:0 1px 0 rgba(0,0,0,.2),0 0 0 .1em #fff inset;margin:0 .15em;padding:.2em .5em;vertical-align:middle;position:relative;top:-.1em;white-space:nowrap}
.keyseq kbd:first-child{margin-left:0}
.keyseq kbd:last-child{margin-right:0}
.menuseq,.menuref{color:#000}
.menuseq b:not(.caret),.menuref{font-weight:inherit}
.menuseq{word-spacing:-.02em}
.menuseq b.caret{font-size:1.25em;line-height:.8}
.menuseq i.caret{font-weight:bold;text-align:center;width:.45em}
b.button:before,b.button:after{position:relative;top:-1px;font-weight:400}
b.button:before{content:"[";padding:0 3px 0 2px}
b.button:after{content:"]";padding:0 2px 0 3px}
p a>code:hover{color:rgba(0,0,0,.9)}
#header,#content,#footnotes,#footer{width:100%;margin-left:auto;margin-right:auto;margin-top:0;margin-bottom:0;max-width:62.5em;*zoom:1;position:relative;padding-left:.9375em;padding-right:.9375em}
#header:before,#header:after,#content:before,#content:after,#footnotes:before,#footnotes:after,#footer:before,#footer:after{content:" ";display:table}
#header:after,#content:after,#footnotes:after,#footer:after{clear:both}
#content{margin-top:1.25em}
#content:before{content:none}
#header>h1:first-child{color:rgba(0,0,0,.85);margin-top:2.25rem;margin-bottom:0}
#header>h1:first-child+#toc{margin-top:8px;border-top:1px solid #ddddd8}
#header>h1:only-child,body.toc2 #header>h1:nth-last-child(2){border-bottom:1px solid #ddddd8;padding-bottom:8px}
#header .details{border-bottom:1px solid #ddddd8;line-height:1.45;padding-top:.25em;padding-bottom:.25em;padding-left:.25em;color:rgba(0,0,0,.6);display:-ms-flexbox;display:-webkit-flex;display:flex;-ms-flex-flow:row wrap;-webkit-flex-flow:row wrap;flex-flow:row wrap}
#header .details span:first-child{margin-left:-.125em}
#header .details span.email a{color:rgba(0,0,0,.85)}
#header .details br{display:none}
#header .details br+span:before{content:"\00a0\2013\00a0"}
#header .details br+span.author:before{content:"\00a0\22c5\00a0";color:rgba(0,0,0,.85)}
#header .details br+span#revremark:before{content:"\00a0|\00a0"}
#header #revnumber{text-transform:capitalize}
#header #revnumber:after{content:"\00a0"}
#content>h1:first-child:not([class]){color:rgba(0,0,0,.85);border-bottom:1px solid #ddddd8;padding-bottom:8px;margin-top:0;padding-top:1rem;margin-bottom:1.25rem}
#toc{border-bottom:1px solid #efefed;padding-bottom:.5em}
#toc>ul{margin-left:.125em}
#toc ul.sectlevel0>li>a{font-style:italic}
#toc ul.sectlevel0 ul.sectlevel1{margin:.5em 0}
#toc ul{font-family:"Open Sans","DejaVu Sans",sans-serif;list-style-type:none}
#toc li{line-height:1.3334;margin-top:.3334em}
#toc a{text-decoration:none}
#toc a:active{text-decoration:underline}
#toctitle{color:#7a2518;font-size:1.2em}
@media only screen and (min-width:768px){#toctitle{font-size:1.375em}
body.toc2{padding-left:15em;padding-right:0}
#toc.toc2{margin-top:0!important;background-color:#f8f8f7;position:fixed;width:15em;left:0;top:0;border-right:1px solid #efefed;border-top-width:0!important;border-bottom-width:0!important;z-index:1000;padding:1.25em 1em;height:100%;overflow:auto}
#toc.toc2 #toctitle{margin-top:0;margin-bottom:.8rem;font-size:1.2em}
#toc.toc2>ul{font-size:.9em;margin-bottom:0}
#toc.toc2 ul ul{margin-left:0;padding-left:1em}
#toc.toc2 ul.sectlevel0 ul.sectlevel1{padding-left:0;margin-top:.5em;margin-bottom:.5em}
body.toc2.toc-right{padding-left:0;padding-right:15em}
body.toc2.toc-right #toc.toc2{border-right-width:0;border-left:1px solid #efefed;left:auto;right:0}}
@media only screen and (min-width:1280px){body.toc2{padding-left:20em;padding-right:0}
#toc.toc2{width:20em}
#toc.toc2 #toctitle{font-size:1.375em}
#toc.toc2>ul{font-size:.95em}
#toc.toc2 ul ul{padding-left:1.25em}
body.toc2.toc-right{padding-left:0;padding-right:20em}}
#content #toc{border-style:solid;border-width:1px;border-color:#e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;-webkit-border-radius:4px;border-radius:4px}
#content #toc>:first-child{margin-top:0}
#content #toc>:last-child{margin-bottom:0}
#footer{max-width:100%;background-color:rgba(0,0,0,.8);padding:1.25em}
#footer-text{color:rgba(255,255,255,.8);line-height:1.44}
.sect1{padding-bottom:.625em}
@media only screen and (min-width:768px){.sect1{padding-bottom:1.25em}}
.sect1+.sect1{border-top:1px solid #efefed}
#content h1>a.anchor,h2>a.anchor,h3>a.anchor,#toctitle>a.anchor,.sidebarblock>.content>.title>a.anchor,h4>a.anchor,h5>a.anchor,h6>a.anchor{position:absolute;z-index:1001;width:1.5ex;margin-left:-1.5ex;display:block;text-decoration:none!important;visibility:hidden;text-align:center;font-weight:400}
#content h1>a.anchor:before,h2>a.anchor:before,h3>a.anchor:before,#toctitle>a.anchor:before,.sidebarblock>.content>.title>a.anchor:before,h4>a.anchor:before,h5>a.anchor:before,h6>a.anchor:before{content:"\00A7";font-size:.85em;display:block;padding-top:.1em}
#content h1:hover>a.anchor,#content h1>a.anchor:hover,h2:hover>a.anchor,h2>a.anchor:hover,h3:hover>a.anchor,#toctitle:hover>a.anchor,.sidebarblock>.content>.title:hover>a.anchor,h3>a.anchor:hover,#toctitle>a.anchor:hover,.sidebarblock>.content>.title>a.anchor:hover,h4:hover>a.anchor,h4>a.anchor:hover,h5:hover>a.anchor,h5>a.anchor:hover,h6:hover>a.anchor,h6>a.anchor:hover{visibility:visible}
#content h1>a.link,h2>a.link,h3>a.link,#toctitle>a.link,.sidebarblock>.content>.title>a.link,h4>a.link,h5>a.link,h6>a.link{color:#ba3925;text-decoration:none}
#content h1>a.link:hover,h2>a.link:hover,h3>a.link:hover,#toctitle>a.link:hover,.sidebarblock>.content>.title>a.link:hover,h4>a.link:hover,h5>a.link:hover,h6>a.link:hover{color:#a53221}
.audioblock,.imageblock,.literalblock,.listingblock,.stemblock,.videoblock{margin-bottom:1.25em}
.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{text-rendering:optimizeLegibility;text-align:left;font-family:"Noto Serif","DejaVu Serif",serif;font-size:1rem;font-style:italic}
table.tableblock>caption.title{white-space:nowrap;overflow:visible;max-width:0}
.paragraph.lead>p,#preamble>.sectionbody>.paragraph:first-of-type p{color:rgba(0,0,0,.85)}
table.tableblock #preamble>.sectionbody>.paragraph:first-of-type p{font-size:inherit}
.admonitionblock>table{border-collapse:separate;border:0;background:none;width:100%}
.admonitionblock>table td.icon{text-align:center;width:80px}
.admonitionblock>table td.icon img{max-width:initial}
.admonitionblock>table td.icon .title{font-weight:bold;font-family:"Open Sans","DejaVu Sans",sans-serif;text-transform:uppercase}
.admonitionblock>table td.content{padding-left:1.125em;padding-right:1.25em;border-left:1px solid #ddddd8;color:rgba(0,0,0,.6)}
.admonitionblock>table td.content>:last-child>:last-child{margin-bottom:0}
.exampleblock>.content{border-style:solid;border-width:1px;border-color:#e6e6e6;margin-bottom:1.25em;padding:1.25em;background:#fff;-webkit-border-radius:4px;border-radius:4px}
.exampleblock>.content>:first-child{margin-top:0}
.exampleblock>.content>:last-child{margin-bottom:0}
.sidebarblock{border-style:solid;border-width:1px;border-color:#e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;-webkit-border-radius:4px;border-radius:4px}
.sidebarblock>:first-child{margin-top:0}
.sidebarblock>:last-child{margin-bottom:0}
.sidebarblock>.content>.title{color:#7a2518;margin-top:0;text-align:center}
.exampleblock>.content>:last-child>:last-child,.exampleblock>.content .olist>ol>li:last-child>:last-child,.exampleblock>.content .ulist>ul>li:last-child>:last-child,.exampleblock>.content .qlist>ol>li:last-child>:last-child,.sidebarblock>.content>:last-child>:last-child,.sidebarblock>.content .olist>ol>li:last-child>:last-child,.sidebarblock>.content .ulist>ul>li:last-child>:last-child,.sidebarblock>.content .qlist>ol>li:last-child>:last-child{margin-bottom:0}
.literalblock pre,.listingblock pre:not(.highlight),.listingblock pre[class="highlight"],.listingblock pre[class^="highlight "],.listingblock pre.CodeRay,.listingblock pre.prettyprint{background:#f7f7f8}
.sidebarblock .literalblock pre,.sidebarblock .listingblock pre:not(.highlight),.sidebarblock .listingblock pre[class="highlight"],.sidebarblock .listingblock pre[class^="highlight "],.sidebarblock .listingblock pre.CodeRay,.sidebarblock .listingblock pre.prettyprint{background:#f2f1f1}
.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{-webkit-border-radius:4px;border-radius:4px;word-wrap:break-word;padding:1em;font-size:.8125em}
.literalblock pre.nowrap,.literalblock pre[class].nowrap,.listingblock pre.nowrap,.listingblock pre[class].nowrap{overflow-x:auto;white-space:pre;word-wrap:normal}
@media only screen and (min-width:768px){.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{font-size:.90625em}}
@media only screen and (min-width:1280px){.literalblock pre,.literalblock pre[class],.listingblock pre,.listingblock pre[class]{font-size:1em}}
.literalblock.output pre{color:#f7f7f8;background-color:rgba(0,0,0,.9)}
.listingblock pre.highlightjs{padding:0}
.listingblock pre.highlightjs>code{padding:1em;-webkit-border-radius:4px;border-radius:4px}
.listingblock pre.prettyprint{border-width:0}
.listingblock>.content{position:relative}
.listingblock code[data-lang]:before{display:none;content:attr(data-lang);position:absolute;font-size:.75em;top:.425rem;right:.5rem;line-height:1;text-transform:uppercase;color:#999}
.listingblock:hover code[data-lang]:before{display:block}
.listingblock.terminal pre .command:before{content:attr(data-prompt);padding-right:.5em;color:#999}
.listingblock.terminal pre .command:not([data-prompt]):before{content:"$"}
table.pyhltable{border-collapse:separate;border:0;margin-bottom:0;background:none}
table.pyhltable td{vertical-align:top;padding-top:0;padding-bottom:0;line-height:1.45}
table.pyhltable td.code{padding-left:.75em;padding-right:0}
pre.pygments .lineno,table.pyhltable td:not(.code){color:#999;padding-left:0;padding-right:.5em;border-right:1px solid #ddddd8}
pre.pygments .lineno{display:inline-block;margin-right:.25em}
table.pyhltable .linenodiv{background:none!important;padding-right:0!important}
.quoteblock{margin:0 1em 1.25em 1.5em;display:table}
.quoteblock>.title{margin-left:-1.5em;margin-bottom:.75em}
.quoteblock blockquote,.quoteblock blockquote p{color:rgba(0,0,0,.85);font-size:1.15rem;line-height:1.75;word-spacing:.1em;letter-spacing:0;font-style:italic;text-align:justify}
.quoteblock blockquote{margin:0;padding:0;border:0}
.quoteblock blockquote:before{content:"\201c";float:left;font-size:2.75em;font-weight:bold;line-height:.6em;margin-left:-.6em;color:#7a2518;text-shadow:0 1px 2px rgba(0,0,0,.1)}
.quoteblock blockquote>.paragraph:last-child p{margin-bottom:0}
.quoteblock .attribution{margin-top:.5em;margin-right:.5ex;text-align:right}
.quoteblock .quoteblock{margin-left:0;margin-right:0;padding:.5em 0;border-left:3px solid rgba(0,0,0,.6)}
.quoteblock .quoteblock blockquote{padding:0 0 0 .75em}
.quoteblock .quoteblock blockquote:before{display:none}
.verseblock{margin:0 1em 1.25em 1em}
.verseblock pre{font-family:"Open Sans","DejaVu Sans",sans;font-size:1.15rem;color:rgba(0,0,0,.85);font-weight:300;text-rendering:optimizeLegibility}
.verseblock pre strong{font-weight:400}
.verseblock .attribution{margin-top:1.25rem;margin-left:.5ex}
.quoteblock .attribution,.verseblock .attribution{font-size:.9375em;line-height:1.45;font-style:italic}
.quoteblock .attribution br,.verseblock .attribution br{display:none}
.quoteblock .attribution cite,.verseblock .attribution cite{display:block;letter-spacing:-.025em;color:rgba(0,0,0,.6)}
.quoteblock.abstract{margin:0 0 1.25em 0;display:block}
.quoteblock.abstract blockquote,.quoteblock.abstract blockquote p{text-align:left;word-spacing:0}
.quoteblock.abstract blockquote:before,.quoteblock.abstract blockquote p:first-of-type:before{display:none}
table.tableblock{max-width:100%;border-collapse:separate}
table.tableblock td>.paragraph:last-child p>p:last-child,table.tableblock th>p:last-child,table.tableblock td>p:last-child{margin-bottom:0}
table.tableblock,th.tableblock,td.tableblock{border:0 solid #dedede}
table.grid-all>thead>tr>.tableblock,table.grid-all>tbody>tr>.tableblock{border-width:0 1px 1px 0}
table.grid-all>tfoot>tr>.tableblock{border-width:1px 1px 0 0}
table.grid-cols>*>tr>.tableblock{border-width:0 1px 0 0}
table.grid-rows>thead>tr>.tableblock,table.grid-rows>tbody>tr>.tableblock{border-width:0 0 1px 0}
table.grid-rows>tfoot>tr>.tableblock{border-width:1px 0 0 0}
table.grid-all>*>tr>.tableblock:last-child,table.grid-cols>*>tr>.tableblock:last-child{border-right-width:0}
table.grid-all>tbody>tr:last-child>.tableblock,table.grid-all>thead:last-child>tr>.tableblock,table.grid-rows>tbody>tr:last-child>.tableblock,table.grid-rows>thead:last-child>tr>.tableblock{border-bottom-width:0}
table.frame-all{border-width:1px}
table.frame-sides{border-width:0 1px}
table.frame-topbot{border-width:1px 0}
th.halign-left,td.halign-left{text-align:left}
th.halign-right,td.halign-right{text-align:right}
th.halign-center,td.halign-center{text-align:center}
th.valign-top,td.valign-top{vertical-align:top}
th.valign-bottom,td.valign-bottom{vertical-align:bottom}
th.valign-middle,td.valign-middle{vertical-align:middle}
table thead th,table tfoot th{font-weight:bold}
tbody tr th{display:table-cell;line-height:1.6;background:#f7f8f7}
tbody tr th,tbody tr th p,tfoot tr th,tfoot tr th p{color:rgba(0,0,0,.8);font-weight:bold}
p.tableblock>code:only-child{background:none;padding:0}
p.tableblock{font-size:1em}
td>div.verse{white-space:pre}
ol{margin-left:1.75em}
ul li ol{margin-left:1.5em}
dl dd{margin-left:1.125em}
dl dd:last-child,dl dd:last-child>:last-child{margin-bottom:0}
ol>li p,ul>li p,ul dd,ol dd,.olist .olist,.ulist .ulist,.ulist .olist,.olist .ulist{margin-bottom:.625em}
ul.checklist,ul.none,ol.none,ul.no-bullet,ol.no-bullet,ol.unnumbered,ul.unstyled,ol.unstyled{list-style-type:none}
ul.no-bullet,ol.no-bullet,ol.unnumbered{margin-left:.625em}
ul.unstyled,ol.unstyled{margin-left:0}
ul.checklist{margin-left:.625em}
ul.checklist li>p:first-child>.fa-square-o:first-child,ul.checklist li>p:first-child>.fa-check-square-o:first-child{width:1.25em;font-size:.8em;position:relative;bottom:.125em}
ul.checklist li>p:first-child>input[type="checkbox"]:first-child{margin-right:.25em}
ul.inline{margin:0 auto .625em auto;margin-left:-1.375em;margin-right:0;padding:0;list-style:none;overflow:hidden}
ul.inline>li{list-style:none;float:left;margin-left:1.375em;display:block}
ul.inline>li>*{display:block}
.unstyled dl dt{font-weight:400;font-style:normal}
ol.arabic{list-style-type:decimal}
ol.decimal{list-style-type:decimal-leading-zero}
ol.loweralpha{list-style-type:lower-alpha}
ol.upperalpha{list-style-type:upper-alpha}
ol.lowerroman{list-style-type:lower-roman}
ol.upperroman{list-style-type:upper-roman}
ol.lowergreek{list-style-type:lower-greek}
.hdlist>table,.colist>table{border:0;background:none}
.hdlist>table>tbody>tr,.colist>table>tbody>tr{background:none}
td.hdlist1,td.hdlist2{vertical-align:top;padding:0 .625em}
td.hdlist1{font-weight:bold;padding-bottom:1.25em}
.literalblock+.colist,.listingblock+.colist{margin-top:-.5em}
.colist>table tr>td:first-of-type{padding:.4em .75em 0 .75em;line-height:1;vertical-align:top}
.colist>table tr>td:first-of-type img{max-width:initial}
.colist>table tr>td:last-of-type{padding:.25em 0}
.thumb,.th{line-height:0;display:inline-block;border:solid 4px #fff;-webkit-box-shadow:0 0 0 1px #ddd;box-shadow:0 0 0 1px #ddd}
.imageblock.left,.imageblock[style*="float: left"]{margin:.25em .625em 1.25em 0}
.imageblock.right,.imageblock[style*="float: right"]{margin:.25em 0 1.25em .625em}
.imageblock>.title{margin-bottom:0}
.imageblock.thumb,.imageblock.th{border-width:6px}
.imageblock.thumb>.title,.imageblock.th>.title{padding:0 .125em}
.image.left,.image.right{margin-top:.25em;margin-bottom:.25em;display:inline-block;line-height:0}
.image.left{margin-right:.625em}
.image.right{margin-left:.625em}
a.image{text-decoration:none;display:inline-block}
a.image object{pointer-events:none}
sup.footnote,sup.footnoteref{font-size:.875em;position:static;vertical-align:super}
sup.footnote a,sup.footnoteref a{text-decoration:none}
sup.footnote a:active,sup.footnoteref a:active{text-decoration:underline}
#footnotes{padding-top:.75em;padding-bottom:.75em;margin-bottom:.625em}
#footnotes hr{width:20%;min-width:6.25em;margin:-.25em 0 .75em 0;border-width:1px 0 0 0}
#footnotes .footnote{padding:0 .375em 0 .225em;line-height:1.3334;font-size:.875em;margin-left:1.2em;text-indent:-1.05em;margin-bottom:.2em}
#footnotes .footnote a:first-of-type{font-weight:bold;text-decoration:none}
#footnotes .footnote:last-of-type{margin-bottom:0}
#content #footnotes{margin-top:-.625em;margin-bottom:0;padding:.75em 0}
.gist .file-data>table{border:0;background:#fff;width:100%;margin-bottom:0}
.gist .file-data>table td.line-data{width:99%}
div.unbreakable{page-break-inside:avoid}
.big{font-size:larger}
.small{font-size:smaller}
.underline{text-decoration:underline}
.overline{text-decoration:overline}
.line-through{text-decoration:line-through}
.aqua{color:#00bfbf}
.aqua-background{background-color:#00fafa}
.black{color:#000}
.black-background{background-color:#000}
.blue{color:#0000bf}
.blue-background{background-color:#0000fa}
.fuchsia{color:#bf00bf}
.fuchsia-background{background-color:#fa00fa}
.gray{color:#606060}
.gray-background{background-color:#7d7d7d}
.green{color:#006000}
.green-background{background-color:#007d00}
.lime{color:#00bf00}
.lime-background{background-color:#00fa00}
.maroon{color:#600000}
.maroon-background{background-color:#7d0000}
.navy{color:#000060}
.navy-background{background-color:#00007d}
.olive{color:#606000}
.olive-background{background-color:#7d7d00}
.purple{color:#600060}
.purple-background{background-color:#7d007d}
.red{color:#bf0000}
.red-background{background-color:#fa0000}
.silver{color:#909090}
.silver-background{background-color:#bcbcbc}
.teal{color:#006060}
.teal-background{background-color:#007d7d}
.white{color:#bfbfbf}
.white-background{background-color:#fafafa}
.yellow{color:#bfbf00}
.yellow-background{background-color:#fafa00}
span.icon>.fa{cursor:default}
a span.icon>.fa{cursor:inherit}
.admonitionblock td.icon [class^="fa icon-"]{font-size:2.5em;text-shadow:1px 1px 2px rgba(0,0,0,.5);cursor:default}
.admonitionblock td.icon .icon-note:before{content:"\f05a";color:#19407c}
.admonitionblock td.icon .icon-tip:before{content:"\f0eb";text-shadow:1px 1px 2px rgba(155,155,0,.8);color:#111}
.admonitionblock td.icon .icon-warning:before{content:"\f071";color:#bf6900}
.admonitionblock td.icon .icon-caution:before{content:"\f06d";color:#bf3400}
.admonitionblock td.icon .icon-important:before{content:"\f06a";color:#bf0000}
.conum[data-value]{display:inline-block;color:#fff!important;background-color:rgba(0,0,0,.8);-webkit-border-radius:100px;border-radius:100px;text-align:center;font-size:.75em;width:1.67em;height:1.67em;line-height:1.67em;font-family:"Open Sans","DejaVu Sans",sans-serif;font-style:normal;font-weight:bold}
.conum[data-value] *{color:#fff!important}
.conum[data-value]+b{display:none}
.conum[data-value]:after{content:attr(data-value)}
pre .conum[data-value]{position:relative;top:-.125em}
b.conum *{color:inherit!important}
.conum:not([data-value]):empty{display:none}
dt,th.tableblock,td.content,div.footnote{text-rendering:optimizeLegibility}
h1,h2,p,td.content,span.alt{letter-spacing:-.01em}
p strong,td.content strong,div.footnote strong{letter-spacing:-.005em}
p,blockquote,dt,td.content,span.alt{font-size:1.0625rem}
p{margin-bottom:1.25rem}
.sidebarblock p,.sidebarblock dt,.sidebarblock td.content,p.tableblock{font-size:1em}
.exampleblock>.content{background-color:#fffef7;border-color:#e0e0dc;-webkit-box-shadow:0 1px 4px #e0e0dc;box-shadow:0 1px 4px #e0e0dc}
.print-only{display:none!important}
@media print{@page{margin:1.25cm .75cm}
*{-webkit-box-shadow:none!important;box-shadow:none!important;text-shadow:none!important}
a{color:inherit!important;text-decoration:underline!important}
a.bare,a[href^="#"],a[href^="mailto:"]{text-decoration:none!important}
a[href^="http:"]:not(.bare):after,a[href^="https:"]:not(.bare):after{content:"(" attr(href) ")";display:inline-block;font-size:.875em;padding-left:.25em}
abbr[title]:after{content:" (" attr(title) ")"}
pre,blockquote,tr,img,object,svg{page-break-inside:avoid}
thead{display:table-header-group}
svg{max-width:100%}
p,blockquote,dt,td.content{font-size:1em;orphans:3;widows:3}
h2,h3,#toctitle,.sidebarblock>.content>.title{page-break-after:avoid}
#toc,.sidebarblock,.exampleblock>.content{background:none!important}
#toc{border-bottom:1px solid #ddddd8!important;padding-bottom:0!important}
.sect1{padding-bottom:0!important}
.sect1+.sect1{border:0!important}
#header>h1:first-child{margin-top:1.25rem}
body.book #header{text-align:center}
body.book #header>h1:first-child{border:0!important;margin:2.5em 0 1em 0}
body.book #header .details{border:0!important;display:block;padding:0!important}
body.book #header .details span:first-child{margin-left:0!important}
body.book #header .details br{display:block}
body.book #header .details br+span:before{content:none!important}
body.book #toc{border:0!important;text-align:left!important;padding:0!important;margin:0!important}
body.book #toc,body.book #preamble,body.book h1.sect0,body.book .sect1>h2{page-break-before:always}
.listingblock code[data-lang]:before{display:block}
#footer{background:none!important;padding:0 .9375em}
#footer-text{color:rgba(0,0,0,.6)!important;font-size:.9em}
.hide-on-print{display:none!important}
.print-only{display:block!important}
.hide-for-print{display:none!important}
.show-for-print{display:inherit!important}}
</style>
</head>
<body class="book">
<div id="header">
<h1>FERMI Trim Reference Manual</h1>
<div class="details">
<span id="author" class="author">Nvidia Confidential</span><br>
<span id="revnumber">version 10</span>
</div>
<div id="toc" class="toc">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_preliminary_manual_caveats_warnings_issues_editorial_notes">1. Preliminary Manual Caveats/Warnings/Issues/Editorial Notes</a></li>
<li><a href="#_introduction">2. Introduction</a></li>
<li><a href="#_trim_registers">3. Trim Registers</a></li>
<li><a href="#_enumeration">4. Enumeration</a>
<ul class="sectlevel2">
<li><a href="#_nvl_common_clk_alt_switch">4.1. NVL_COMMON_CLK_ALT_SWITCH</a></li>
<li><a href="#_nvl_common_clk_alt_ldiv">4.2. NVL_COMMON_CLK_ALT_LDIV</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_plls_out">4.3. NV_NVL_TB_TRIM_SYS_PLLS_OUT</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_nvlink_uphy_cfg">4.4. NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_nvlink_switch_async_mode">4.5. NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_nvlink_ctrl">4.6. NV_NVL_TB_TRIM_SYS_NVLINK_CTRL</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_nvlink_status">4.7. NV_NVL_TB_TRIM_SYS_NVLINK_STATUS</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_nvlink_spare_rw">4.8. NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW</a></li>
<li><a href="#_nv_nvl_tb_trim_sys_nvlink_spare_ro">4.9. NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO</a></li>
</ul>
</li>
<li><a href="#_appendix_b_key">5. APPENDIX B  -  KEY</a></li>
</ul>
</div>
</div>
<div id="content">
<div id="preamble">
<div class="sectionbody">
<div class="ulist">
<ul>
<li>
<p>Original Authors: Rajganesh Jayakar, Kirk Twardoski</p>
</li>
<li>
<p>Source File: <a href="http://p4viewer/get//hw/nvgpu/manuals/dev_trim.ref#10" class="bare">http://p4viewer/get//hw/nvgpu/manuals/dev_trim.ref#10</a></p>
</li>
</ul>
</div>
<div class="paragraph">
<p><strong>This Document contains unpublished, proprietary information and describes
subject matter proprietary to NVidia Corporation.  This document may not be
disclosed to third parties or copied or duplicated in any form without the
prior written consent of NVidia Corporation.</strong></p>
</div>
<div class="literalblock">
<div class="content">
<pre>CONTENTS
Chapter  1  -  Introduction
Chapter  2  -  Trim Registers
Appendix A  -  Nothing Yet
Appendix B  -  Key</pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_preliminary_manual_caveats_warnings_issues_editorial_notes">1. Preliminary Manual Caveats/Warnings/Issues/Editorial Notes</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_introduction">2. Introduction</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This device does a lot of stuff.</p>
</div>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 25%;">
<col style="width: 25%;">
<col style="width: 25%;">
<col style="width: 25%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Mnemonc</th>
<th class="tableblock halign-left valign-top">Description</th>
<th class="tableblock halign-left valign-top">Size</th>
<th class="tableblock halign-left valign-top">Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">NVL_TB_TRIM</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Priv Trim</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32K</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">HOST</p></td>
</tr>
</tbody>
</table>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM                            0x00138FFF:0x00130000 /* RW--D */</code></pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_trim_registers">3. Trim Registers</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The TRIM registers are used to set various trimmers/shapers/etc in
the chip.</p>
</div>
<div class="paragraph">
<p><strong>Copyright (c) 2006 by NVIDIA Corp.  All rights reserved.</strong></p>
</div>
<div class="paragraph">
<p><strong>This material constitutes the trade secrets and confidential,
proprietary information of NVIDIA, Corp.  This material is not to
be disclosed, reproduced, copied, or used in any manner not
permitted under license from NVIDIA, Corp.</strong></p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_enumeration">4. Enumeration</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_nvl_common_clk_alt_switch">4.1. NVL_COMMON_CLK_ALT_SWITCH</h3>
<div class="ulist">
<ul>
<li>
<p>Refer to <a href="http://p4viewer/get//hw/doc/gpu/SOC/Clocks/Documentation/NVLink/NVLink_clocks_full.pdf" class="bare">http://p4viewer/get//hw/doc/gpu/SOC/Clocks/Documentation/NVLink/NVLink_clocks_full.pdf</a></p>
</li>
<li>
<p>The <code>NV_NVL_TB_TRIM_ONESRC_NVL_COMMON_CLK_ALT_SWITCH</code> controls the clock selection for the <code>ALT_NVL_COMMON_CLK</code>.</p>
</li>
<li>
<p><code>ONESRC0</code> is connected to the output of <code>SPPLL0</code>.</p>
</li>
<li>
<p><code>ONESRC1</code> is connected to the mux of  output of <code>SPPLL1</code> and <code>SYSPLL</code></p>
</li>
<li>
<p><code>ONESRC0</code> within the switch is connected to the bypass input of the <code>NVL_COMMON_CLK_ALT_LDIV</code>.</p>
</li>
<li>
<p><code>ONESRC1</code> within the switch is connected to the <code>VCO</code>    input of the <code>NVL_COMMON_CLK_ALT_LDIV</code>.</p>
</li>
<li>
<p><code>SWITCH_STOPCLK</code> field gates off the output clock of the one source module.</p>
<div class="ulist">
<ul>
<li>
<p><code>NO</code> Output clock is running.</p>
</li>
<li>
<p><code>YES</code> Output clock is gated off.</p>
</li>
</ul>
</div>
</li>
<li>
<p><code>SWITCH_COND_STOPCLK</code> field controls if the clock is stopped by the PMU <code>pwr2clk_stopclks</code> signal. Note that this field has no effect on the <code>STOPCLK</code> field.</p>
<div class="ulist">
<ul>
<li>
<p><code>ENABLED</code> clock is stopped when <code>pwr2clk_stopclks</code> is asserted.</p>
</li>
<li>
<p><code>DISABLED</code> clock maintains current state when <code>pwr2clk_stopclks</code> is asserted.</p>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|0| | | |0|     |0 0 0 0 0 0|   |0 0 0|       | |0 0 0| |0 0|   | NVL_COMMON_CLK_ALT_SWITCH
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH Register</div>
<div class="content">
<style>
/* --- asciidoc-register-diagram.css --- */
text.regBitNumMiddle {
    text-anchor: middle;
    fill:        grey;
    font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
    font-size:   8pt;
}

text.regBitNumEnd {
    text-anchor: end;
    fill:        grey;
    font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
    font-size:   8pt;
}

text.regBitNumStart {
    text-anchor: start;
    fill:        grey;
    font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
    font-size:   8pt;
}

text.regBitWidth {
    text-anchor: middle;
    fill:        none;
    font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
    font-weight: bold;
    font-size:   11pt;
}

g line.regBitNumLine {
    stroke:       grey;
    stroke-width: 1px;
}

g line.regBitNumLine_Hide {
    stroke:       none;
    stroke-width: 1px;
}

g rect.regFieldBox {
    fill:         white;
    stroke:       black;
    stroke-width: 1.5px;
}

g.regAttr_rsvd rect.regFieldBox,
g.regAttr_rsvdp rect.regFieldBox,
g.regAttr_rsvdz rect.regFieldBox,
g.regAttr_reserved rect.regFieldBox,
g.regAttr_unused rect.regFieldBox {
    fill: white;
}

g.regFieldExternal line.regFieldBox,
g.regFieldInternal line.regFieldBox {
    stroke: black;
}

g.regFieldUnused line.regFieldBox {
    stroke: grey;
}

g.regFieldUnused text.regFieldName,
g.regFieldUnused text.regFieldValue {
    fill: grey;
}

g.regFieldHidden text.regFieldName,
g.regFieldHidden text.regFieldValue,
g.regFieldHidden path.regBitLine,
g.regFieldHidden path.regBitBracket,
g.regFieldHidden line.regFieldBox,
g.regFieldHidden rect.regFieldBox,
g.regFieldHidden line.regBitNumLine,
g.regFieldHidden line.regBitNumLine_Hide,
g.regFieldHidden text.regBitNumStart,
g.regFieldHidden text.regBitNumMiddle,
g.regFieldHidden text.regBitNumEnd,
g.regFieldHidden text.regFieldExtendsLeft,
g.regFieldHidden text.regFieldExtendsRight {
    fill:   none;
    stroke: none;
}

g text.regFieldValue,
g.regFieldInternal text.regFieldName {
    text-anchor: middle;
}

g.regFieldOverflowLSB text.regBitNumEnd,
g text.regFieldExtendsRight {
    text-anchor: start;
}

g.regFieldOverflowMSB text.regBitNumStart,
g text.regFieldExtendsLeft {
    text-anchor: end;
}

g text.regFieldName,
g text.regFieldValue {
    font-size:   11pt;
    font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
}

g.regFieldExternal1 path.regBitLine,
g.regFieldExternal1 path.regBitBracket {
    stroke:       black;
    stroke-width: 1px;
}

g.regFieldExternal0 path.regBitLine {
    stroke:           green;
    stroke-dasharray: 4, 2;
    stroke-width:     1px;
}

g.regFieldExternal0 path.regBitBracket {
    stroke:       green;
    stroke-width: 1px;
}

svg text.regFieldValue {
    fill:        #0060A9;
    font-family: monospace;
}

svg.regpict {
    color: green;
}

svg *.svg_error text:not(.regBitWidth),
svg *.svg_error text:not(.regBitNumMiddle),
svg *.svg_error text:not(.regBitNumEnd),
svg *.svg_error text:not(.regBitNumStart) {
    fill:        red;
    font-size:   12pt;
    font-weight: bold;
    font-style:  normal;
    font-family: monospace;
}

figure div.json,
figure pre.json {
    color:   rgb(0, 90, 156);
    display: inherit;
}

@media screen {
    g.regLink:hover rect.regFieldBox,
    g.regLink:focus rect.regFieldBox { fill: #ffa; stroke: blue; }

    g.regLink:hover line.regBitNumLine,
    g.regLink:focus line.regBitNumLine,
    g.regLink:hover line.regBitNumLine_Hide,
    g.regLink:focus line.regBitNumLine_Hide,
    g.regLink:hover line.regFieldBox,
    g.regLink:focus line.regFieldBox,
    g.regLink:hover path.regBitLine,
    g.regLink:focus path.regBitLine,
    g.regLink.regFieldExternal:hover path.regBitBracket,
    g.regLink.regFieldExternal:focus path.regBitBracket { stroke: blue; }

    g.regLink:hover text.regFieldName,
    g.regLink:focus text.regFieldName,
    g.regLink.regFieldExternal:hover text.regFieldValue,
    g.regLink.regFieldExternal:focus text.regFieldValue { fill: blue; font-weight: bold; }

    g.regLink:hover text.regBitNumMiddle,
    g.regLink:focus text.regBitNumMiddle,
    g.regLink:hover text.regBitNumStart,
    g.regLink:focus text.regBitNumStart,
    g.regLink:hover text.regBitNumEnd,
    g.regLink:focus text.regBitNumEnd { fill: blue; font-weight: bold; font-size: 9pt; }

    g.regLink:hover text.regBitWidth,
    g.regLink:focus text.regBitWidth {
        fill: blue;
    }
}
</style>
<svg height="392.0px" view_box="0 0 760.0 392" width="760.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="520.0" y="36">1</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="512.0" x2="512.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="512.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="528.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="92">FINALSEL  (RW)</text>
      <path class="regBitBracket" d="M512.0 72.0 l16.0 6.0 L544.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M528.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="504.0" y="36">2</text>
      <text class="regBitNumMiddle" x="488.0" y="36">3</text>
      <line class="regBitNumLineHide" x1="512.0" x2="512.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="480.0" x2="480.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="480.0" y="40"></rect>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="496.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="112">unused [3:2] (RsvdP)</text>
      <path class="regBitBracket" d="M480.0 72.0 l16.0 6.0 L512.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M496.0 78.0 V108.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="472.0" y="36">4</text>
      <line class="regBitNumLineHide" x1="480.0" x2="480.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="464.0" x2="464.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="464.0" y="40"></rect>
      <text class="regBitWidth" x="472.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="132">ASYNC_MODE  (RW)</text>
      <path class="regBitBracket" d="M464.0 72.0 l8.0 6.0 L480.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M472.0 78.0 V128.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="456.0" y="36">5</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLineHide" x1="464.0" x2="464.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="416.0" y="40"></rect>
      <line class="regFieldBox" x1="448.0" x2="448.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="440.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="152">unused [7:5] (RsvdP)</text>
      <path class="regBitBracket" d="M416.0 72.0 l24.0 6.0 L464.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M440.0 78.0 V148.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <line class="regBitNumLineHide" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="400.0" x2="400.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="400.0" y="40"></rect>
      <text class="regBitWidth" x="408.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="172">ONESRCCLK  (RW)</text>
      <path class="regBitBracket" d="M400.0 72.0 l8.0 6.0 L416.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M408.0 78.0 V168.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="392.0" y="36">9</text>
      <text class="regBitNumMiddle" x="344.0" y="36">12</text>
      <line class="regBitNumLineHide" x1="400.0" x2="400.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="336.0" x2="336.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="64.0" x="336.0" y="40"></rect>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="352.0" x2="352.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="368.0" y="20">4 bits</text>
      <text class="regFieldName" x="568.0" y="192">SPARE  (RW)</text>
      <path class="regBitBracket" d="M336.0 72.0 l32.0 6.0 L400.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M368.0 78.0 V188.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="328.0" y="36">13</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLineHide" x1="336.0" x2="336.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="288.0" y="40"></rect>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="312.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="212">unused [15:13] (RsvdP)</text>
      <path class="regBitBracket" d="M288.0 72.0 l24.0 6.0 L336.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M312.0 78.0 V208.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="264.0" y="36">17</text>
      <line class="regBitNumLineHide" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="256.0" x2="256.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="256.0" y="40"></rect>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="272.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="232">SLOWCLK  (RW)</text>
      <path class="regBitBracket" d="M256.0 72.0 l16.0 6.0 L288.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M272.0 78.0 V228.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="248.0" y="36">18</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLineHide" x1="256.0" x2="256.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="96.0" x="160.0" y="40"></rect>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="224.0" x2="224.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="208.0" y="20">6 bits</text>
      <text class="regFieldName" x="568.0" y="252">unused [23:18] (RsvdP)</text>
      <path class="regBitBracket" d="M160.0 72.0 l48.0 6.0 L256.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M208.0 78.0 V248.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <text class="regBitNumMiddle" x="120.0" y="36">26</text>
      <line class="regBitNumLineHide" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="112.0" x2="112.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="112.0" y="40"></rect>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="128.0" x2="128.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="136.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="272">MISCCLK  (RW)</text>
      <path class="regBitBracket" d="M112.0 72.0 l24.0 6.0 L160.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M136.0 78.0 V268.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="104.0" y="36">27</text>
      <line class="regBitNumLineHide" x1="112.0" x2="112.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="96.0" x2="96.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="96.0" y="40"></rect>
      <text class="regBitWidth" x="104.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="292">unused [27:27] (RsvdP)</text>
      <path class="regBitBracket" d="M96.0 72.0 l8.0 6.0 L112.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M104.0 78.0 V288.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="88.0" y="36">28</text>
      <line class="regBitNumLineHide" x1="96.0" x2="96.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="80.0" x2="80.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="80.0" y="40"></rect>
      <text class="regBitWidth" x="88.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="312">STOPCLK  (RW)</text>
      <path class="regBitBracket" d="M80.0 72.0 l8.0 6.0 L96.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M88.0 78.0 V308.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="72.0" y="36">29</text>
      <line class="regBitNumLineHide" x1="80.0" x2="80.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="64.0" x2="64.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="64.0" y="40"></rect>
      <text class="regBitWidth" x="72.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="332">COND_STOPCLK_EN  (RW)</text>
      <path class="regBitBracket" d="M64.0 72.0 l8.0 6.0 L80.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M72.0 78.0 V328.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="56.0" y="36">30</text>
      <line class="regBitNumLineHide" x1="64.0" x2="64.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="48.0" x2="48.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="48.0" y="40"></rect>
      <text class="regBitWidth" x="56.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="352">ONESRCCLK1_SELECT  (RW)</text>
      <path class="regBitBracket" d="M48.0 72.0 l8.0 6.0 L64.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M56.0 78.0 V348.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <line class="regBitNumLineHide" x1="48.0" x2="48.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="32.0" y="40"></rect>
      <text class="regBitWidth" x="40.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="372">unused [31:31] (RsvdP)</text>
      <path class="regBitBracket" d="M32.0 72.0 l8.0 6.0 L48.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M40.0 78.0 V368.0 H566.4 " fill="none"></path>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH                                                    0x001371c4 /* RW-4R */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_FINALSEL                                                  1:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_FINALSEL_INIT                                      0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_FINALSEL_SLOWCLK                                   0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_FINALSEL_TESTORJTAGCLK                             0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_FINALSEL_MISCCLK                                   0x00000002 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_FINALSEL_ONESRCCLK                                 0x00000003 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ASYNC_MODE                                                4:4 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ASYNC_MODE_INIT                                    0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK                                                 8:8 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK_INIT                                     0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK_ONESRC0                                  0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK_ONESRC1                                  0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_SPARE                                                    12:9 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_SPARE_INIT                                         0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_SLOWCLK                                                 17:16 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_SLOWCLK_INIT                                       0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_SLOWCLK_XTAL_IN                                    0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_SLOWCLK_XTAL4X                                     0x00000003 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_MISCCLK                                                 26:24 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_MISCCLK_INIT                                       0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_MISCCLK_PEX_REFCLK_FAST                            0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_MISCCLK_HOSTCLK_DIV                                0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_MISCCLK_XTAL_IN_SLOW                               0x00000002 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_STOPCLK                                                 28:28 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_STOPCLK_INIT                                       0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_STOPCLK_NO                                         0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_STOPCLK_YES                                        0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_COND_STOPCLK_EN                                         29:29 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_COND_STOPCLK_EN_INIT                               0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_COND_STOPCLK_EN_NO                                 0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_COND_STOPCLK_EN_YES                                0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK1_SELECT                                       30:30 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK1_SELECT_INIT                             0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK1_SELECT_SPPLL1                           0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_SWITCH_ONESRCCLK1_SELECT_SYSPLL                           0x00000001 /* RW--V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nvl_common_clk_alt_ldiv">4.2. NVL_COMMON_CLK_ALT_LDIV</h3>
<div class="paragraph">
<p>Refer to <a href="http://p4viewer/get//hw/doc/gpu/SOC/Clocks/Documentation/NVLink/NVLink_clocks_full.pdf" class="bare">http://p4viewer/get//hw/doc/gpu/SOC/Clocks/Documentation/NVLink/NVLink_clocks_full.pdf</a></p>
</div>
<div class="paragraph">
<p>The NV_NVL_TB_TRIM_NVL_COMMON_CLK_ALT_LDIV registers controls the Linear divider inputs for NVL_COMMON_CLK.</p>
</div>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 50%;">
<col style="width: 50%;">
</colgroup>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">BYPDIV[5:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Pdiv assoicated with the bypass clock</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">VCODIV[5:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Pdiv assoicated with the VCO clock</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">GCLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Flatline&#8217;s the clock to high when the bit is set.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">INPUT_CLOCK_GATING</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">top level Clock gating override signal</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">INT_CLOCK_GATING</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Clock gating override signal</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">SDIV14</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Part of the Linear Divider operates at (Div4 mode) quarter frequency of the selected clock.</p>
<p class="tableblock">                                 The Linear Divider has to be in Div4 mode before accepting any other inputs</p>
<p class="tableblock">                                 This bit puts the Linear Divider into Div4 mode.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">LOAD_CNT[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">This field controls a physical characteristics of the Linear divider. This is expected to have a fixed constant value.</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">GATECLKDLY</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">This field controls a physical characteristics of the Linear divider. This is expected to have a fixed constant value.</p></td>
</tr>
</tbody>
</table>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
| |0 0 0| | | | |0 0|   |0 0 0 0 0 0|           |0 0|           | NVL_COMMON_CLK_ALT_LDIV
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV Register</div>
<div class="content">
<svg height="332.0px" view_box="0 0 768.0 332" width="768.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="456.0" y="36">5</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="448.0" x2="448.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="96.0" x="448.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="480.0" x2="480.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="464.0" x2="464.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="496.0" y="20">6 bits</text>
      <text class="regFieldName" x="568.0" y="92">ONESRC0DIV  (RW)</text>
      <path class="regBitBracket" d="M448.0 72.0 l48.0 6.0 L544.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M496.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="440.0" y="36">6</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLineHide" x1="448.0" x2="448.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="416.0" y="40"></rect>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="432.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="112">unused [7:6] (RsvdP)</text>
      <path class="regBitBracket" d="M416.0 72.0 l16.0 6.0 L448.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M432.0 78.0 V108.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <text class="regBitNumMiddle" x="328.0" y="36">13</text>
      <line class="regBitNumLineHide" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="320.0" x2="320.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="96.0" x="320.0" y="40"></rect>
      <line class="regFieldBox" x1="400.0" x2="400.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="352.0" x2="352.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="368.0" y="20">6 bits</text>
      <text class="regFieldName" x="568.0" y="132">ONESRC1DIV  (RW)</text>
      <path class="regBitBracket" d="M320.0 72.0 l48.0 6.0 L416.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M368.0 78.0 V128.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="312.0" y="36">14</text>
      <text class="regBitNumMiddle" x="232.0" y="36">19</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <line class="regBitNumLineHide" x1="320.0" x2="320.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="224.0" x2="224.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="96.0" x="224.0" y="40"></rect>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="288.0" x2="288.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="272.0" y="20">6 bits</text>
      <text class="regFieldName" x="568.0" y="152">unused [19:14] (RsvdP)</text>
      <path class="regBitBracket" d="M224.0 72.0 l48.0 6.0 L320.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M272.0 78.0 V148.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="216.0" y="36">20</text>
      <text class="regBitNumMiddle" x="200.0" y="36">21</text>
      <line class="regBitNumLineHide" x1="224.0" x2="224.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="192.0" x2="192.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="192.0" y="40"></rect>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="208.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="172">LOAD_CIP  (RW)</text>
      <path class="regBitBracket" d="M192.0 72.0 l16.0 6.0 L224.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M208.0 78.0 V168.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="184.0" y="36">22</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLineHide" x1="192.0" x2="192.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="160.0" y="40"></rect>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="176.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="192">unused [23:22] (RsvdP)</text>
      <path class="regBitBracket" d="M160.0 72.0 l16.0 6.0 L192.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M176.0 78.0 V188.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <line class="regBitNumLineHide" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="144.0" x2="144.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="144.0" y="40"></rect>
      <text class="regBitWidth" x="152.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="212">GATECLKDLY  (RW)</text>
      <path class="regBitBracket" d="M144.0 72.0 l8.0 6.0 L160.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M152.0 78.0 V208.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="136.0" y="36">25</text>
      <line class="regBitNumLineHide" x1="144.0" x2="144.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="128.0" x2="128.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="128.0" y="40"></rect>
      <text class="regBitWidth" x="136.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="232">INPUT_CLOCK_GATING  (RW)</text>
      <path class="regBitBracket" d="M128.0 72.0 l8.0 6.0 L144.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M136.0 78.0 V228.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="120.0" y="36">26</text>
      <line class="regBitNumLineHide" x1="128.0" x2="128.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="112.0" x2="112.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="112.0" y="40"></rect>
      <text class="regBitWidth" x="120.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="252">INT_CLOCK_GATING  (RW)</text>
      <path class="regBitBracket" d="M112.0 72.0 l8.0 6.0 L128.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M120.0 78.0 V248.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="104.0" y="36">27</text>
      <line class="regBitNumLineHide" x1="112.0" x2="112.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="96.0" x2="96.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="96.0" y="40"></rect>
      <text class="regBitWidth" x="104.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="272">GCLKS  (RW)</text>
      <path class="regBitBracket" d="M96.0 72.0 l8.0 6.0 L112.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M104.0 78.0 V268.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="88.0" y="36">28</text>
      <text class="regBitNumMiddle" x="56.0" y="36">30</text>
      <line class="regBitNumLineHide" x1="96.0" x2="96.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="48.0" x2="48.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="48.0" y="40"></rect>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="72.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="292">unused [30:28] (RsvdP)</text>
      <path class="regBitBracket" d="M48.0 72.0 l24.0 6.0 L96.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M72.0 78.0 V288.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <line class="regBitNumLineHide" x1="48.0" x2="48.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="32.0" y="40"></rect>
      <text class="regBitWidth" x="40.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="312">SDIV14  (RW)</text>
      <path class="regBitBracket" d="M32.0 72.0 l8.0 6.0 L48.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M40.0 78.0 V308.0 H566.4 " fill="none"></path>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV                                                      0x001372c4 /* RW-4R */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV                                                  5:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_INIT                                      0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY1                                       0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY1P5                                     0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY2                                       0x00000002 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY2P5                                     0x00000003 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY3                                       0x00000004 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY3P5                                     0x00000005 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY4                                       0x00000006 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY4P5                                     0x00000007 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY5                                       0x00000008 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY5P5                                     0x00000009 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY6                                       0x0000000A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY6P5                                     0x0000000B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY7                                       0x0000000C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY7P5                                     0x0000000D /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY8                                       0x0000000E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY8P5                                     0x0000000F /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY9                                       0x00000010 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY9P5                                     0x00000011 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY10                                      0x00000012 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY10P5                                    0x00000013 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY11                                      0x00000014 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY11P5                                    0x00000015 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY12                                      0x00000016 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY12P5                                    0x00000017 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY13                                      0x00000018 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY13P5                                    0x00000019 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY14                                      0x0000001A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY14P5                                    0x0000001B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY15                                      0x0000001C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY15P5                                    0x0000001D /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY16                                      0x0000001E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY16P5                                    0x0000001F /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY17                                      0x00000020 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY18                                      0x00000022 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY19                                      0x00000024 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY20                                      0x00000026 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY21                                      0x00000028 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY22                                      0x0000002A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY23                                      0x0000002C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY24                                      0x0000002E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY25                                      0x00000030 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY26                                      0x00000032 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY27                                      0x00000034 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY28                                      0x00000036 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY29                                      0x00000038 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY30                                      0x0000003A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC0DIV_BY31                                      0x0000003C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV                                                 13:8 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_INIT                                      0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY1                                       0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY1P5                                     0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY2                                       0x00000002 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY2P5                                     0x00000003 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY3                                       0x00000004 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY3P5                                     0x00000005 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY4                                       0x00000006 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY4P5                                     0x00000007 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY5                                       0x00000008 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY5P5                                     0x00000009 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY6                                       0x0000000A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY6P5                                     0x0000000B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY7                                       0x0000000C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY7P5                                     0x0000000D /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY8                                       0x0000000E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY8P5                                     0x0000000F /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY9                                       0x00000010 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY9P5                                     0x00000011 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY10                                      0x00000012 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY10P5                                    0x00000013 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY11                                      0x00000014 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY11P5                                    0x00000015 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY12                                      0x00000016 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY12P5                                    0x00000017 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY13                                      0x00000018 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY13P5                                    0x00000019 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY14                                      0x0000001A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY14P5                                    0x0000001B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY15                                      0x0000001C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY15P5                                    0x0000001D /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY16                                      0x0000001E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY16P5                                    0x0000001F /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY17                                      0x00000020 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY18                                      0x00000022 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY19                                      0x00000024 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY20                                      0x00000026 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY21                                      0x00000028 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY22                                      0x0000002A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY23                                      0x0000002C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY24                                      0x0000002E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY25                                      0x00000030 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY26                                      0x00000032 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY27                                      0x00000034 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY28                                      0x00000036 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY29                                      0x00000038 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY30                                      0x0000003A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_ONESRC1DIV_BY31                                      0x0000003C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_LOAD_CIP                                                  21:20 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_LOAD_CIP_INIT                                        0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_GATECLKDLY                                                24:24 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_GATECLKDLY_INIT                                      0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INPUT_CLOCK_GATING                                        25:25 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INPUT_CLOCK_GATING_INIT                              0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INPUT_CLOCK_GATING_NO                                0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INPUT_CLOCK_GATING_YES                               0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INPUT_CLOCK_GATING__PROD                             0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INT_CLOCK_GATING                                          26:26 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INT_CLOCK_GATING_INIT                                0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INT_CLOCK_GATING_NO                                  0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INT_CLOCK_GATING_YES                                 0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_INT_CLOCK_GATING__PROD                               0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_GCLKS                                                     27:27 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_GCLKS_INIT                                           0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_GCLKS_NO                                             0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_GCLKS_YES                                            0x00000001 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_SDIV14                                                    31:31 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_SDIV14_INIT                                          0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_SDIV14_INDIV1_MODE                                   0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_NVL_COMMON_CLK_ALT_LDIV_SDIV14_INDIV4_MODE                                   0x00000001 /* RW--V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_plls_out">4.3. NV_NVL_TB_TRIM_SYS_PLLS_OUT</h3>
<div class="paragraph">
<p>The PLLS_OUT register controls muxes routing PLL outputs to Pex_tstclk_out.  The defines are set as one field to make
it easy to choose which clock to view, but it is split internally into two 8bit fields. The lower 8bits are used as
selects near the source of the clock inputs, and the upper 8bits are used as selects to choose from various locations
on the chip.  That is why there are several holes within the indexing of all the selects.  The extra IDX values are
used internally to figure out where data should route.</p>
</div>
<div class="paragraph">
<p>Index Mapping:</p>
</div>
<table class="tableblock frame-all grid-all spread">
<colgroup>
<col style="width: 50%;">
<col style="width: 50%;">
</colgroup>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_PEXCLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x11</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_MISCCLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x12</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_CORECLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x13</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_DISPPLLS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x14</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_DISPCLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x15</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_XTALCLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_SOCCLKS</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x17 (Tegra only)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_GPC00</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x08 /* Reserve  8 - 23 for each GPC */</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_GPC01</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x09</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_GPC02</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x0A</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_GPC03</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x0B</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_FBIO0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x20</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_FBIO1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x22</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_FBIO2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x24</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_FBIO3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x26</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_FBIO4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x28</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">IDX_SELECT_FBIO5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x2A</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>By default only the muxes that are active would be enabled; other muxes would be gated.
<code>PLLS_OUT_*ENABLE_OVERRIDE</code> signal is used as an override to enable all the muxes if set to 1&#8217;b1</p>
</div>
<div class="ulist">
<ul>
<li>
<p><code>ENABLE_OVERRIDE</code> = 1 &#8658; all muxes enabled</p>
</li>
<li>
<p><code>ENABLE_OVERRIDE</code> = 0 &#8658; only active muxes enabled (default)</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>For the special <code>DVCO</code> circuit, it is overloaded on <code>GPCPLL_CLOCKOUT</code>. Since only the <code>GPCPLL</code> or <code>DVCO</code> can be enabled at any
given time, the <code>DVFS0_MODE</code> bit will control which clock is routed to the pex_tstclk out.</p>
</div>
<div class="paragraph">
<p>For additional detail, see the wiki @ <a href="https://wiki.nvidia.com/gpuhwdept/index.php/Shanghai/ASIC/projects/fermi_gpu_misc/pll_clksrc_nv50/fbio_cdb_testclk#Per-chip_Decode" class="bare">https://wiki.nvidia.com/gpuhwdept/index.php/Shanghai/ASIC/projects/fermi_gpu_misc/pll_clksrc_nv50/fbio_cdb_testclk#Per-chip_Decode</a></p>
</div>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
| |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                               | PLLS_OUT
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_PLLS_OUT" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_PLLS_OUT Register</div>
<div class="content">
<svg height="112.0px" view_box="0 0 888.0 112" width="888.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RW regFieldInternal regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="256.0" x="288.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="480.0" x2="480.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="464.0" x2="464.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="448.0" x2="448.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="416.0" x2="416.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="400.0" x2="400.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="352.0" x2="352.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="416.0" y="20">16 bits</text>
      <text class="regFieldName" x="416.0" y="56">PLLS_O_SRC_SELECT  (RW)</text>
    </g>

    <g class="regAttr_RsvdP regFieldInternal regFieldUnused regLink">
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="56.0" y="36">30</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <line class="regBitNumLineHide" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="48.0" x2="48.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="240.0" x="48.0" y="40"></rect>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="224.0" x2="224.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="160.0" x2="160.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="128.0" x2="128.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="112.0" x2="112.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="96.0" x2="96.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="168.0" y="20">15 bits</text>
      <text class="regFieldName" x="168.0" y="56">unused [30:16] (RsvdP)</text>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <line class="regBitNumLineHide" x1="48.0" x2="48.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="32.0" y="40"></rect>
      <text class="regBitWidth" x="40.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="92">PLLS_O_SRC_SELECT_ENABLE_OVERRIDE  (RW)</text>
      <path class="regBitBracket" d="M32.0 72.0 l8.0 6.0 L48.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M40.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT                                                                     0x00137428 /* RW-4R */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT                                                         15:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_INIT                                              0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GND                                               0x00000000 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XTAL_IN                                           0x00001601 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XTALS_IN                                          0x00001602 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XTAL4X_CLK                                        0x00001603 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XTAL16X_CLK                                       0x00001604 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_DEBUG0_SNOOP                                      0x00001605 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PEX_REFCLK                                        0x00001108 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XCLK                                              0x00001100 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_JTAG_REG_CLK                                      0x00001101 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XCLK45X                                           0x00001103 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XCLK3X                                            0x00001104 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_HOSTCLK                                           0x00001106 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ALT_NVL0_COMMON_CLK                               0x00001180 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVLINK0_TXCLKREF                                  0x00001181 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL0_COMMON_CLK                                   0x00001182 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL0_COMMON_CLK_NOBG_INV                          0x00001183 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PEX_PLL_RCAL_CLK_UPHY0                            0x00001184 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ALT_NVL1_COMMON_CLK                               0x00001188 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVLINK1_TXCLKREF                                  0x00001189 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL1_COMMON_CLK                                   0x0000118A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL1_COMMON_CLK_NOBG_INV                          0x0000118B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PEX_PLL_RCAL_CLK_UPHY1                            0x0000118C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ALT_NVL2_COMMON_CLK                               0x00001190 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVLINK2_TXCLKREF                                  0x00001191 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL2_COMMON_CLK                                   0x00001192 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL2_COMMON_CLK_NOBG_INV                          0x00001193 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PEX_PLL_RCAL_CLK_UPHY2                            0x00001194 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ALT_NVL3_COMMON_CLK                               0x00001198 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVLINK3_TXCLKREF                                  0x00001199 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL3_COMMON_CLK                                   0x0000119A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL3_COMMON_CLK_NOBG_INV                          0x0000119B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PEX_PLL_RCAL_CLK_UPHY3                            0x0000119C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RX_BYPASS_REFCLK                                  0x000011A0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_LX_AUX_TX_RDET_CLK                                0x000011A8 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_UTILSCLK_UPHY                                     0x000011B0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVL_COMMON_CLK_PM                                 0x000011B8 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PWRCLK                                            0x00001200 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_HUBCLK                                            0x00001201 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSCLK_NOBG_CTS_PROBE                             0x00001202 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ALT_DRAMCLK_PREDIV                                0x00001203 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_LA_CLK_CTS                                        0x00001204 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RT_DEBUGPORTCLK                                   0x00001205 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVDCLK                                            0x00001206 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_UTILSCLK                                          0x00001207 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP0_LTCCLK_CLIPPED                               0x00001780 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP0_DRAMDIV2CLK0_PA0                             0x00001781 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP0_DRAMDIV4CLK0_PA0                             0x00001782 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP0_DRAMDIV2CLK1_PA0                             0x00001783 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP0_DRAMDIV4CLK1_PA0                             0x00001784 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP0_LTCCLK_CTS_PROBE                             0x00001787 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP1_LTCCLK_CLIPPED                               0x00001790 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP1_DRAMDIV2CLK0_PA0                             0x00001791 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP1_DRAMDIV4CLK0_PA0                             0x00001792 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP1_DRAMDIV2CLK1_PA0                             0x00001793 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP1_DRAMDIV4CLK1_PA0                             0x00001794 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP1_LTCCLK_CTS_PROBE                             0x00001797 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP2_LTCCLK_CLIPPED                               0x000017a0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP2_DRAMDIV2CLK0_PA0                             0x000017a1 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP2_DRAMDIV4CLK0_PA0                             0x000017a2 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP2_DRAMDIV2CLK1_PA0                             0x000017a3 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP2_DRAMDIV4CLK1_PA0                             0x000017a4 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP2_LTCCLK_CTS_PROBE                             0x000017a7 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP3_LTCCLK_CLIPPED                               0x000017b0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP3_DRAMDIV2CLK0_PA0                             0x000017b1 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP3_DRAMDIV4CLK0_PA0                             0x000017b2 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP3_DRAMDIV2CLK1_PA0                             0x000017b3 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP3_DRAMDIV4CLK1_PA0                             0x000017b4 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP3_LTCCLK_CTS_PROBE                             0x000017b7 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP4_LTCCLK_CLIPPED                               0x000017c0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP4_DRAMDIV2CLK0_PA0                             0x000017c1 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP4_DRAMDIV4CLK0_PA0                             0x000017c2 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP4_DRAMDIV2CLK1_PA0                             0x000017c3 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP4_DRAMDIV4CLK1_PA0                             0x000017c4 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP4_LTCCLK_CTS_PROBE                             0x000017c7 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP5_LTCCLK_CLIPPED                               0x000017d0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP5_DRAMDIV2CLK0_PA0                             0x000017d1 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP5_DRAMDIV4CLK0_PA0                             0x000017d2 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP5_DRAMDIV2CLK1_PA0                             0x000017d3 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP5_DRAMDIV4CLK1_PA0                             0x000017d4 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP5_LTCCLK_CTS_PROBE                             0x000017d7 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP6_LTCCLK_CLIPPED                               0x000017e0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP6_DRAMDIV2CLK0_PA0                             0x000017e1 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP6_DRAMDIV4CLK0_PA0                             0x000017e2 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP6_DRAMDIV2CLK1_PA0                             0x000017e3 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP6_DRAMDIV4CLK1_PA0                             0x000017e4 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP6_LTCCLK_CTS_PROBE                             0x000017e7 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP7_LTCCLK_CLIPPED                               0x000017f0 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP7_DRAMDIV2CLK0_PA0                             0x000017f1 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP7_DRAMDIV4CLK0_PA0                             0x000017f2 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP7_DRAMDIV2CLK1_PA0                             0x000017f3 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP7_DRAMDIV4CLK1_PA0                             0x000017f4 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBP7_LTCCLK_CTS_PROBE                             0x000017f7 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_HUB2CLK_DIV32                                     0x00001300 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBAR2CLK_OPFROMSWITCH                             0x00001340 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBARPLL_CLKOUT                                    0x00001341 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBAR2CLK_LDIV_OUT                                 0x00001342 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBARNAFLL_CLKOUT                                  0x00001343 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBARNAFLL_CLKOUT_PRE_SKP                          0x00001344 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBARNAFLL_UPD_CLK                                 0x00001345 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ALT_XBAR2CLK                                      0x00001347 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBAR2CLK_VCO_IN_LDIV                              0x00001348 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBAR2CLK_FROMNCENTRY                              0x00001349 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PHASE_XBARCLK_FROMNCENTRY                         0x0000134A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBARPLL_REFCLK                                    0x0000134C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYS2CLK_FROMPHASEGEN                              0x00001360 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSPLL_CLKOUT                                     0x00001361 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSPLL_REFCLK                                     0x00001362 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSNAFLL_CLKOUT                                   0x00001363 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSNAFLL_CLKOUT_PRE_SKP                           0x00001364 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSNAFLL_UPD_CLK                                  0x00001365 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYS2CLK_FROMOSM                                   0x00001366 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PHASE_SYSCLK_FROMPHASEGEN                         0x0000136A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVD2CLK_O                                         0x00001380 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVDPLL_CLKOUT                                     0x00001381 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVDNAFLL_CLKOUT                                   0x00001382 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVDNAFLL_CLKOUT_PRE_SKP                           0x00001383 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_NVDNAFLL_UPD_CLK                                  0x00001384 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SPPLL0                                            0x00001401 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SPPLL1                                            0x00001402 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL0                                             0x00001411 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL1                                             0x00001412 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL2                                             0x00001413 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL3                                             0x00001414 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR0_CLK                                          0x00001510 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR1_CLK                                          0x00001511 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR2_CLK                                          0x00001512 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR3_CLK                                          0x00001513 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PIOR2_CLK                                         0x00001514 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RT_MAUDCLK                                        0x00001516 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PIOR0_CLK                                         0x00001518 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PIOR0_PADS_CLK                                    0x00001519 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PIOR1_CLK                                         0x0000151A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PIOR1_PADS_CLK                                    0x0000151B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SPPLL0_SYNC_CLK                                   0x0000151C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SPPLL1_SYNC_CLK                                   0x0000151D /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_DAC1_CLK                                          0x0000151F /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VCLK0                                             0x00001520 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL0_CLOCKOUT                                    0x00001521 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_REF_VPLL0                                         0x00001522 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RG0_PCLK                                          0x00001523 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VCLK1                                             0x00001524 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL1_CLOCKOUT                                    0x00001525 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_REF_VPLL1                                         0x00001526 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RG1_PCLK                                          0x00001527 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VCLK2                                             0x00001528 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL2_CLOCKOUT                                    0x00001529 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_REF_VPLL2                                         0x0000152a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RG2_PCLK                                          0x0000152b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VCLK3                                             0x0000152c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_VPLL3_CLOCKOUT                                    0x0000152d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_REF_VPLL3                                         0x0000152e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_RG3_PCLK                                          0x0000152f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR0_2SF0_CLK                                     0x00001531 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR0_2SF1_CLK                                     0x00001532 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR0_2SF2_CLK                                     0x00001533 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR0_2SF3_CLK                                     0x00001534 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_AZA_2XBITCLK_FTM                                  0x00001535 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_AZA_BITCLK                                        0x00001536 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_DISPPLL_CLOCKOUT                                  0x00001537 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_DISPPLL_SYNCCLOCKOUT                              0x00001538 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SF0_CLK                                           0x00001539 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SF1_CLK                                           0x0000153A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SF2_CLK                                           0x0000153B /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SF3_CLK                                           0x0000153C /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR0_PLL_REF_CLK                                  0x0000153D /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR1_PLL_REF_CLK                                  0x0000153E /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR2_PLL_REF_CLK                                  0x0000153F /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SOR3_PLL_REF_CLK                                  0x00001530 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPC2CLK_OP                               0x00000800 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPC2CLK_LDIV_VCO_IP                      0x00000801 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_SYNCCLOCKOUT                             0x00000802 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_CLOCKOUT                                 0x00000803 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_ALT_GPC2CLK                              0x00000804 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPC2CLK_CLIPPED                          0x00000805 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCCLK_CLIPPED                           0x00000806 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCCLK_DIV2_CLIPPED                      0x00000807 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCCLK_NOG_FTM_CLIPPED                   0x00000808 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPC2CLK_D                                0x00000809 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_PHASE_GPCCLK                             0x0000080a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCCLK_NPE                               0x0000080b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_DEBUG_PHASE_IN_REG6                      0x0000080c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_DEBUG_PHASE_IN_SYNCED                    0x0000080d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_PRB_CLKOUT                               0x0000080e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCCLK_NOBG_CTS_PROBE                    0x0000080f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCNAFLL_CLKOUT                          0x00000810 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCNAFLL_CLKOUT_PRE_SKP                  0x00000811 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPCNAFLL_UPD_CLK                         0x00000812 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_GPC2CLK_LDIV_OUT                         0x00000813 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL00_UTILSCLK_LOCAL_FTM                       0x00000814 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPC2CLK_OP                               0x00000900 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPC2CLK_LDIV_VCO_IP                      0x00000901 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_SYNCCLOCKOUT                             0x00000902 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_CLOCKOUT                                 0x00000903 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_ALT_GPC2CLK                              0x00000904 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPC2CLK_CLIPPED                          0x00000905 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCCLK_CLIPPED                           0x00000906 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCCLK_DIV2_CLIPPED                      0x00000907 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCCLK_NOG_FTM_CLIPPED                   0x00000908 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPC2CLK_D                                0x00000909 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_PHASE_GPCCLK                             0x0000090a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCCLK_NPE                               0x0000090b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_DEBUG_PHASE_IN_REG6                      0x0000090c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_DEBUG_PHASE_IN_SYNCED                    0x0000090d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_PRB_CLKOUT                               0x0000090e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCCLK_NOBG_CTS_PROBE                    0x0000090f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCNAFLL_CLKOUT                          0x00000910 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCNAFLL_CLKOUT_PRE_SKP                  0x00000911 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPCNAFLL_UPD_CLK                         0x00000912 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_GPC2CLK_LDIV_OUT                         0x00000913 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL01_UTILSCLK_LOCAL_FTM                       0x00000914 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPC2CLK_OP                               0x00000a00 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPC2CLK_LDIV_VCO_IP                      0x00000a01 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_SYNCCLOCKOUT                             0x00000a02 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_CLOCKOUT                                 0x00000a03 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_ALT_GPC2CLK                              0x00000a04 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPC2CLK_CLIPPED                          0x00000a05 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCCLK_CLIPPED                           0x00000a06 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCCLK_DIV2_CLIPPED                      0x00000a07 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCCLK_NOG_FTM_CLIPPED                   0x00000a08 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPC2CLK_D                                0x00000a09 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_PHASE_GPCCLK                             0x00000a0a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCCLK_NPE                               0x00000a0b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_DEBUG_PHASE_IN_REG6                      0x00000a0c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_DEBUG_PHASE_IN_SYNCED                    0x00000a0d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_PRB_CLKOUT                               0x00000a0e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCCLK_NOBG_CTS_PROBE                    0x00000a0f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCNAFLL_CLKOUT                          0x00000a10 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCNAFLL_CLKOUT_PRE_SKP                  0x00000a11 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPCNAFLL_UPD_CLK                         0x00000a12 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_GPC2CLK_LDIV_OUT                         0x00000a13 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL02_UTILSCLK_LOCAL_FTM                       0x00000a14 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPC2CLK_OP                               0x00000b00 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPC2CLK_LDIV_VCO_IP                      0x00000b01 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_SYNCCLOCKOUT                             0x00000b02 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_CLOCKOUT                                 0x00000b03 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_ALT_GPC2CLK                              0x00000b04 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPC2CLK_CLIPPED                          0x00000b05 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCCLK_CLIPPED                           0x00000b06 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCCLK_DIV2_CLIPPED                      0x00000b07 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCCLK_NOG_FTM_CLIPPED                   0x00000b08 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPC2CLK_D                                0x00000b09 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_PHASE_GPCCLK                             0x00000b0a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCCLK_NPE                               0x00000b0b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_DEBUG_PHASE_IN_REG6                      0x00000b0c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_DEBUG_PHASE_IN_SYNCED                    0x00000b0d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_PRB_CLKOUT                               0x00000b0e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCCLK_NOBG_CTS_PROBE                    0x00000b0f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCNAFLL_CLKOUT                          0x00000b10 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCNAFLL_CLKOUT_PRE_SKP                  0x00000b11 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPCNAFLL_UPD_CLK                         0x00000b12 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_GPC2CLK_LDIV_OUT                         0x00000b13 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL03_UTILSCLK_LOCAL_FTM                       0x00000b14 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPC2CLK_OP                               0x00000c00 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPC2CLK_LDIV_VCO_IP                      0x00000c01 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_SYNCCLOCKOUT                             0x00000c02 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_CLOCKOUT                                 0x00000c03 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_ALT_GPC2CLK                              0x00000c04 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPC2CLK_CLIPPED                          0x00000c05 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCCLK_CLIPPED                           0x00000c06 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCCLK_DIV2_CLIPPED                      0x00000c07 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCCLK_NOG_FTM_CLIPPED                   0x00000c08 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPC2CLK_D                                0x00000c09 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_PHASE_GPCCLK                             0x00000c0a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCCLK_NPE                               0x00000c0b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_DEBUG_PHASE_IN_REG6                      0x00000c0c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_DEBUG_PHASE_IN_SYNCED                    0x00000c0d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_PRB_CLKOUT                               0x00000c0e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCCLK_NOBG_CTS_PROBE                    0x00000c0f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCNAFLL_CLKOUT                          0x00000c10 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCNAFLL_CLKOUT_PRE_SKP                  0x00000c11 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPCNAFLL_UPD_CLK                         0x00000c12 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_GPC2CLK_LDIV_OUT                         0x00000c13 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL04_UTILSCLK_LOCAL_FTM                       0x00000c14 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPC2CLK_OP                               0x00000d00 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPC2CLK_LDIV_VCO_IP                      0x00000d01 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_SYNCCLOCKOUT                             0x00000d02 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_CLOCKOUT                                 0x00000d03 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_ALT_GPC2CLK                              0x00000d04 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPC2CLK_CLIPPED                          0x00000d05 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCCLK_CLIPPED                           0x00000d06 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCCLK_DIV2_CLIPPED                      0x00000d07 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCCLK_NOG_FTM_CLIPPED                   0x00000d08 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPC2CLK_D                                0x00000d09 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_PHASE_GPCCLK                             0x00000d0a /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCCLK_NPE                               0x00000d0b /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_DEBUG_PHASE_IN_REG6                      0x00000d0c /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_DEBUG_PHASE_IN_SYNCED                    0x00000d0d /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_PRB_CLKOUT                               0x00000d0e /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCCLK_NOBG_CTS_PROBE                    0x00000d0f /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCNAFLL_CLKOUT                          0x00000d10 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCNAFLL_CLKOUT_PRE_SKP                  0x00000d11 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPCNAFLL_UPD_CLK                         0x00000d12 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_GPC2CLK_LDIV_OUT                         0x00000d13 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_GPCPLL05_UTILSCLK_LOCAL_FTM                       0x00000d14 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBAR2CLK_FROMPHASEGEN                             0x00001801 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PHASE_XBARCLK_FROMPHASEGEN                        0x00001802 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PHASE_XBARCLK_NG_FROMPHASEGEN                     0x00001803 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_XBARCLK_FROMCLKGEN_IN_XBAR                        0x00001804 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYS2CLK_FROMNCENTRY                               0x00001805 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_PHASE_SYSCLK_FROMNCENTRY                          0x00001806 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYS2CLK_FROMCLKGEN                                0x00001807 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_SYSCLK_FROMCLKGEN_IN_XBAR                         0x00001808 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_CMD1_BR8CLK_PBR4                            0x00002002 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BR4CLK                                      0x00002003 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE4_BR8CLK_PBR4                           0x00002004 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE5_BR8CLK_PBR4                           0x00002005 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE6_BR8CLK_PBR4                           0x00002006 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE7_BR8CLK_PBR4                           0x00002007 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BR8CLK_PBR4                                 0x0000200A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BR8CLK_NBR4                                 0x00002009 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BR2CLK                                      0x00002100 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_DLL_TESTDLL0                                0x00002101 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_CMD0_BR8CLK_PBR4                            0x00002102 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_REFMPLL_CLKOUT                              0x00002103 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE0_BR8CLK_PBR4                           0x00002104 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE1_BR8CLK_PBR4                           0x00002105 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE2_BR8CLK_PBR4                           0x00002106 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO0_BYTE3_BR8CLK_PBR4                           0x00002107 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BR4CLK                                      0x00002203 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_DLL_TESTDLL1                                0x00002201 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_CMD1_BR8CLK_PBR4                            0x00002202 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE4_BR8CLK_PBR4                           0x00002204 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE5_BR8CLK_PBR4                           0x00002205 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE6_BR8CLK_PBR4                           0x00002206 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE7_BR8CLK_PBR4                           0x00002207 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BR8CLK_PBR4                                 0x0000220A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BR8CLK_NBR4                                 0x00002209 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BR2CLK                                      0x00002300 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_DLL_TESTDLL0                                0x00002301 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_CMD0_BR8CLK_PBR4                            0x00002302 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_REFMPLL_CLKOUT                              0x00002303 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE0_BR8CLK_PBR4                           0x00002304 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE1_BR8CLK_PBR4                           0x00002305 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE2_BR8CLK_PBR4                           0x00002306 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO1_BYTE3_BR8CLK_PBR4                           0x00002307 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BR4CLK                                      0x00002403 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_DLL_TESTDLL1                                0x00002401 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_CMD1_BR8CLK_PBR4                            0x00002402 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE4_BR8CLK_PBR4                           0x00002404 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE5_BR8CLK_PBR4                           0x00002405 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE6_BR8CLK_PBR4                           0x00002406 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE7_BR8CLK_PBR4                           0x00002407 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BR8CLK_PBR4                                 0x0000240A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BR8CLK_NBR4                                 0x00002409 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BR2CLK                                      0x00002500 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_DLL_TESTDLL0                                0x00002501 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_CMD0_BR8CLK_PBR4                            0x00002502 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_REFMPLL_CLKOUT                              0x00002503 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE0_BR8CLK_PBR4                           0x00002504 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE1_BR8CLK_PBR4                           0x00002505 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE2_BR8CLK_PBR4                           0x00002506 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO2_BYTE3_BR8CLK_PBR4                           0x00002507 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BR4CLK                                      0x00002603 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_DLL_TESTDLL1                                0x00002601 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_CMD1_BR8CLK_PBR4                            0x00002602 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE4_BR8CLK_PBR4                           0x00002604 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE5_BR8CLK_PBR4                           0x00002605 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE6_BR8CLK_PBR4                           0x00002606 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE7_BR8CLK_PBR4                           0x00002607 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BR8CLK_PBR4                                 0x0000260A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BR8CLK_NBR4                                 0x00002609 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BR2CLK                                      0x00002700 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_DLL_TESTDLL0                                0x00002701 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_CMD0_BR8CLK_PBR4                            0x00002702 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_REFMPLL_CLKOUT                              0x00002703 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE0_BR8CLK_PBR4                           0x00002704 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE1_BR8CLK_PBR4                           0x00002705 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE2_BR8CLK_PBR4                           0x00002706 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO3_BYTE3_BR8CLK_PBR4                           0x00002707 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BR4CLK                                      0x00002803 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_DLL_TESTDLL1                                0x00002801 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_CMD1_BR8CLK_PBR4                            0x00002802 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE4_BR8CLK_PBR4                           0x00002804 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE5_BR8CLK_PBR4                           0x00002805 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE6_BR8CLK_PBR4                           0x00002806 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE7_BR8CLK_PBR4                           0x00002807 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BR8CLK_PBR4                                 0x0000280A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BR8CLK_NBR4                                 0x00002809 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BR2CLK                                      0x00002900 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_DLL_TESTDLL0                                0x00002901 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_CMD0_BR8CLK_PBR4                            0x00002902 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_REFMPLL_CLKOUT                              0x00002903 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE0_BR8CLK_PBR4                           0x00002904 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE1_BR8CLK_PBR4                           0x00002905 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE2_BR8CLK_PBR4                           0x00002906 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO4_BYTE3_BR8CLK_PBR4                           0x00002907 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BR4CLK                                      0x00002a03 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_DLL_TESTDLL1                                0x00002a01 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_CMD1_BR8CLK_PBR4                            0x00002a02 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE4_BR8CLK_PBR4                           0x00002a04 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE5_BR8CLK_PBR4                           0x00002a05 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE6_BR8CLK_PBR4                           0x00002a06 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE7_BR8CLK_PBR4                           0x00002a07 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BR8CLK_PBR4                                 0x00002a0A /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BR8CLK_NBR4                                 0x00002a09 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BR2CLK                                      0x00002b00 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_DLL_TESTDLL0                                0x00002b01 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_CMD0_BR8CLK_PBR4                            0x00002b02 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_REFMPLL_CLKOUT                              0x00002b03 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE0_BR8CLK_PBR4                           0x00002b04 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE1_BR8CLK_PBR4                           0x00002b05 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE2_BR8CLK_PBR4                           0x00002b06 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_FBIO5_BYTE3_BR8CLK_PBR4                           0x00002b07 /* RW--V */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ENABLE_OVERRIDE                                        31:31 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_PLLS_OUT_PLLS_O_SRC_SELECT_ENABLE_OVERRIDE_INIT                              0x00000000 /* RWI-V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_nvlink_uphy_cfg">4.4. NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG</h3>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|0 0 0 0 0 0 0 0|               |0 0 0| |0 0|                   | NVLINK_UPHY_CFG
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG Register</div>
<div class="content">
<svg height="212.0px" view_box="0 0 816.0 212" width="816.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="392.0" y="36">9</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="384.0" x2="384.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="160.0" x="384.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="480.0" x2="480.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="464.0" x2="464.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="448.0" x2="448.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="416.0" x2="416.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="400.0" x2="400.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="464.0" y="20">10 bits</text>
      <text class="regFieldName" x="568.0" y="92">LOCKDECT_WAIT_DLY_LENGTH  (RW)</text>
      <path class="regBitBracket" d="M384.0 72.0 l80.0 6.0 L544.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M464.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="376.0" y="36">10</text>
      <text class="regBitNumMiddle" x="360.0" y="36">11</text>
      <line class="regBitNumLineHide" x1="384.0" x2="384.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="352.0" x2="352.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="352.0" y="40"></rect>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="368.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="112">unused [11:10] (RsvdP)</text>
      <path class="regBitBracket" d="M352.0 72.0 l16.0 6.0 L384.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M368.0 78.0 V108.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="344.0" y="36">12</text>
      <line class="regBitNumLineHide" x1="352.0" x2="352.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="336.0" x2="336.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="336.0" y="40"></rect>
      <text class="regBitWidth" x="344.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="132">PHY2CLKS_USE_LOCKDET  (RW)</text>
      <path class="regBitBracket" d="M336.0 72.0 l8.0 6.0 L352.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M344.0 78.0 V128.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="328.0" y="36">13</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLineHide" x1="336.0" x2="336.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="288.0" y="40"></rect>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="312.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="152">unused [15:13] (RsvdP)</text>
      <path class="regBitBracket" d="M288.0 72.0 l24.0 6.0 L336.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M312.0 78.0 V148.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLineHide" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="128.0" x="160.0" y="40"></rect>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="224.0" x2="224.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="224.0" y="20">8 bits</text>
      <text class="regFieldName" x="568.0" y="172">NVLINK_WAIT_DLY  (RW)</text>
      <path class="regBitBracket" d="M160.0 72.0 l64.0 6.0 L288.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M224.0 78.0 V168.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <line class="regBitNumLineHide" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="128.0" x="32.0" y="40"></rect>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="128.0" x2="128.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="112.0" x2="112.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="96.0" x2="96.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="48.0" x2="48.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="96.0" y="20">8 bits</text>
      <text class="regFieldName" x="568.0" y="192">unused [31:24] (RsvdP)</text>
      <path class="regBitBracket" d="M32.0 72.0 l64.0 6.0 L160.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M96.0 78.0 V188.0 H566.4 " fill="none"></path>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG                                                              0x00132410 /* RW-4R */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG_LOCKDECT_WAIT_DLY_LENGTH                                            9:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG_LOCKDECT_WAIT_DLY_LENGTH_INIT                                0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG_PHY2CLKS_USE_LOCKDET                                              12:12 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG_PHY2CLKS_USE_LOCKDET_INIT                                    0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG_NVLINK_WAIT_DLY                                                   23:16 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_UPHY_CFG_NVLINK_WAIT_DLY_INIT                                         0x00000000 /* RWI-V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_nvlink_switch_async_mode">4.5. NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE</h3>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | | | NVLINK_SWITCH_ASYNC_MODE
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE Register</div>
<div class="content">
<svg height="152.0px" view_box="0 0 872.0 152" width="872.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="528.0" x2="528.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="528.0" y="40"></rect>
      <text class="regBitWidth" x="536.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="92">LINKCLK_RX_SW_SWITCH_ASYNC_MODE  (RW)</text>
      <path class="regBitBracket" d="M528.0 72.0 l8.0 6.0 L544.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M536.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="520.0" y="36">1</text>
      <line class="regBitNumLineHide" x1="528.0" x2="528.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="512.0" x2="512.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="512.0" y="40"></rect>
      <text class="regBitWidth" x="520.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="112">NVL_RX_LANE_ASYNC_MODE  (RW)</text>
      <path class="regBitBracket" d="M512.0 72.0 l8.0 6.0 L528.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M520.0 78.0 V108.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="504.0" y="36">2</text>
      <line class="regBitNumLineHide" x1="512.0" x2="512.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="496.0" x2="496.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="496.0" y="40"></rect>
      <text class="regBitWidth" x="504.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="132">TX_CLK_SWITCH_ASYNC_MODE  (RW)</text>
      <path class="regBitBracket" d="M496.0 72.0 l8.0 6.0 L512.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M504.0 78.0 V128.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldInternal regFieldUnused regLink">
      <text class="regBitNumMiddle" x="488.0" y="36">3</text>
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <line class="regBitNumLineHide" x1="496.0" x2="496.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="464.0" x="32.0" y="40"></rect>
      <line class="regFieldBox" x1="480.0" x2="480.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="464.0" x2="464.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="448.0" x2="448.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="416.0" x2="416.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="400.0" x2="400.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="352.0" x2="352.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="288.0" x2="288.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="224.0" x2="224.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="160.0" x2="160.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="128.0" x2="128.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="112.0" x2="112.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="96.0" x2="96.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="48.0" x2="48.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="264.0" y="20">29 bits</text>
      <text class="regFieldName" x="264.0" y="56">unused [31:3] (RsvdP)</text>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE                                                     0x00132414 /* RW-4R */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE_LINKCLK_RX_SW_SWITCH_ASYNC_MODE                            0:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE_LINKCLK_RX_SW_SWITCH_ASYNC_MODE_INIT                0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE_NVL_RX_LANE_ASYNC_MODE                                     1:1 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE_NVL_RX_LANE_ASYNC_MODE_INIT                         0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE_TX_CLK_SWITCH_ASYNC_MODE                                   2:2 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SWITCH_ASYNC_MODE_TX_CLK_SWITCH_ASYNC_MODE_INIT                       0x00000000 /* RWI-V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_nvlink_ctrl">4.6. NV_NVL_TB_TRIM_SYS_NVLINK_CTRL</h3>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|0 0| | | | |   | | | | | | | | |       |0| | | | | | | |0 0 0| | NVLINK_CTRL
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVLINK_CTRL" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVLINK_CTRL Register</div>
<div class="content">
<svg height="592.0px" view_box="0 0 896.0 592" width="896.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="528.0" x2="528.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="528.0" y="40"></rect>
      <text class="regBitWidth" x="536.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="92">UNIT2CLKS_PLL_TURN_OFF  (RW)</text>
      <path class="regBitBracket" d="M528.0 72.0 l8.0 6.0 L544.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M536.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="520.0" y="36">1</text>
      <text class="regBitNumMiddle" x="488.0" y="36">3</text>
      <line class="regBitNumLineHide" x1="528.0" x2="528.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="480.0" x2="480.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="480.0" y="40"></rect>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="504.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="112">unused [3:1] (RsvdP)</text>
      <path class="regBitBracket" d="M480.0 72.0 l24.0 6.0 L528.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M504.0 78.0 V108.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="472.0" y="36">4</text>
      <line class="regBitNumLineHide" x1="480.0" x2="480.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="464.0" x2="464.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="464.0" y="40"></rect>
      <text class="regBitWidth" x="472.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="132">OVERRIDE_STATUS  (RW)</text>
      <path class="regBitBracket" d="M464.0 72.0 l8.0 6.0 L480.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M472.0 78.0 V128.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="456.0" y="36">5</text>
      <line class="regBitNumLineHide" x1="464.0" x2="464.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="448.0" x2="448.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="448.0" y="40"></rect>
      <text class="regBitWidth" x="456.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="152">NVL_COMMON_CLK_SRC_SELECT_DONE_CYA  (RW)</text>
      <path class="regBitBracket" d="M448.0 72.0 l8.0 6.0 L464.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M456.0 78.0 V148.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="440.0" y="36">6</text>
      <line class="regBitNumLineHide" x1="448.0" x2="448.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="432.0" x2="432.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="432.0" y="40"></rect>
      <text class="regBitWidth" x="440.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="172">NVL_PL_TX_CLK_DISABLE_DONE_CYA  (RW)</text>
      <path class="regBitBracket" d="M432.0 72.0 l8.0 6.0 L448.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M440.0 78.0 V168.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLineHide" x1="432.0" x2="432.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="416.0" y="40"></rect>
      <text class="regBitWidth" x="424.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="192">FLAG_CAL_VALID_CYA  (RW)</text>
      <path class="regBitBracket" d="M416.0 72.0 l8.0 6.0 L432.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M424.0 78.0 V188.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <line class="regBitNumLineHide" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="400.0" x2="400.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="400.0" y="40"></rect>
      <text class="regBitWidth" x="408.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="212">OVERRIDE_CLOCKS_CONTROL  (RW)</text>
      <path class="regBitBracket" d="M400.0 72.0 l8.0 6.0 L416.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M408.0 78.0 V208.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="392.0" y="36">9</text>
      <line class="regBitNumLineHide" x1="400.0" x2="400.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="384.0" x2="384.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="384.0" y="40"></rect>
      <text class="regBitWidth" x="392.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="232">NVL_PL_TX_CLK_DISABLE_CYA  (RW)</text>
      <path class="regBitBracket" d="M384.0 72.0 l8.0 6.0 L400.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M392.0 78.0 V228.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="376.0" y="36">10</text>
      <line class="regBitNumLineHide" x1="384.0" x2="384.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="368.0" x2="368.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="368.0" y="40"></rect>
      <text class="regBitWidth" x="376.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="252">NVL_TX_CLK_SRC_SELECT_CYA  (RW)</text>
      <path class="regBitBracket" d="M368.0 72.0 l8.0 6.0 L384.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M376.0 78.0 V248.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="360.0" y="36">11</text>
      <line class="regBitNumLineHide" x1="368.0" x2="368.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="352.0" x2="352.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="352.0" y="40"></rect>
      <text class="regBitWidth" x="360.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="272">unused [11:11] (RsvdP)</text>
      <path class="regBitBracket" d="M352.0 72.0 l8.0 6.0 L368.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M360.0 78.0 V268.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="344.0" y="36">12</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLineHide" x1="352.0" x2="352.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="64.0" x="288.0" y="40"></rect>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="320.0" y="20">4 bits</text>
      <text class="regFieldName" x="568.0" y="292">NVL_RX_CLK_SRC_SELECT_CYA  (RW)</text>
      <path class="regBitBracket" d="M288.0 72.0 l32.0 6.0 L352.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M320.0 78.0 V288.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <line class="regBitNumLineHide" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="272.0" x2="272.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="272.0" y="40"></rect>
      <text class="regBitWidth" x="280.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="312">OVERRIDE_INPUT_STATUS  (RW)</text>
      <path class="regBitBracket" d="M272.0 72.0 l8.0 6.0 L288.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M280.0 78.0 V308.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="264.0" y="36">17</text>
      <line class="regBitNumLineHide" x1="272.0" x2="272.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="256.0" x2="256.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="256.0" y="40"></rect>
      <text class="regBitWidth" x="264.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="332">PHY2CLKS_CAL_DONE_CYA  (RW)</text>
      <path class="regBitBracket" d="M256.0 72.0 l8.0 6.0 L272.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M264.0 78.0 V328.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="248.0" y="36">18</text>
      <line class="regBitNumLineHide" x1="256.0" x2="256.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="240.0" x2="240.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="240.0" y="40"></rect>
      <text class="regBitWidth" x="248.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="352">PHY2CLKS_RCAL_DONE_CYA  (RW)</text>
      <path class="regBitBracket" d="M240.0 72.0 l8.0 6.0 L256.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M248.0 78.0 V348.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="232.0" y="36">19</text>
      <line class="regBitNumLineHide" x1="240.0" x2="240.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="224.0" x2="224.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="224.0" y="40"></rect>
      <text class="regBitWidth" x="232.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="372">CLKS2PHY_RATE_ID_CYA  (RW)</text>
      <path class="regBitBracket" d="M224.0 72.0 l8.0 6.0 L240.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M232.0 78.0 V368.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="216.0" y="36">20</text>
      <line class="regBitNumLineHide" x1="224.0" x2="224.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="208.0" x2="208.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="208.0" y="40"></rect>
      <text class="regBitWidth" x="216.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="392">OVERRIDE_PLL_CONTROLS  (RW)</text>
      <path class="regBitBracket" d="M208.0 72.0 l8.0 6.0 L224.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M216.0 78.0 V388.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="200.0" y="36">21</text>
      <line class="regBitNumLineHide" x1="208.0" x2="208.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="192.0" x2="192.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="192.0" y="40"></rect>
      <text class="regBitWidth" x="200.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="412">CLKS2PHY_RCAL_EN_CYA  (RW)</text>
      <path class="regBitBracket" d="M192.0 72.0 l8.0 6.0 L208.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M200.0 78.0 V408.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="184.0" y="36">22</text>
      <line class="regBitNumLineHide" x1="192.0" x2="192.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="176.0" x2="176.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="176.0" y="40"></rect>
      <text class="regBitWidth" x="184.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="432">CLKS2PHY_CAL_EN_CYA  (RW)</text>
      <path class="regBitBracket" d="M176.0 72.0 l8.0 6.0 L192.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M184.0 78.0 V428.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLineHide" x1="176.0" x2="176.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="160.0" y="40"></rect>
      <text class="regBitWidth" x="168.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="452">CLKS2PHY_IDDQ_CYA  (RW)</text>
      <path class="regBitBracket" d="M160.0 72.0 l8.0 6.0 L176.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M168.0 78.0 V448.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <text class="regBitNumMiddle" x="136.0" y="36">25</text>
      <line class="regBitNumLineHide" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="128.0" x2="128.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="128.0" y="40"></rect>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="144.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="472">CLKS2PHY_SLEEP_CYA  (RW)</text>
      <path class="regBitBracket" d="M128.0 72.0 l16.0 6.0 L160.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M144.0 78.0 V468.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="120.0" y="36">26</text>
      <line class="regBitNumLineHide" x1="128.0" x2="128.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="112.0" x2="112.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="112.0" y="40"></rect>
      <text class="regBitWidth" x="120.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="492">CLKS2PHY_ENABLE_CYA  (RW)</text>
      <path class="regBitBracket" d="M112.0 72.0 l8.0 6.0 L128.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M120.0 78.0 V488.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="104.0" y="36">27</text>
      <line class="regBitNumLineHide" x1="112.0" x2="112.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="96.0" x2="96.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="96.0" y="40"></rect>
      <text class="regBitWidth" x="104.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="512">CLKS2NVLINK_PLL_RESET_CYA  (RW)</text>
      <path class="regBitBracket" d="M96.0 72.0 l8.0 6.0 L112.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M104.0 78.0 V508.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="88.0" y="36">28</text>
      <line class="regBitNumLineHide" x1="96.0" x2="96.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="80.0" x2="80.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="80.0" y="40"></rect>
      <text class="regBitWidth" x="88.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="532">PLL_OFF_CYA  (RW)</text>
      <path class="regBitBracket" d="M80.0 72.0 l8.0 6.0 L96.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M88.0 78.0 V528.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RW regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="72.0" y="36">29</text>
      <line class="regBitNumLineHide" x1="80.0" x2="80.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="64.0" x2="64.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="64.0" y="40"></rect>
      <text class="regBitWidth" x="72.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="552">PHY2CLKS_LOCKDET_STATUS_CYA  (RW)</text>
      <path class="regBitBracket" d="M64.0 72.0 l8.0 6.0 L80.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M72.0 78.0 V548.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="56.0" y="36">30</text>
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <line class="regBitNumLineHide" x1="64.0" x2="64.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="32.0" y="40"></rect>
      <line class="regFieldBox" x1="48.0" x2="48.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="48.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="572">unused [31:30] (RsvdP)</text>
      <path class="regBitBracket" d="M32.0 72.0 l16.0 6.0 L64.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M48.0 78.0 V568.0 H566.4 " fill="none"></path>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL(i)                                                      (0x00132420+(i)*16) /* RW-4A */
#define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL__SIZE_1                                                                   6 /*       */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_UNIT2CLKS_PLL_TURN_OFF                                                  0:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_UNIT2CLKS_PLL_TURN_OFF_INIT                                      0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_STATUS                                                         4:4 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_STATUS_INIT                                             0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_COMMON_CLK_SRC_SELECT_DONE_CYA                                      5:5 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_COMMON_CLK_SRC_SELECT_DONE_CYA_INIT                          0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_PL_TX_CLK_DISABLE_DONE_CYA                                          6:6 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_PL_TX_CLK_DISABLE_DONE_CYA_INIT                              0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_FLAG_CAL_VALID_CYA                                                      7:7 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_FLAG_CAL_VALID_CYA_INIT                                          0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_CLOCKS_CONTROL                                                 8:8 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_CLOCKS_CONTROL_INIT                                     0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_PL_TX_CLK_DISABLE_CYA                                               9:9 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_PL_TX_CLK_DISABLE_CYA_INIT                                   0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_TX_CLK_SRC_SELECT_CYA                                             10:10 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_TX_CLK_SRC_SELECT_CYA_INIT                                   0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_RX_CLK_SRC_SELECT_CYA                                             15:12 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_NVL_RX_CLK_SRC_SELECT_CYA_INIT                                   0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_INPUT_STATUS                                                 16:16 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_INPUT_STATUS_INIT                                       0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PHY2CLKS_CAL_DONE_CYA                                                 17:17 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PHY2CLKS_CAL_DONE_CYA_INIT                                       0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PHY2CLKS_RCAL_DONE_CYA                                                18:18 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PHY2CLKS_RCAL_DONE_CYA_INIT                                      0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_RATE_ID_CYA                                                  19:19 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_RATE_ID_CYA_INIT                                        0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_PLL_CONTROLS                                                 20:20 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_OVERRIDE_PLL_CONTROLS_INIT                                       0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_RCAL_EN_CYA                                                  21:21 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_RCAL_EN_CYA_INIT                                        0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_CAL_EN_CYA                                                   22:22 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_CAL_EN_CYA_INIT                                         0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_IDDQ_CYA                                                     23:23 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_IDDQ_CYA_INIT                                           0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_SLEEP_CYA                                                    25:24 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_SLEEP_CYA_INIT                                          0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_ENABLE_CYA                                                   26:26 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2PHY_ENABLE_CYA_INIT                                         0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2NVLINK_PLL_RESET_CYA                                             27:27 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_CLKS2NVLINK_PLL_RESET_CYA_INIT                                   0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PLL_OFF_CYA                                                           28:28 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PLL_OFF_CYA_INIT                                                 0x00000000 /* RWI-V */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PHY2CLKS_LOCKDET_STATUS_CYA                                           29:29 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_CTRL_PHY2CLKS_LOCKDET_STATUS_CYA_INIT                                 0x00000000 /* RWI-V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_nvlink_status">4.7. NV_NVL_TB_TRIM_SYS_NVLINK_STATUS</h3>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|0 0 0 0 0 0|   |       |0|     |0|     |0 0 0| |0 0| | |0 0 0 0  NVLINK_STATUS
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVLINK_STATUS" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVLINK_STATUS Register</div>
<div class="content">
<svg height="352.0px" view_box="0 0 816.0 352" width="816.0px" xmlns:xlink="http://www.w3.org/1999/xlink">
    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="488.0" y="36">3</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="480.0" x2="480.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="64.0" x="480.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="512.0" y="20">4 bits</text>
      <text class="regFieldName" x="568.0" y="92">unused [3:0] (RsvdP)</text>
      <path class="regBitBracket" d="M480.0 72.0 l32.0 6.0 L544.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M512.0 78.0 V88.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="472.0" y="36">4</text>
      <line class="regBitNumLineHide" x1="480.0" x2="480.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="464.0" x2="464.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="464.0" y="40"></rect>
      <text class="regBitWidth" x="472.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="112">FLAG_CAL_VALID  (RO)</text>
      <path class="regBitBracket" d="M464.0 72.0 l8.0 6.0 L480.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M472.0 78.0 V108.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="456.0" y="36">5</text>
      <line class="regBitNumLineHide" x1="464.0" x2="464.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="448.0" x2="448.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="448.0" y="40"></rect>
      <text class="regBitWidth" x="456.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="132">PLL_OFF  (RO)</text>
      <path class="regBitBracket" d="M448.0 72.0 l8.0 6.0 L464.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M456.0 78.0 V128.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="440.0" y="36">6</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLineHide" x1="448.0" x2="448.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="416.0" y="40"></rect>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="432.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="152">unused [7:6] (RsvdP)</text>
      <path class="regBitBracket" d="M416.0 72.0 l16.0 6.0 L448.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M432.0 78.0 V148.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <line class="regBitNumLineHide" x1="416.0" x2="416.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="400.0" x2="400.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="400.0" y="40"></rect>
      <text class="regBitWidth" x="408.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="172">CLKS2NVL_TXCLK_STS  (RO)</text>
      <path class="regBitBracket" d="M400.0 72.0 l8.0 6.0 L416.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M408.0 78.0 V168.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="392.0" y="36">9</text>
      <text class="regBitNumMiddle" x="360.0" y="36">11</text>
      <line class="regBitNumLineHide" x1="400.0" x2="400.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="352.0" x2="352.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="352.0" y="40"></rect>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="376.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="192">unused [11:9] (RsvdP)</text>
      <path class="regBitBracket" d="M352.0 72.0 l24.0 6.0 L400.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M376.0 78.0 V188.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="344.0" y="36">12</text>
      <text class="regBitNumMiddle" x="312.0" y="36">14</text>
      <line class="regBitNumLineHide" x1="352.0" x2="352.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="304.0" x2="304.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="304.0" y="40"></rect>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="328.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="212">CLKS2NVL_RXCLK_STS  (RO)</text>
      <path class="regBitBracket" d="M304.0 72.0 l24.0 6.0 L352.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M328.0 78.0 V208.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal1 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLineHide" x1="304.0" x2="304.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="288.0" y="40"></rect>
      <text class="regBitWidth" x="296.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="232">unused [15:15] (RsvdP)</text>
      <path class="regBitBracket" d="M288.0 72.0 l8.0 6.0 L304.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M296.0 78.0 V228.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal0 regLink">
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="248.0" y="36">18</text>
      <line class="regBitNumLineHide" x1="288.0" x2="288.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="240.0" x2="240.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="48.0" x="240.0" y="40"></rect>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="264.0" y="20">3 bits</text>
      <text class="regFieldName" x="568.0" y="252">CURRENT_STATE_NVLINK_FSM  (RO)</text>
      <path class="regBitBracket" d="M240.0 72.0 l24.0 6.0 L288.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M264.0 78.0 V248.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="232.0" y="36">19</text>
      <line class="regBitNumLineHide" x1="240.0" x2="240.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="224.0" x2="224.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="16.0" x="224.0" y="40"></rect>
      <text class="regBitWidth" x="232.0" y="20">1 bit</text>
      <text class="regFieldName" x="568.0" y="272">unused [19:19] (RsvdP)</text>
      <path class="regBitBracket" d="M224.0 72.0 l8.0 6.0 L240.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M232.0 78.0 V268.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="216.0" y="36">20</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLineHide" x1="224.0" x2="224.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="64.0" x="160.0" y="40"></rect>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="192.0" y="20">4 bits</text>
      <text class="regFieldName" x="568.0" y="292">CURRENT_STATE_UPHY_FSM  (RO)</text>
      <path class="regBitBracket" d="M160.0 72.0 l32.0 6.0 L224.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M192.0 78.0 V288.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RO regFieldExternal regFieldExternal1 regLink">
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <text class="regBitNumMiddle" x="136.0" y="36">25</text>
      <line class="regBitNumLineHide" x1="160.0" x2="160.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="128.0" x2="128.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="32.0" x="128.0" y="40"></rect>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="144.0" y="20">2 bits</text>
      <text class="regFieldName" x="568.0" y="312">CURRENT_STATE_UPHY_RCAL  (RO)</text>
      <path class="regBitBracket" d="M128.0 72.0 l16.0 6.0 L160.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M144.0 78.0 V308.0 H566.4 " fill="none"></path>
    </g>

    <g class="regAttr_RsvdP regFieldExternal regFieldExternal0 regFieldUnused regLink">
      <text class="regBitNumMiddle" x="120.0" y="36">26</text>
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <line class="regBitNumLineHide" x1="128.0" x2="128.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="96.0" x="32.0" y="40"></rect>
      <line class="regFieldBox" x1="112.0" x2="112.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="96.0" x2="96.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="48.0" x2="48.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="80.0" y="20">6 bits</text>
      <text class="regFieldName" x="568.0" y="332">unused [31:26] (RsvdP)</text>
      <path class="regBitBracket" d="M32.0 72.0 l48.0 6.0 L128.0 72.0 " fill="none"></path>
      <path class="regBitLine" d="M80.0 78.0 V328.0 H566.4 " fill="none"></path>
    </g>

</svg>


</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS(i)                                                    (0x00132424+(i)*16) /* R--4A */
#define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS__SIZE_1                                                                 6 /*       */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_FLAG_CAL_VALID                                                        4:4 /* R--UF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_PLL_OFF                                                               5:5 /* R--UF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_CLKS2NVL_TXCLK_STS                                                    8:8 /* R--UF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_CLKS2NVL_RXCLK_STS                                                  14:12 /* R--UF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_CURRENT_STATE_NVLINK_FSM                                            18:16 /* R--UF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_CURRENT_STATE_UPHY_FSM                                              23:20 /* R--UF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_STATUS_CURRENT_STATE_UPHY_RCAL                                             25:24 /* R--UF */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_nvlink_spare_rw">4.8. NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW</h3>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|                                                               | NVLINK_SPARE_RW
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW Register</div>
<div class="content">
<svg height="92.0px" view_box="0 0 744.0 92" width="744.0px" xmlns:xlink="http://www.w3.org/1999/xlink">  <g class="regAttr_RW regFieldInternal regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="512.0" x="32.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="480.0" x2="480.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="464.0" x2="464.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="448.0" x2="448.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="416.0" x2="416.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="400.0" x2="400.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="352.0" x2="352.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="288.0" x2="288.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="224.0" x2="224.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="160.0" x2="160.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="128.0" x2="128.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="112.0" x2="112.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="96.0" x2="96.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="48.0" x2="48.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="288.0" y="20">32 bits</text>
      <text class="regFieldName" x="288.0" y="56">NVLINK_SPARE_RW  (RW)</text>
    </g>
  </svg>

</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW(i)                                                  (0x00132428+(i)*16) /* RW-4A */
#define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW__SIZE_1                                                               6 /*       */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW_NVLINK_SPARE_RW                                                    31:0 /* RWIUF */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RW_NVLINK_SPARE_RW_INIT                                         0x00000000 /* RWI-V */</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_nv_nvl_tb_trim_sys_nvlink_spare_ro">4.9. NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO</h3>
<div class="literalblock">
<div class="content">
<pre> 31           24 23           16 15            8 7             0
.-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
|                                                               | NVLINK_SPARE_RO
`-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'</pre>
</div>
</div>
<div id="NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO" class="registerblock imageblock">
<div class="title">NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO Register</div>
<div class="content">
<svg height="92.0px" view_box="0 0 744.0 92" width="744.0px" xmlns:xlink="http://www.w3.org/1999/xlink">  <g class="regAttr_RO regFieldInternal regLink">
      <text class="regBitNumMiddle" x="536.0" y="36">0</text>
      <text class="regBitNumMiddle" x="40.0" y="36">31</text>
      <text class="regBitNumMiddle" x="424.0" y="36">7</text>
      <line class="regBitNumLine" x1="416.0" x2="416.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="408.0" y="36">8</text>
      <text class="regBitNumMiddle" x="296.0" y="36">15</text>
      <line class="regBitNumLine" x1="288.0" x2="288.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="280.0" y="36">16</text>
      <text class="regBitNumMiddle" x="168.0" y="36">23</text>
      <line class="regBitNumLine" x1="160.0" x2="160.0" y1="40" y2="32.8"></line>
      <text class="regBitNumMiddle" x="152.0" y="36">24</text>
      <line class="regBitNumLine" x1="544.0" x2="544.0" y1="40" y2="26.5"></line>
      <line class="regBitNumLine" x1="32.0" x2="32.0" y1="40" y2="26.5"></line>
      <rect class="regFieldBox" height="32" width="512.0" x="32.0" y="40"></rect>
      <line class="regFieldBox" x1="528.0" x2="528.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="512.0" x2="512.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="496.0" x2="496.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="480.0" x2="480.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="464.0" x2="464.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="448.0" x2="448.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="432.0" x2="432.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="416.0" x2="416.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="400.0" x2="400.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="384.0" x2="384.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="368.0" x2="368.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="352.0" x2="352.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="336.0" x2="336.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="320.0" x2="320.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="304.0" x2="304.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="288.0" x2="288.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="272.0" x2="272.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="256.0" x2="256.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="240.0" x2="240.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="224.0" x2="224.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="208.0" x2="208.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="192.0" x2="192.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="176.0" x2="176.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="160.0" x2="160.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="144.0" x2="144.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="128.0" x2="128.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="112.0" x2="112.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="96.0" x2="96.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="80.0" x2="80.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="64.0" x2="64.0" y1="64" y2="72"></line>
      <line class="regFieldBox" x1="48.0" x2="48.0" y1="64" y2="72"></line>
      <text class="regBitWidth" x="288.0" y="20">32 bits</text>
      <text class="regFieldName" x="288.0" y="56">NVLINK_SPARE_RO  (RO)</text>
    </g>
  </svg>

</div>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight nowrap"><code>    #define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO(i)                                                  (0x0013242c+(i)*16) /* R--4A */
#define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO__SIZE_1                                                               6 /*       */
    #define NV_NVL_TB_TRIM_SYS_NVLINK_SPARE_RO_NVLINK_SPARE_RO                                                    31:0 /* R--UF */</code></pre>
</div>
</div>
<div class="paragraph">
<p>These defines exist for backwards SW compatibility, but they are OBSOLETE, the HW registers no longer exist.
The defines exist only to allow SW to compile binaries for multiple GPUs and deprecated features.
Do not attempt to use these registers, they will most likely time out or return zeros - the function is undefined.
Make sure to check the CAPABILITY bits to see what is allowed on this chip.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_appendix_b_key">5. APPENDIX B  -  KEY</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This legend is now included from <code>TOT/manuals/key_legend.ref</code>.  Any key that is marked "legacy"
should only be used in the manual files listed in the comment.  The "legacy" keys are deprecated
and will be phased out.</p>
</div>
<div class="paragraph">
<p>Each define in the .ref file has a 5 field code to say what kind of define it is: i.e. <code>/* RW&#8212;&#8203;R */</code>
The following legend shows accepted values for each of the 5 fields:
  Read, Write, Internal State, Declaration/Size, and Define Indicator.</p>
</div>
<div class="literalblock">
<div class="content">
<pre>Read
  ' ' = Other Information
  '-' = Field is part of a write-only register
  'C' = Value read is always the same, constant value line follows (C)
  'R' = Value is read</pre>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>Write
  ' ' = Other Information
  '-' = Must not be written (D), value ignored when written (R,A,F)
  'W' = Can be written</pre>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>Internal State
  ' ' = Other Information
  '-' = No internal state
  'X' = Internal state, initial value is unknown
  'I' = Internal state, initial value is known and follows (I), see "Reset Signal" section for signal.
  'E' = Internal state, initial value is known and follows (E), see "Reset Signal" section for signal.
  'B' = Internal state, initial value is known and follows (B), see "Reset Signal" section for signal.
  'C' = Internal state, initial value is known and follows (C), see "Reset Signal" section for signal.
  'V' = (legacy) Internal state, initialize at volatile reset (legacy: Only used in internal_bundles.ref)
  'D' = (legacy) Internal state, default initial value at object creation (legacy: Only used in dev_ram.ref)
  'C' = (legacy) Internal state, initial value at object creation (legacy:  Only used in usr_2074.ref)
  'C' = (legacy) Internal state, class-based initial value at object creation (legacy: Only used in
        dev_ram.ref)</pre>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>Declaration/Size
  ' ' = Other Information
  '-' = Does Not Apply
  'V' = Type is void
  'U' = Type is unsigned integer
  'S' = Type is signed integer
  'F' = Type is IEEE floating point
  '1' = Byte size (008)
  '2' = Short size (016)
  '3' = Three byte size (024)
  '4' = Word size (032)
  '8' = Double size (064)</pre>
</div>
</div>
<div class="literalblock">
<div class="content">
<pre>Define Indicator
  ' ' = Other Information
  'C' = Clear value
  'D' = Device
  'L' = Logical device.  Used by ness/nvm for manuals replication
  'M' = Memory
  'R' = Register
  'A' = Array of Registers
  'F' = Field
  'V' = Value
  'T' = Task
  'P' = Phantom Register
  'B' = (legacy) Bundle address (legacy: Only used in gr_bundles.ref and internal_bundles.ref)
  'G' = (legacy) General purpose configuration register (legacy: Only used in dev_disp.ref, dev_mmu.ref,
        dev_pmu_vmacro.ref, dev_pwr_pmu_plus.ref, dev_ram.ref, dev_uvm.ref, usr_2074.ref,
        usr_motionsearch.ref)
  'C' = (legacy) Class (legacy: Only used in dev_ram.ref and usr_*.ref)</pre>
</div>
</div>
<div class="paragraph">
<p>Reset signal defaults for graphics engine registers.</p>
</div>
<div class="paragraph">
<p>All graphics engine registers use the following defaults for reset signals:</p>
</div>
<div class="literalblock">
<div class="content">
<pre>'E' = initialized with engine_reset_
'I' = initialized with context_reset_
'B' = initialized with reset_IB_dly_</pre>
</div>
</div>
<div class="paragraph">
<p>Reset signal</p>
</div>
<div class="ulist">
<ul>
<li>
<p>For units that differ from the graphics engine defaults, the reset signals should be defined here:</p>
</li>
</ul>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Version 10<br>
Last updated 2017-12-28 00:15:38 PST
</div>
</div>
</body>
</html>