
AMS H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b350  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  0800b620  0800b620  0000c620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ba00  0800ba00  0000ca00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800ba08  0800ba08  0000ca08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ba10  0800ba10  0000ca10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  24000000  0800ba14  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000d50  24000068  0800ba7c  0000d068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000db8  0800ba7c  0000ddb8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021758  00000000  00000000  0000d096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000351b  00000000  00000000  0002e7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001380  00000000  00000000  00031d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f0b  00000000  00000000  00033090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a27f  00000000  00000000  00033f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a70b  00000000  00000000  0006e21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00169b4b  00000000  00000000  00088925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f2470  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005928  00000000  00000000  001f24b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005d  00000000  00000000  001f7ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000068 	.word	0x24000068
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b608 	.word	0x0800b608

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400006c 	.word	0x2400006c
 800030c:	0800b608 	.word	0x0800b608

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <_ZN7BMS_MODC1Emiiihji>:
/*********************************************************************************************************
 ** Function name:           BMS_MOD
 ** Descriptions:            Initialization function of teh class
 *********************************************************************************************************/

BMS_MOD::BMS_MOD(uint32_t _ID, int _MAXV, int _MINV, int _MAXT,
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
 80006f8:	603b      	str	r3, [r7, #0]
		uint8_t _NUMCELLS, unsigned int _SHUNT, int _LAG) {
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	2200      	movs	r2, #0
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	3308      	adds	r3, #8
 800070c:	224c      	movs	r2, #76	@ 0x4c
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f00a fafb 	bl	800ad0c <memset>
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	3354      	adds	r3, #84	@ 0x54
 800071a:	2298      	movs	r2, #152	@ 0x98
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f00a faf4 	bl	800ad0c <memset>
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2200      	movs	r2, #0
 8000728:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	2200      	movs	r2, #0
 8000730:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	2200      	movs	r2, #0
 8000738:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2200      	movs	r2, #0
 8000740:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800074a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000754:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800075e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	2200      	movs	r2, #0
 8000772:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	2200      	movs	r2, #0
 8000786:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	2200      	movs	r2, #0
 800078e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	2200      	movs	r2, #0
 800079e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	2213      	movs	r2, #19
 80007a6:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2203      	movs	r2, #3
 80007ae:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80007b8:	2230      	movs	r2, #48	@ 0x30
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f00a faa5 	bl	800ad0c <memset>
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	2200      	movs	r2, #0
 80007c6:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2200      	movs	r2, #0
 80007ce:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	2200      	movs	r2, #0
 80007d6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f241 0268 	movw	r2, #4200	@ 0x1068
 80007e0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2200      	movs	r2, #0
 80007f0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	2200      	movs	r2, #0
 80007f8:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
	CANID = _ID;
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	68ba      	ldr	r2, [r7, #8]
 8000800:	601a      	str	r2, [r3, #0]
	LIMIT_MAX_V = _MAXV;
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
	LIMIT_MIN_V = _MINV;
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	683a      	ldr	r2, [r7, #0]
 800080e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
	LIMIT_MAX_T = _MAXT;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	69ba      	ldr	r2, [r7, #24]
 8000816:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
	NUM_CELLS = _NUMCELLS;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	7f3a      	ldrb	r2, [r7, #28]
 800081e:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
	time_lim_plotted += _LAG;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8000828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082a:	441a      	add	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	time_lim_sended += _LAG;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8000838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083a:	441a      	add	r2, r3
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
	time_lim_received += _LAG;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8000848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800084a:	441a      	add	r2, r3
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

}
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <_ZN7BMS_MOD12voltage_infoEPc>:

/*********************************************************************************************************
 ** Function name:           info
 ** Descriptions:            Function for printing the class data
 *********************************************************************************************************/
void BMS_MOD::voltage_info(char *buffer) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	6039      	str	r1, [r7, #0]

	if (getUARTState() == HAL_UART_STATE_READY) { // Send the message just if there is a serial por connected
 8000866:	f001 f94f 	bl	8001b08 <getUARTState>
 800086a:	4603      	mov	r3, r0
 800086c:	2b20      	cmp	r3, #32
 800086e:	bf0c      	ite	eq
 8000870:	2301      	moveq	r3, #1
 8000872:	2300      	movne	r3, #0
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	f000 8083 	beq.w	8000982 <_ZN7BMS_MOD12voltage_infoEPc+0x126>
		print((char*) "\n***********************");
 800087c:	4851      	ldr	r0, [pc, #324]	@ (80009c4 <_ZN7BMS_MOD12voltage_infoEPc+0x168>)
 800087e:	f001 f907 	bl	8001a90 <print>
		print((char*) "         BMS");
 8000882:	4851      	ldr	r0, [pc, #324]	@ (80009c8 <_ZN7BMS_MOD12voltage_infoEPc+0x16c>)
 8000884:	f001 f904 	bl	8001a90 <print>
		print((char*) "***********************");
 8000888:	4850      	ldr	r0, [pc, #320]	@ (80009cc <_ZN7BMS_MOD12voltage_infoEPc+0x170>)
 800088a:	f001 f901 	bl	8001a90 <print>
		sprintf(buffer, " - ERROR:     %i", error);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	461a      	mov	r2, r3
 8000894:	494e      	ldr	r1, [pc, #312]	@ (80009d0 <_ZN7BMS_MOD12voltage_infoEPc+0x174>)
 8000896:	6838      	ldr	r0, [r7, #0]
 8000898:	f00a fa16 	bl	800acc8 <siprintf>
		print(buffer);
 800089c:	6838      	ldr	r0, [r7, #0]
 800089e:	f001 f8f7 	bl	8001a90 <print>
		sprintf(buffer, " - CAN ID:    0x%lx", CANID);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	461a      	mov	r2, r3
 80008a8:	494a      	ldr	r1, [pc, #296]	@ (80009d4 <_ZN7BMS_MOD12voltage_infoEPc+0x178>)
 80008aa:	6838      	ldr	r0, [r7, #0]
 80008ac:	f00a fa0c 	bl	800acc8 <siprintf>
		print(buffer);
 80008b0:	6838      	ldr	r0, [r7, #0]
 80008b2:	f001 f8ed 	bl	8001a90 <print>
		sprintf(buffer, " - MAX V =    %i mV", MAX_V);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80008bc:	461a      	mov	r2, r3
 80008be:	4946      	ldr	r1, [pc, #280]	@ (80009d8 <_ZN7BMS_MOD12voltage_infoEPc+0x17c>)
 80008c0:	6838      	ldr	r0, [r7, #0]
 80008c2:	f00a fa01 	bl	800acc8 <siprintf>
		print(buffer);
 80008c6:	6838      	ldr	r0, [r7, #0]
 80008c8:	f001 f8e2 	bl	8001a90 <print>
		sprintf(buffer, " - MIN V =    %i mV", MIN_V);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80008d2:	461a      	mov	r2, r3
 80008d4:	4941      	ldr	r1, [pc, #260]	@ (80009dc <_ZN7BMS_MOD12voltage_infoEPc+0x180>)
 80008d6:	6838      	ldr	r0, [r7, #0]
 80008d8:	f00a f9f6 	bl	800acc8 <siprintf>
		print(buffer);
 80008dc:	6838      	ldr	r0, [r7, #0]
 80008de:	f001 f8d7 	bl	8001a90 <print>
		print((char*) "-----------------------");
 80008e2:	483f      	ldr	r0, [pc, #252]	@ (80009e0 <_ZN7BMS_MOD12voltage_infoEPc+0x184>)
 80008e4:	f001 f8d4 	bl	8001a90 <print>
		sprintf(buffer, "VOLTS (mV): [%i", cellVoltagemV[0]);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	461a      	mov	r2, r3
 80008ee:	493d      	ldr	r1, [pc, #244]	@ (80009e4 <_ZN7BMS_MOD12voltage_infoEPc+0x188>)
 80008f0:	6838      	ldr	r0, [r7, #0]
 80008f2:	f00a f9e9 	bl	800acc8 <siprintf>
		printnl(buffer);
 80008f6:	6838      	ldr	r0, [r7, #0]
 80008f8:	f001 f8e8 	bl	8001acc <printnl>
		for (int i = 0; i < NUM_CELLS; i++) {
 80008fc:	2300      	movs	r3, #0
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	e00f      	b.n	8000922 <_ZN7BMS_MOD12voltage_infoEPc+0xc6>
			sprintf(buffer, ", %i", cellVoltagemV[i]);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	3202      	adds	r2, #2
 8000908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800090c:	461a      	mov	r2, r3
 800090e:	4936      	ldr	r1, [pc, #216]	@ (80009e8 <_ZN7BMS_MOD12voltage_infoEPc+0x18c>)
 8000910:	6838      	ldr	r0, [r7, #0]
 8000912:	f00a f9d9 	bl	800acc8 <siprintf>
			printnl(buffer);
 8000916:	6838      	ldr	r0, [r7, #0]
 8000918:	f001 f8d8 	bl	8001acc <printnl>
		for (int i = 0; i < NUM_CELLS; i++) {
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	3301      	adds	r3, #1
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000928:	461a      	mov	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	4293      	cmp	r3, r2
 800092e:	dbe8      	blt.n	8000902 <_ZN7BMS_MOD12voltage_infoEPc+0xa6>
		}

		for (int i = 0; i < NUM_CELLS; i++) {
 8000930:	2300      	movs	r3, #0
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	e00e      	b.n	8000954 <_ZN7BMS_MOD12voltage_infoEPc+0xf8>
			voltage_acum += cellVoltagemV[i];
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	68b9      	ldr	r1, [r7, #8]
 8000940:	3102      	adds	r1, #2
 8000942:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000946:	441a      	add	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
		for (int i = 0; i < NUM_CELLS; i++) {
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	3301      	adds	r3, #1
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800095a:	461a      	mov	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	4293      	cmp	r3, r2
 8000960:	dbe9      	blt.n	8000936 <_ZN7BMS_MOD12voltage_infoEPc+0xda>
		}

		print((char*) "]");
 8000962:	4822      	ldr	r0, [pc, #136]	@ (80009ec <_ZN7BMS_MOD12voltage_infoEPc+0x190>)
 8000964:	f001 f894 	bl	8001a90 <print>
		sprintf(buffer, " - V(max) = %i mV || V(min) = %i", MAX_V, MIN_V);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8000974:	491e      	ldr	r1, [pc, #120]	@ (80009f0 <_ZN7BMS_MOD12voltage_infoEPc+0x194>)
 8000976:	6838      	ldr	r0, [r7, #0]
 8000978:	f00a f9a6 	bl	800acc8 <siprintf>
		print(buffer);
 800097c:	6838      	ldr	r0, [r7, #0]
 800097e:	f001 f887 	bl	8001a90 <print>
	}
	sprintf(buffer, "- BALANCING V = %i mV", BALANCING_V);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000988:	461a      	mov	r2, r3
 800098a:	491a      	ldr	r1, [pc, #104]	@ (80009f4 <_ZN7BMS_MOD12voltage_infoEPc+0x198>)
 800098c:	6838      	ldr	r0, [r7, #0]
 800098e:	f00a f99b 	bl	800acc8 <siprintf>
	print(buffer);
 8000992:	6838      	ldr	r0, [r7, #0]
 8000994:	f001 f87c 	bl	8001a90 <print>

	sprintf(buffer, "- STACK VOLTAGE = %i V", voltage_acum / 1000);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800099e:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <_ZN7BMS_MOD12voltage_infoEPc+0x19c>)
 80009a0:	fb82 1203 	smull	r1, r2, r2, r3
 80009a4:	1192      	asrs	r2, r2, #6
 80009a6:	17db      	asrs	r3, r3, #31
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	461a      	mov	r2, r3
 80009ac:	4913      	ldr	r1, [pc, #76]	@ (80009fc <_ZN7BMS_MOD12voltage_infoEPc+0x1a0>)
 80009ae:	6838      	ldr	r0, [r7, #0]
 80009b0:	f00a f98a 	bl	800acc8 <siprintf>
	print(buffer);
 80009b4:	6838      	ldr	r0, [r7, #0]
 80009b6:	f001 f86b 	bl	8001a90 <print>
}
 80009ba:	bf00      	nop
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	0800b620 	.word	0x0800b620
 80009c8:	0800b63c 	.word	0x0800b63c
 80009cc:	0800b64c 	.word	0x0800b64c
 80009d0:	0800b664 	.word	0x0800b664
 80009d4:	0800b678 	.word	0x0800b678
 80009d8:	0800b68c 	.word	0x0800b68c
 80009dc:	0800b6a0 	.word	0x0800b6a0
 80009e0:	0800b6b4 	.word	0x0800b6b4
 80009e4:	0800b6cc 	.word	0x0800b6cc
 80009e8:	0800b6dc 	.word	0x0800b6dc
 80009ec:	0800b6e4 	.word	0x0800b6e4
 80009f0:	0800b6e8 	.word	0x0800b6e8
 80009f4:	0800b70c 	.word	0x0800b70c
 80009f8:	10624dd3 	.word	0x10624dd3
 80009fc:	0800b724 	.word	0x0800b724

08000a00 <_ZN7BMS_MOD5parseEmPhm>:

/*********************************************************************************************************
 ** Function name:           parse
 ** Descriptions:            Function for parsing the received data via CAN protocol
 *********************************************************************************************************/
bool BMS_MOD::parse(uint32_t id, uint8_t *buf, uint32_t t) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08c      	sub	sp, #48	@ 0x30
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	603b      	str	r3, [r7, #0]
	if (id > CANID && id < CANID + 30) {
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	f240 8172 	bls.w	8000cfe <_ZN7BMS_MOD5parseEmPhm+0x2fe>
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	331e      	adds	r3, #30
 8000a20:	68ba      	ldr	r2, [r7, #8]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	f080 816b 	bcs.w	8000cfe <_ZN7BMS_MOD5parseEmPhm+0x2fe>
		int m = id % CANID;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000a32:	fb01 f202 	mul.w	r2, r1, r2
 8000a36:	1a9b      	subs	r3, r3, r2
 8000a38:	61bb      	str	r3, [r7, #24]
		int pos = 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	617b      	str	r3, [r7, #20]
		if (m >= 1 && m <= 5) {
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	f340 80a8 	ble.w	8000b96 <_ZN7BMS_MOD5parseEmPhm+0x196>
 8000a46:	69bb      	ldr	r3, [r7, #24]
 8000a48:	2b05      	cmp	r3, #5
 8000a4a:	f300 80a4 	bgt.w	8000b96 <_ZN7BMS_MOD5parseEmPhm+0x196>
			time_lim_received = t + TIME_LIM_RECV;
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	441a      	add	r2, r3
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

			for (int i = 0; i < 4; i++) {
 8000a5e:	2300      	movs	r3, #0
 8000a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a62:	e059      	b.n	8000b18 <_ZN7BMS_MOD5parseEmPhm+0x118>
				pos = (m - 1) * 4 + i;
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a6c:	4413      	add	r3, r2
 8000a6e:	617b      	str	r3, [r7, #20]
				if (pos >= 19)
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	2b12      	cmp	r3, #18
 8000a74:	dc54      	bgt.n	8000b20 <_ZN7BMS_MOD5parseEmPhm+0x120>
					break;

				cellVoltagemV[pos] = (buf[2 * i] << 8) | buf[2 * i + 1];
 8000a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4413      	add	r3, r2
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	021b      	lsls	r3, r3, #8
 8000a84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a86:	0052      	lsls	r2, r2, #1
 8000a88:	3201      	adds	r2, #1
 8000a8a:	6879      	ldr	r1, [r7, #4]
 8000a8c:	440a      	add	r2, r1
 8000a8e:	7812      	ldrb	r2, [r2, #0]
 8000a90:	ea43 0102 	orr.w	r1, r3, r2
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	697a      	ldr	r2, [r7, #20]
 8000a98:	3202      	adds	r2, #2
 8000a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

				if ((cellVoltagemV[pos] > LIMIT_MAX_V
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	697a      	ldr	r2, [r7, #20]
 8000aa2:	3202      	adds	r2, #2
 8000aa4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	dc09      	bgt.n	8000ac6 <_ZN7BMS_MOD5parseEmPhm+0xc6>
						|| cellVoltagemV[pos] < LIMIT_MIN_V)
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	3202      	adds	r2, #2
 8000ab8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	da1f      	bge.n	8000b06 <_ZN7BMS_MOD5parseEmPhm+0x106>
						&& pos < NUM_CELLS) {
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000acc:	461a      	mov	r2, r3
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	da18      	bge.n	8000b06 <_ZN7BMS_MOD5parseEmPhm+0x106>
					flag_error_volt[pos]++;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	697a      	ldr	r2, [r7, #20]
 8000ad8:	3248      	adds	r2, #72	@ 0x48
 8000ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ade:	1c59      	adds	r1, r3, #1
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	697a      	ldr	r2, [r7, #20]
 8000ae4:	3248      	adds	r2, #72	@ 0x48
 8000ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					if (flag_error_volt[pos] >= max_flag)
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	3248      	adds	r2, #72	@ 0x48
 8000af0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8000afa:	429a      	cmp	r2, r3
 8000afc:	db09      	blt.n	8000b12 <_ZN7BMS_MOD5parseEmPhm+0x112>
						error = BMS_ERROR_VOLTS;
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	2202      	movs	r2, #2
 8000b02:	605a      	str	r2, [r3, #4]
					if (flag_error_volt[pos] >= max_flag)
 8000b04:	e005      	b.n	8000b12 <_ZN7BMS_MOD5parseEmPhm+0x112>
				} else {
					flag_error_volt[pos] = 0;
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	697a      	ldr	r2, [r7, #20]
 8000b0a:	3248      	adds	r2, #72	@ 0x48
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (int i = 0; i < 4; i++) {
 8000b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b14:	3301      	adds	r3, #1
 8000b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b1a:	2b03      	cmp	r3, #3
 8000b1c:	dda2      	ble.n	8000a64 <_ZN7BMS_MOD5parseEmPhm+0x64>
 8000b1e:	e000      	b.n	8000b22 <_ZN7BMS_MOD5parseEmPhm+0x122>
					break;
 8000b20:	bf00      	nop
				}
			}

			MAX_V = cellVoltagemV[0];
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	689a      	ldr	r2, [r3, #8]
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
			MIN_V = cellVoltagemV[0];
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	689a      	ldr	r2, [r3, #8]
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
			for (int i = 1; i < 19; i++) {
 8000b36:	2301      	movs	r3, #1
 8000b38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b3a:	e027      	b.n	8000b8c <_ZN7BMS_MOD5parseEmPhm+0x18c>
				if (cellVoltagemV[i] > MAX_V)
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b40:	3202      	adds	r2, #2
 8000b42:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	dd08      	ble.n	8000b62 <_ZN7BMS_MOD5parseEmPhm+0x162>
					MAX_V = cellVoltagemV[i];
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b54:	3202      	adds	r2, #2
 8000b56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8000b60:	e011      	b.n	8000b86 <_ZN7BMS_MOD5parseEmPhm+0x186>
				else if (cellVoltagemV[i] < MIN_V)
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b66:	3202      	adds	r2, #2
 8000b68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8000b72:	429a      	cmp	r2, r3
 8000b74:	da07      	bge.n	8000b86 <_ZN7BMS_MOD5parseEmPhm+0x186>
					MIN_V = cellVoltagemV[i];
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b7a:	3202      	adds	r2, #2
 8000b7c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
			for (int i = 1; i < 19; i++) {
 8000b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b88:	3301      	adds	r3, #1
 8000b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b8e:	2b12      	cmp	r3, #18
 8000b90:	ddd4      	ble.n	8000b3c <_ZN7BMS_MOD5parseEmPhm+0x13c>
			}

			return true;
 8000b92:	2301      	movs	r3, #1
 8000b94:	e0b4      	b.n	8000d00 <_ZN7BMS_MOD5parseEmPhm+0x300>



		}else if (m >= 21 && m <= 26) {
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	2b14      	cmp	r3, #20
 8000b9a:	f340 80b0 	ble.w	8000cfe <_ZN7BMS_MOD5parseEmPhm+0x2fe>
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	2b1a      	cmp	r3, #26
 8000ba2:	f300 80ac 	bgt.w	8000cfe <_ZN7BMS_MOD5parseEmPhm+0x2fe>
			if (flag_charger == 1)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d104      	bne.n	8000bba <_ZN7BMS_MOD5parseEmPhm+0x1ba>
				module_send_message_CAN1(id, buf, 8); // Reenvío por CAN1 si aplica
 8000bb0:	2208      	movs	r2, #8
 8000bb2:	6879      	ldr	r1, [r7, #4]
 8000bb4:	68b8      	ldr	r0, [r7, #8]
 8000bb6:	f000 ff29 	bl	8001a0c <module_send_message_CAN1>

			if (m < 26) {
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	2b19      	cmp	r3, #25
 8000bbe:	dc28      	bgt.n	8000c12 <_ZN7BMS_MOD5parseEmPhm+0x212>
				for (int i = 0; i < 8; i++) {
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bc4:	e021      	b.n	8000c0a <_ZN7BMS_MOD5parseEmPhm+0x20a>
					pos = (m - 1) * 8 + i;
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	3b01      	subs	r3, #1
 8000bca:	00db      	lsls	r3, r3, #3
 8000bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bce:	4413      	add	r3, r2
 8000bd0:	617b      	str	r3, [r7, #20]
					cellTemperature[pos] = buf[i];
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	68fa      	ldr	r2, [r7, #12]
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	3314      	adds	r3, #20
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	4413      	add	r3, r2
 8000be6:	6059      	str	r1, [r3, #4]
					if (cellTemperature[pos] > LIMIT_MAX_T)
 8000be8:	68fa      	ldr	r2, [r7, #12]
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	3314      	adds	r3, #20
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	685a      	ldr	r2, [r3, #4]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	dd02      	ble.n	8000c04 <_ZN7BMS_MOD5parseEmPhm+0x204>
						error = BMS_ERROR_TEMP;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	2203      	movs	r2, #3
 8000c02:	605a      	str	r2, [r3, #4]
				for (int i = 0; i < 8; i++) {
 8000c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c06:	3301      	adds	r3, #1
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0c:	2b07      	cmp	r3, #7
 8000c0e:	ddda      	ble.n	8000bc6 <_ZN7BMS_MOD5parseEmPhm+0x1c6>
 8000c10:	e027      	b.n	8000c62 <_ZN7BMS_MOD5parseEmPhm+0x262>
				}
			} else { // m == 26 → últimos 2–3 sensores
				for (int i = 0; i < 3; i++) {
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
 8000c16:	e021      	b.n	8000c5c <_ZN7BMS_MOD5parseEmPhm+0x25c>
					pos = (m - 1) * 8 + i;
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	6a3a      	ldr	r2, [r7, #32]
 8000c20:	4413      	add	r3, r2
 8000c22:	617b      	str	r3, [r7, #20]
					cellTemperature[pos] = buf[i];
 8000c24:	6a3b      	ldr	r3, [r7, #32]
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	3314      	adds	r3, #20
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	4413      	add	r3, r2
 8000c38:	6059      	str	r1, [r3, #4]
					if (cellTemperature[pos] > LIMIT_MAX_T)
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	3314      	adds	r3, #20
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4413      	add	r3, r2
 8000c44:	685a      	ldr	r2, [r3, #4]
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	dd02      	ble.n	8000c56 <_ZN7BMS_MOD5parseEmPhm+0x256>
						error = BMS_ERROR_TEMP;
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	2203      	movs	r2, #3
 8000c54:	605a      	str	r2, [r3, #4]
				for (int i = 0; i < 3; i++) {
 8000c56:	6a3b      	ldr	r3, [r7, #32]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	623b      	str	r3, [r7, #32]
 8000c5c:	6a3b      	ldr	r3, [r7, #32]
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	ddda      	ble.n	8000c18 <_ZN7BMS_MOD5parseEmPhm+0x218>
				}
			}

			MAX_T = cellTemperature[0];
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
			MIN_T = cellTemperature[0];
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
			for (int i = 0; i < 38; i++) {
 8000c76:	2300      	movs	r3, #0
 8000c78:	61fb      	str	r3, [r7, #28]
 8000c7a:	e033      	b.n	8000ce4 <_ZN7BMS_MOD5parseEmPhm+0x2e4>
				if (cellTemperature[i] > MAX_T)
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3314      	adds	r3, #20
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	685a      	ldr	r2, [r3, #4]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	dd09      	ble.n	8000ca6 <_ZN7BMS_MOD5parseEmPhm+0x2a6>
					MAX_T = cellTemperature[i];
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	3314      	adds	r3, #20
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	4413      	add	r3, r2
 8000c9c:	685a      	ldr	r2, [r3, #4]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
 8000ca4:	e01b      	b.n	8000cde <_ZN7BMS_MOD5parseEmPhm+0x2de>
				else if (cellTemperature[i] < MIN_T && cellTemperature[i] != 0)
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	3314      	adds	r3, #20
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	4413      	add	r3, r2
 8000cb0:	685a      	ldr	r2, [r3, #4]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	da10      	bge.n	8000cde <_ZN7BMS_MOD5parseEmPhm+0x2de>
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3314      	adds	r3, #20
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d008      	beq.n	8000cde <_ZN7BMS_MOD5parseEmPhm+0x2de>
					MIN_T = cellTemperature[i];
 8000ccc:	68fa      	ldr	r2, [r7, #12]
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3314      	adds	r3, #20
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	4413      	add	r3, r2
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
			for (int i = 0; i < 38; i++) {
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	61fb      	str	r3, [r7, #28]
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	2b25      	cmp	r3, #37	@ 0x25
 8000ce8:	ddc8      	ble.n	8000c7c <_ZN7BMS_MOD5parseEmPhm+0x27c>
			}

			time_lim_received = t + TIME_LIM_RECV;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	441a      	add	r2, r3
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
			return true;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e000      	b.n	8000d00 <_ZN7BMS_MOD5parseEmPhm+0x300>
		}
	}

	return false;
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3730      	adds	r7, #48	@ 0x30
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <_ZN7BMS_MOD13query_voltageEmPc>:

/*********************************************************************************************************
 ** Function name:           query_voltage
 ** Descriptions:            Function to check if i need to send a message new message and the received messages interval are within the limits
 *********************************************************************************************************/
int BMS_MOD::query_voltage(uint32_t time, char *buffer) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
	// Shunt voltage in milivolts
	//uint8_t message_balancing[2] = { 0x00, 0x00 };

	message_balancing[1] = BALANCING_V & 0xFF;           // Coment this two lines for disabling the balancing
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000d1a:	b2da      	uxtb	r2, r3
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
	message_balancing[0] = (BALANCING_V >> 8) & 0xFF;    // Coment this two lines for disabling the balancing
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000d28:	121b      	asrs	r3, r3, #8
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114

	if (time > time_lim_sended) {
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8000d38:	68ba      	ldr	r2, [r7, #8]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d918      	bls.n	8000d70 <_ZN7BMS_MOD13query_voltageEmPc+0x68>
		time_lim_sended += TIME_LIM_SEND;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000d4a:	441a      	add	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
		if (CANID != 0x00) { //It keeps sending 0x00 and dont know where
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d00a      	beq.n	8000d70 <_ZN7BMS_MOD13query_voltageEmPc+0x68>
			if (module_send_message_CAN2(CANID, message_balancing, 2)
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	6818      	ldr	r0, [r3, #0]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8000d64:	2202      	movs	r2, #2
 8000d66:	4619      	mov	r1, r3
 8000d68:	f000 fe72 	bl	8001a50 <module_send_message_CAN2>
 8000d6c:	4603      	mov	r3, r0
					!= HAL_OK) {
 8000d6e:	2b00      	cmp	r3, #0
			}
		}

	}

	if (time > time_lim_received) {
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d902      	bls.n	8000d82 <_ZN7BMS_MOD13query_voltageEmPc+0x7a>
		error = BMS_ERROR_COMMUNICATION;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	605a      	str	r2, [r3, #4]
	}

	if (TIME_LIM_PLOT > 0 && time > time_lim_plotted) {
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d013      	beq.n	8000db4 <_ZN7BMS_MOD13query_voltageEmPc+0xac>
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d90d      	bls.n	8000db4 <_ZN7BMS_MOD13query_voltageEmPc+0xac>
		time_lim_plotted += TIME_LIM_PLOT;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000da4:	441a      	add	r2, r3
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
		voltage_info(buffer);
 8000dac:	6879      	ldr	r1, [r7, #4]
 8000dae:	68f8      	ldr	r0, [r7, #12]
 8000db0:	f7ff fd54 	bl	800085c <_ZN7BMS_MOD12voltage_infoEPc>
	}

	for (int i = 0; i < NUM_CELLS; i++) {
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
 8000db8:	e00e      	b.n	8000dd8 <_ZN7BMS_MOD13query_voltageEmPc+0xd0>
		voltage_acum += cellVoltagemV[i];
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	6979      	ldr	r1, [r7, #20]
 8000dc4:	3102      	adds	r1, #2
 8000dc6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000dca:	441a      	add	r2, r3
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
	for (int i = 0; i < NUM_CELLS; i++) {
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	617b      	str	r3, [r7, #20]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000dde:	461a      	mov	r2, r3
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	4293      	cmp	r3, r2
 8000de4:	dbe9      	blt.n	8000dba <_ZN7BMS_MOD13query_voltageEmPc+0xb2>
	}
	return error;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	685b      	ldr	r3, [r3, #4]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <_ZN7CPU_MODC1Emmi>:

// ********************************************************************************************************
// **Function name:           CPU_MOD
// **Descriptions:            Initialization function of teh class
// ********************************************************************************************************
CPU_MOD::CPU_MOD(uint32_t _ID_send, uint32_t _ID_recv, int _LAG) { /////////////////////////Habia un _LAG=0
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	603b      	str	r3, [r7, #0]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	2201      	movs	r2, #1
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2202      	movs	r2, #2
 8000e18:	731a      	strb	r2, [r3, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	611a      	str	r2, [r3, #16]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e26:	615a      	str	r2, [r3, #20]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	2264      	movs	r2, #100	@ 0x64
 8000e2c:	619a      	str	r2, [r3, #24]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	4a18      	ldr	r2, [pc, #96]	@ (8000e94 <_ZN7CPU_MODC1Emmi+0xa0>)
 8000e32:	61da      	str	r2, [r3, #28]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	695a      	ldr	r2, [r3, #20]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	621a      	str	r2, [r3, #32]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	69da      	ldr	r2, [r3, #28]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	2200      	movs	r2, #0
 8000e54:	631a      	str	r2, [r3, #48]	@ 0x30
    CANID_send = _ID_send;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	68ba      	ldr	r2, [r7, #8]
 8000e5a:	601a      	str	r2, [r3, #0]
    CANID_recv = _ID_recv;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	605a      	str	r2, [r3, #4]

    time_lim_plotted += _LAG;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	6a1a      	ldr	r2, [r3, #32]
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	441a      	add	r2, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	621a      	str	r2, [r3, #32]
    time_lim_sended += _LAG;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	441a      	add	r2, r3
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	625a      	str	r2, [r3, #36]	@ 0x24
    time_lim_received += _LAG;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	441a      	add	r2, r3
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	000f4240 	.word	0x000f4240

08000e98 <_ZN7CPU_MOD5parseEmPhm>:

// ********************************************************************************************************
// **Function name:           parse
// **Descriptions:            Function for parsing the received data via CAN protocl
// ********************************************************************************************************
bool CPU_MOD::parse(uint32_t id, uint8_t* buf, uint32_t t) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	603b      	str	r3, [r7, #0]
    if (id == 0x100) {
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000eac:	d131      	bne.n	8000f12 <_ZN7CPU_MOD5parseEmPhm+0x7a>
        error = CPU_OK;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
        time_lim_received = t + TIME_LIM_RECV;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	69da      	ldr	r2, [r3, #28]
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	441a      	add	r2, r3
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	629a      	str	r2, [r3, #40]	@ 0x28
        DC_BUS = (int)((buf[1]<<8)|buf[0]); // This direction sends the voltage in DC_BUS
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	687a      	ldr	r2, [r7, #4]
 8000eca:	7812      	ldrb	r2, [r2, #0]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	631a      	str	r2, [r3, #48]	@ 0x30
        if (DC_BUS > 280) { //(DC_BUS>0.9*voltage_acum)
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8000eda:	dd18      	ble.n	8000f0e <_ZN7CPU_MOD5parseEmPhm+0x76>
            error = CPU_BUS_LINE_OK;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2202      	movs	r2, #2
 8000ee0:	609a      	str	r2, [r3, #8]
            if (module_send_message_CAN1(CANID_send, currentState, 1) != HAL_OK){
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	6818      	ldr	r0, [r3, #0]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	330c      	adds	r3, #12
 8000eea:	2201      	movs	r2, #1
 8000eec:	4619      	mov	r1, r3
 8000eee:	f000 fd8d 	bl	8001a0c <module_send_message_CAN1>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	bf14      	ite	ne
 8000ef8:	2301      	movne	r3, #1
 8000efa:	2300      	moveq	r3, #0
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d005      	beq.n	8000f0e <_ZN7CPU_MOD5parseEmPhm+0x76>
                error = CPU_ERROR_COMMUNICATION;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	2201      	movs	r2, #1
 8000f06:	609a      	str	r2, [r3, #8]
                print((char*)"error message");
 8000f08:	4804      	ldr	r0, [pc, #16]	@ (8000f1c <_ZN7CPU_MOD5parseEmPhm+0x84>)
 8000f0a:	f000 fdc1 	bl	8001a90 <print>
            }

        }
        return true;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <_ZN7CPU_MOD5parseEmPhm+0x7c>
    }
    return false;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	0800b898 	.word	0x0800b898

08000f20 <_ZN7CPU_MOD11updateStateEi>:
        info(buffer);
    }
    return error;
}

void CPU_MOD::updateState(int s) {
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
    currentState[0] = s & 0xFF;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	731a      	strb	r2, [r3, #12]
    current_state = s;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	611a      	str	r2, [r3, #16]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <_ZN11Current_MODC1Emi>:

// ********************************************************************************************************
// **Function name:           Current_MOD
// **Descriptions:            Initialization function of current class
// **********************************************************************************************************
Current_MOD::Current_MOD(uint32_t ID, int _C_MAX)
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	721a      	strb	r2, [r3, #8]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2200      	movs	r2, #0
 8000f66:	725a      	strb	r2, [r3, #9]
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f04f 0200 	mov.w	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	615a      	str	r2, [r3, #20]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	f04f 0200 	mov.w	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	621a      	str	r2, [r3, #32]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000f92:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	22fa      	movs	r2, #250	@ 0xfa
 8000f98:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	2232      	movs	r2, #50	@ 0x32
 8000f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2232      	movs	r2, #50	@ 0x32
 8000fa4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	641a      	str	r2, [r3, #64]	@ 0x40
{
    CANID = ID;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	68ba      	ldr	r2, [r7, #8]
 8000fc2:	605a      	str	r2, [r3, #4]
    C_MAX = _C_MAX;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	601a      	str	r2, [r3, #0]
    flag_error_current = 1;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	621a      	str	r2, [r3, #32]
}
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <_ZN11Current_MOD5queryEiPc>:
// ********************************************************************************************************
// ** Function name:           query
// ** Descriptions:            Function that transforms the voltage measured by the sensor to its equivalent current
// **********************************************************************************************************
int Current_MOD::query(int time, char* buffer)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
    error = Current_OK;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	635a      	str	r2, [r3, #52]	@ 0x34

    VoltagemV = readAnalogValue();
 8000ff2:	f000 fd93 	bl	8001b1c <readAnalogValue>
 8000ff6:	eef0 7a40 	vmov.f32	s15, s0
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	edc3 7a04 	vstr	s15, [r3, #16]

    //printValue(VoltagemV);

    if(VoltagemV < 400){
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	edd3 7a04 	vldr	s15, [r3, #16]
 8001006:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001048 <_ZN11Current_MOD5queryEiPc+0x68>
 800100a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001012:	d509      	bpl.n	8001028 <_ZN11Current_MOD5queryEiPc+0x48>
    	flag_error_current = 1;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2201      	movs	r2, #1
 8001018:	621a      	str	r2, [r3, #32]
    	flag_current = 1;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2201      	movs	r2, #1
 800101e:	641a      	str	r2, [r3, #64]	@ 0x40
    	error = 1;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2201      	movs	r2, #1
 8001024:	635a      	str	r2, [r3, #52]	@ 0x34
 8001026:	e008      	b.n	800103a <_ZN11Current_MOD5queryEiPc+0x5a>
    }
    else{
    	flag_error_current = 0;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2200      	movs	r2, #0
 800102c:	621a      	str	r2, [r3, #32]
    	flag_current = 0;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2200      	movs	r2, #0
 8001032:	641a      	str	r2, [r3, #64]	@ 0x40
    	error = Current_OK;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2200      	movs	r2, #0
 8001038:	635a      	str	r2, [r3, #52]	@ 0x34
        time_lim_plotted += TIME_LIM_PLOT;

    }
*/
    //info(buffer);
    return error;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	43c80000 	.word	0x43c80000

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b085      	sub	sp, #20
 8001050:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001052:	f001 fb47 	bl	80026e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001056:	f000 f89d 	bl	8001194 <_Z18SystemClock_Configv>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800105a:	f000 f917 	bl	800128c <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105e:	f000 fbc1 	bl	80017e4 <_ZL12MX_GPIO_Initv>
  MX_FDCAN2_Init();
 8001062:	f000 fad5 	bl	8001610 <_ZL14MX_FDCAN2_Initv>
  MX_FDCAN1_Init();
 8001066:	f000 fa49 	bl	80014fc <_ZL14MX_FDCAN1_Initv>
  MX_USART2_UART_Init();
 800106a:	f000 fb5b 	bl	8001724 <_ZL19MX_USART2_UART_Initv>
  MX_ADC1_Init();
 800106e:	f000 f941 	bl	80012f4 <_ZL12MX_ADC1_Initv>
  MX_ADC3_Init();
 8001072:	f000 f9c9 	bl	8001408 <_ZL12MX_ADC3_Initv>
  /* USER CODE BEGIN 2 */

  if (HAL_FDCAN_Start(&hfdcan1) == HAL_OK){
 8001076:	483d      	ldr	r0, [pc, #244]	@ (800116c <main+0x120>)
 8001078:	f003 fec8 	bl	8004e0c <HAL_FDCAN_Start>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	bf0c      	ite	eq
 8001082:	2301      	moveq	r3, #1
 8001084:	2300      	movne	r3, #0
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <main+0x46>
	  print((char*)"CAN_ACU iniciado");
 800108c:	4838      	ldr	r0, [pc, #224]	@ (8001170 <main+0x124>)
 800108e:	f000 fcff 	bl	8001a90 <print>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) == HAL_OK)
 8001092:	2200      	movs	r2, #0
 8001094:	2101      	movs	r1, #1
 8001096:	4835      	ldr	r0, [pc, #212]	@ (800116c <main+0x120>)
 8001098:	f004 f8aa 	bl	80051f0 <HAL_FDCAN_ActivateNotification>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	bf0c      	ite	eq
 80010a2:	2301      	moveq	r3, #1
 80010a4:	2300      	movne	r3, #0
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <main+0x66>
  {
	  print((char*)"CAN_ACU notification");
 80010ac:	4831      	ldr	r0, [pc, #196]	@ (8001174 <main+0x128>)
 80010ae:	f000 fcef 	bl	8001a90 <print>
  }

  if (HAL_FDCAN_Start(&hfdcan2) == HAL_OK){
 80010b2:	4831      	ldr	r0, [pc, #196]	@ (8001178 <main+0x12c>)
 80010b4:	f003 feaa 	bl	8004e0c <HAL_FDCAN_Start>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	bf0c      	ite	eq
 80010be:	2301      	moveq	r3, #1
 80010c0:	2300      	movne	r3, #0
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <main+0x82>
	  print((char*)"CAN_BMS iniciado");
 80010c8:	482c      	ldr	r0, [pc, #176]	@ (800117c <main+0x130>)
 80010ca:	f000 fce1 	bl	8001a90 <print>
  }

  if(HAL_ADC_Start(&hadc3) == HAL_OK){
 80010ce:	482c      	ldr	r0, [pc, #176]	@ (8001180 <main+0x134>)
 80010d0:	f002 f8c8 	bl	8003264 <HAL_ADC_Start>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	bf0c      	ite	eq
 80010da:	2301      	moveq	r3, #1
 80010dc:	2300      	movne	r3, #0
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d002      	beq.n	80010ea <main+0x9e>
	  print((char*)"ADC iniciado");
 80010e4:	4827      	ldr	r0, [pc, #156]	@ (8001184 <main+0x138>)
 80010e6:	f000 fcd3 	bl	8001a90 <print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  select_state();
 80010ea:	f000 fd41 	bl	8001b70 <_Z12select_statev>
		  msg_acu.bus = 1;
		  msg_acu.time = HAL_GetTick();
		  parse_state(msg_acu);
	  }*/

	  if (HAL_FDCAN_GetRxMessage(&hfdcan2, FDCAN_RX_FIFO0, &RxHeader_bms, RxData) == HAL_OK) {
 80010ee:	4b26      	ldr	r3, [pc, #152]	@ (8001188 <main+0x13c>)
 80010f0:	4a26      	ldr	r2, [pc, #152]	@ (800118c <main+0x140>)
 80010f2:	2140      	movs	r1, #64	@ 0x40
 80010f4:	4820      	ldr	r0, [pc, #128]	@ (8001178 <main+0x12c>)
 80010f6:	f003 ff0f 	bl	8004f18 <HAL_FDCAN_GetRxMessage>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	bf0c      	ite	eq
 8001100:	2301      	moveq	r3, #1
 8001102:	2300      	movne	r3, #0
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d0ef      	beq.n	80010ea <main+0x9e>

		  msg_bms.id = RxHeader_bms.Identifier;
 800110a:	4b20      	ldr	r3, [pc, #128]	@ (800118c <main+0x140>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a20      	ldr	r2, [pc, #128]	@ (8001190 <main+0x144>)
 8001110:	6013      	str	r3, [r2, #0]
		  msg_bms.len = RxHeader_bms.DataLength;
 8001112:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <main+0x140>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <main+0x144>)
 800111a:	711a      	strb	r2, [r3, #4]
		  for (int i = 0; i < 8; i++) {msg_bms.buf[i] = RxData[i];}
 800111c:	2300      	movs	r3, #0
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	e00c      	b.n	800113c <main+0xf0>
 8001122:	4a19      	ldr	r2, [pc, #100]	@ (8001188 <main+0x13c>)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4413      	add	r3, r2
 8001128:	7819      	ldrb	r1, [r3, #0]
 800112a:	4a19      	ldr	r2, [pc, #100]	@ (8001190 <main+0x144>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4413      	add	r3, r2
 8001130:	3305      	adds	r3, #5
 8001132:	460a      	mov	r2, r1
 8001134:	701a      	strb	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3301      	adds	r3, #1
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b07      	cmp	r3, #7
 8001140:	ddef      	ble.n	8001122 <main+0xd6>
		  msg_bms.bus = 2;
 8001142:	4b13      	ldr	r3, [pc, #76]	@ (8001190 <main+0x144>)
 8001144:	2202      	movs	r2, #2
 8001146:	611a      	str	r2, [r3, #16]
		  msg_bms.time = HAL_GetTick();
 8001148:	f001 fb52 	bl	80027f0 <HAL_GetTick>
 800114c:	4603      	mov	r3, r0
 800114e:	4a10      	ldr	r2, [pc, #64]	@ (8001190 <main+0x144>)
 8001150:	6153      	str	r3, [r2, #20]

		  parse_state(msg_bms);
 8001152:	4b0f      	ldr	r3, [pc, #60]	@ (8001190 <main+0x144>)
 8001154:	466c      	mov	r4, sp
 8001156:	f103 0210 	add.w	r2, r3, #16
 800115a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001162:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001164:	f000 fee8 	bl	8001f38 <_Z11parse_state6CANMsg>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001168:	e7bf      	b.n	80010ea <main+0x9e>
 800116a:	bf00      	nop
 800116c:	24000164 	.word	0x24000164
 8001170:	0800b8a8 	.word	0x0800b8a8
 8001174:	0800b8bc 	.word	0x0800b8bc
 8001178:	24000204 	.word	0x24000204
 800117c:	0800b8d4 	.word	0x0800b8d4
 8001180:	240000f4 	.word	0x240000f4
 8001184:	0800b8e8 	.word	0x0800b8e8
 8001188:	240003d0 	.word	0x240003d0
 800118c:	240003a8 	.word	0x240003a8
 8001190:	2400043c 	.word	0x2400043c

08001194 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b09c      	sub	sp, #112	@ 0x70
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119e:	224c      	movs	r2, #76	@ 0x4c
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f009 fdb2 	bl	800ad0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	2220      	movs	r2, #32
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f009 fdac 	bl	800ad0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80011b4:	2002      	movs	r0, #2
 80011b6:	f004 ff7d 	bl	80060b4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b32      	ldr	r3, [pc, #200]	@ (8001288 <_Z18SystemClock_Configv+0xf4>)
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	4a31      	ldr	r2, [pc, #196]	@ (8001288 <_Z18SystemClock_Configv+0xf4>)
 80011c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011c8:	6193      	str	r3, [r2, #24]
 80011ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001288 <_Z18SystemClock_Configv+0xf4>)
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011d6:	bf00      	nop
 80011d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001288 <_Z18SystemClock_Configv+0xf4>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011e4:	bf14      	ite	ne
 80011e6:	2301      	movne	r3, #1
 80011e8:	2300      	moveq	r3, #0
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f3      	bne.n	80011d8 <_Z18SystemClock_Configv+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011f0:	2301      	movs	r3, #1
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fa:	2302      	movs	r3, #2
 80011fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011fe:	2302      	movs	r3, #2
 8001200:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001202:	2302      	movs	r3, #2
 8001204:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8001206:	232c      	movs	r3, #44	@ 0x2c
 8001208:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800120a:	2301      	movs	r3, #1
 800120c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800120e:	2304      	movs	r3, #4
 8001210:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001212:	2302      	movs	r3, #2
 8001214:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001216:	230c      	movs	r3, #12
 8001218:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800121a:	2300      	movs	r3, #0
 800121c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001226:	4618      	mov	r0, r3
 8001228:	f004 ff7e 	bl	8006128 <HAL_RCC_OscConfig>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	bf14      	ite	ne
 8001232:	2301      	movne	r3, #1
 8001234:	2300      	moveq	r3, #0
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 800123c:	f000 fc90 	bl	8001b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001240:	233f      	movs	r3, #63	@ 0x3f
 8001242:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	2303      	movs	r3, #3
 8001246:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800124c:	2308      	movs	r3, #8
 800124e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001250:	2340      	movs	r3, #64	@ 0x40
 8001252:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001254:	2340      	movs	r3, #64	@ 0x40
 8001256:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800125c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800125e:	2340      	movs	r3, #64	@ 0x40
 8001260:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2103      	movs	r1, #3
 8001266:	4618      	mov	r0, r3
 8001268:	f005 fb38 	bl	80068dc <HAL_RCC_ClockConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	bf14      	ite	ne
 8001272:	2301      	movne	r3, #1
 8001274:	2300      	moveq	r3, #0
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <_Z18SystemClock_Configv+0xec>
  {
    Error_Handler();
 800127c:	f000 fc70 	bl	8001b60 <Error_Handler>
  }
}
 8001280:	bf00      	nop
 8001282:	3770      	adds	r7, #112	@ 0x70
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	58024800 	.word	0x58024800

0800128c <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b0ae      	sub	sp, #184	@ 0xb8
 8001290:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001292:	463b      	mov	r3, r7
 8001294:	22b8      	movs	r2, #184	@ 0xb8
 8001296:	2100      	movs	r1, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f009 fd37 	bl	800ad0c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800129e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80012aa:	2302      	movs	r3, #2
 80012ac:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 80012ae:	2310      	movs	r3, #16
 80012b0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80012b2:	2302      	movs	r3, #2
 80012b4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80012b6:	2302      	movs	r3, #2
 80012b8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80012ba:	2302      	movs	r3, #2
 80012bc:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80012be:	23c0      	movs	r3, #192	@ 0xc0
 80012c0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012d0:	463b      	mov	r3, r7
 80012d2:	4618      	mov	r0, r3
 80012d4:	f005 fe8e 	bl	8006ff4 <HAL_RCCEx_PeriphCLKConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	bf14      	ite	ne
 80012de:	2301      	movne	r3, #1
 80012e0:	2300      	moveq	r3, #0
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <_Z24PeriphCommonClock_Configv+0x60>
  {
    Error_Handler();
 80012e8:	f000 fc3a 	bl	8001b60 <Error_Handler>
  }
}
 80012ec:	bf00      	nop
 80012ee:	37b8      	adds	r7, #184	@ 0xb8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08c      	sub	sp, #48	@ 0x30
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001306:	463b      	mov	r3, r7
 8001308:	2224      	movs	r2, #36	@ 0x24
 800130a:	2100      	movs	r1, #0
 800130c:	4618      	mov	r0, r3
 800130e:	f009 fcfd 	bl	800ad0c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001312:	4b3a      	ldr	r3, [pc, #232]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001314:	4a3a      	ldr	r2, [pc, #232]	@ (8001400 <_ZL12MX_ADC1_Initv+0x10c>)
 8001316:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001318:	4b38      	ldr	r3, [pc, #224]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800131e:	4b37      	ldr	r3, [pc, #220]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001320:	2208      	movs	r2, #8
 8001322:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001324:	4b35      	ldr	r3, [pc, #212]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001326:	2200      	movs	r2, #0
 8001328:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800132a:	4b34      	ldr	r3, [pc, #208]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800132c:	2204      	movs	r2, #4
 800132e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001330:	4b32      	ldr	r3, [pc, #200]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001332:	2200      	movs	r2, #0
 8001334:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001336:	4b31      	ldr	r3, [pc, #196]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001338:	2200      	movs	r2, #0
 800133a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800133c:	4b2f      	ldr	r3, [pc, #188]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800133e:	2201      	movs	r2, #1
 8001340:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001342:	4b2e      	ldr	r3, [pc, #184]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800134a:	4b2c      	ldr	r3, [pc, #176]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800134c:	2200      	movs	r2, #0
 800134e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001350:	4b2a      	ldr	r3, [pc, #168]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001356:	4b29      	ldr	r3, [pc, #164]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001358:	2200      	movs	r2, #0
 800135a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800135c:	4b27      	ldr	r3, [pc, #156]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800135e:	2200      	movs	r2, #0
 8001360:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001362:	4b26      	ldr	r3, [pc, #152]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001364:	2200      	movs	r2, #0
 8001366:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8001368:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800136a:	2200      	movs	r2, #0
 800136c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8001370:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001372:	2201      	movs	r2, #1
 8001374:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001376:	4821      	ldr	r0, [pc, #132]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 8001378:	f001 fd6c 	bl	8002e54 <HAL_ADC_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	bf14      	ite	ne
 8001382:	2301      	movne	r3, #1
 8001384:	2300      	moveq	r3, #0
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <_ZL12MX_ADC1_Initv+0x9c>
  {
    Error_Handler();
 800138c:	f000 fbe8 	bl	8001b60 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001394:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001398:	4619      	mov	r1, r3
 800139a:	4818      	ldr	r0, [pc, #96]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 800139c:	f003 f8f0 	bl	8004580 <HAL_ADCEx_MultiModeConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	bf14      	ite	ne
 80013a6:	2301      	movne	r3, #1
 80013a8:	2300      	moveq	r3, #0
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <_ZL12MX_ADC1_Initv+0xc0>
  {
    Error_Handler();
 80013b0:	f000 fbd6 	bl	8001b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80013b4:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <_ZL12MX_ADC1_Initv+0x110>)
 80013b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013b8:	2306      	movs	r3, #6
 80013ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80013bc:	2300      	movs	r3, #0
 80013be:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013c0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80013c4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013c6:	2304      	movs	r3, #4
 80013c8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d4:	463b      	mov	r3, r7
 80013d6:	4619      	mov	r1, r3
 80013d8:	4808      	ldr	r0, [pc, #32]	@ (80013fc <_ZL12MX_ADC1_Initv+0x108>)
 80013da:	f002 f943 	bl	8003664 <HAL_ADC_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	bf14      	ite	ne
 80013e4:	2301      	movne	r3, #1
 80013e6:	2300      	moveq	r3, #0
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <_ZL12MX_ADC1_Initv+0xfe>
  {
    Error_Handler();
 80013ee:	f000 fbb7 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	3730      	adds	r7, #48	@ 0x30
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	24000084 	.word	0x24000084
 8001400:	40022000 	.word	0x40022000
 8001404:	08600004 	.word	0x08600004

08001408 <_ZL12MX_ADC3_Initv>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	2224      	movs	r2, #36	@ 0x24
 8001412:	2100      	movs	r1, #0
 8001414:	4618      	mov	r0, r3
 8001416:	f009 fc79 	bl	800ad0c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800141a:	4b35      	ldr	r3, [pc, #212]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800141c:	4a35      	ldr	r2, [pc, #212]	@ (80014f4 <_ZL12MX_ADC3_Initv+0xec>)
 800141e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001420:	4b33      	ldr	r3, [pc, #204]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001422:	2200      	movs	r2, #0
 8001424:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 8001426:	4b32      	ldr	r3, [pc, #200]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001428:	220c      	movs	r2, #12
 800142a:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 800142c:	4b30      	ldr	r3, [pc, #192]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001432:	4b2f      	ldr	r3, [pc, #188]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001438:	4b2d      	ldr	r3, [pc, #180]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800143a:	2204      	movs	r2, #4
 800143c:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800143e:	4b2c      	ldr	r3, [pc, #176]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001440:	2200      	movs	r2, #0
 8001442:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001444:	4b2a      	ldr	r3, [pc, #168]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001446:	2200      	movs	r2, #0
 8001448:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800144a:	4b29      	ldr	r3, [pc, #164]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800144c:	2201      	movs	r2, #1
 800144e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001450:	4b27      	ldr	r3, [pc, #156]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001452:	2200      	movs	r2, #0
 8001454:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001458:	4b25      	ldr	r3, [pc, #148]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800145a:	2200      	movs	r2, #0
 800145c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800145e:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001460:	2200      	movs	r2, #0
 8001462:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001464:	4b22      	ldr	r3, [pc, #136]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800146c:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800146e:	2200      	movs	r2, #0
 8001470:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001472:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001474:	2200      	movs	r2, #0
 8001476:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001478:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800147a:	2200      	movs	r2, #0
 800147c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001480:	2200      	movs	r2, #0
 8001482:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8001484:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 800148e:	2200      	movs	r2, #0
 8001490:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001492:	4817      	ldr	r0, [pc, #92]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 8001494:	f001 fcde 	bl	8002e54 <HAL_ADC_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	bf14      	ite	ne
 800149e:	2301      	movne	r3, #1
 80014a0:	2300      	moveq	r3, #0
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <_ZL12MX_ADC3_Initv+0xa4>
  {
    Error_Handler();
 80014a8:	f000 fb5a 	bl	8001b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80014ac:	4b12      	ldr	r3, [pc, #72]	@ (80014f8 <_ZL12MX_ADC3_Initv+0xf0>)
 80014ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014b0:	2306      	movs	r3, #6
 80014b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014b8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80014bc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014be:	2304      	movs	r3, #4
 80014c0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	4619      	mov	r1, r3
 80014ce:	4808      	ldr	r0, [pc, #32]	@ (80014f0 <_ZL12MX_ADC3_Initv+0xe8>)
 80014d0:	f002 f8c8 	bl	8003664 <HAL_ADC_ConfigChannel>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	bf14      	ite	ne
 80014da:	2301      	movne	r3, #1
 80014dc:	2300      	moveq	r3, #0
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <_ZL12MX_ADC3_Initv+0xe0>
  {
    Error_Handler();
 80014e4:	f000 fb3c 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80014e8:	bf00      	nop
 80014ea:	3728      	adds	r7, #40	@ 0x28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	240000f4 	.word	0x240000f4
 80014f4:	58026000 	.word	0x58026000
 80014f8:	1d500080 	.word	0x1d500080

080014fc <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001502:	4b41      	ldr	r3, [pc, #260]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001504:	4a41      	ldr	r2, [pc, #260]	@ (800160c <_ZL14MX_FDCAN1_Initv+0x110>)
 8001506:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8001508:	4b3f      	ldr	r3, [pc, #252]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800150a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800150e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001510:	4b3d      	ldr	r3, [pc, #244]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001516:	4b3c      	ldr	r3, [pc, #240]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001518:	2200      	movs	r2, #0
 800151a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800151c:	4b3a      	ldr	r3, [pc, #232]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800151e:	2200      	movs	r2, #0
 8001520:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001522:	4b39      	ldr	r3, [pc, #228]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001524:	2200      	movs	r2, #0
 8001526:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 3;
 8001528:	4b37      	ldr	r3, [pc, #220]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800152a:	2203      	movs	r2, #3
 800152c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800152e:	4b36      	ldr	r3, [pc, #216]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001530:	2201      	movs	r2, #1
 8001532:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 10;
 8001534:	4b34      	ldr	r3, [pc, #208]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001536:	220a      	movs	r2, #10
 8001538:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 800153a:	4b33      	ldr	r3, [pc, #204]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800153c:	2205      	movs	r2, #5
 800153e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001540:	4b31      	ldr	r3, [pc, #196]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001542:	2201      	movs	r2, #1
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001546:	4b30      	ldr	r3, [pc, #192]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001548:	2201      	movs	r2, #1
 800154a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800154c:	4b2e      	ldr	r3, [pc, #184]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800154e:	2201      	movs	r2, #1
 8001550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001552:	4b2d      	ldr	r3, [pc, #180]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001554:	2201      	movs	r2, #1
 8001556:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001558:	4b2b      	ldr	r3, [pc, #172]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800155a:	2200      	movs	r2, #0
 800155c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800155e:	4b2a      	ldr	r3, [pc, #168]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001560:	2200      	movs	r2, #0
 8001562:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 5;
 8001564:	4b28      	ldr	r3, [pc, #160]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001566:	2205      	movs	r2, #5
 8001568:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 800156a:	4b27      	ldr	r3, [pc, #156]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800156c:	2220      	movs	r2, #32
 800156e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001570:	4b25      	ldr	r3, [pc, #148]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001572:	2204      	movs	r2, #4
 8001574:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 8001576:	4b24      	ldr	r3, [pc, #144]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001578:	2220      	movs	r2, #32
 800157a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800157c:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800157e:	2204      	movs	r2, #4
 8001580:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 1;
 8001582:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001584:	2201      	movs	r2, #1
 8001586:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001588:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800158a:	2204      	movs	r2, #4
 800158c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 1;
 800158e:	4b1e      	ldr	r3, [pc, #120]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001590:	2201      	movs	r2, #1
 8001592:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 32;
 8001594:	4b1c      	ldr	r3, [pc, #112]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001596:	2220      	movs	r2, #32
 8001598:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 800159a:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 800159c:	2220      	movs	r2, #32
 800159e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80015a0:	4b19      	ldr	r3, [pc, #100]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 80015a8:	2204      	movs	r2, #4
 80015aa:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80015ac:	4816      	ldr	r0, [pc, #88]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 80015ae:	f003 f9d9 	bl	8004964 <HAL_FDCAN_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	bf14      	ite	ne
 80015b8:	2301      	movne	r3, #1
 80015ba:	2300      	moveq	r3, #0
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <_ZL14MX_FDCAN1_Initv+0xca>
  {
    Error_Handler();
 80015c2:	f000 facd 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80015c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015ca:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80015d0:	2302      	movs	r3, #2
 80015d2:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80015d4:	2301      	movs	r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x0;
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80015e0:	463b      	mov	r3, r7
 80015e2:	4619      	mov	r1, r3
 80015e4:	4808      	ldr	r0, [pc, #32]	@ (8001608 <_ZL14MX_FDCAN1_Initv+0x10c>)
 80015e6:	f003 fb9b 	bl	8004d20 <HAL_FDCAN_ConfigFilter>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	bf14      	ite	ne
 80015f0:	2301      	movne	r3, #1
 80015f2:	2300      	moveq	r3, #0
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <_ZL14MX_FDCAN1_Initv+0x102>
  {
    Error_Handler();
 80015fa:	f000 fab1 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	3720      	adds	r7, #32
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	24000164 	.word	0x24000164
 800160c:	4000a000 	.word	0x4000a000

08001610 <_ZL14MX_FDCAN2_Initv>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001616:	4b41      	ldr	r3, [pc, #260]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001618:	4a41      	ldr	r2, [pc, #260]	@ (8001720 <_ZL14MX_FDCAN2_Initv+0x110>)
 800161a:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800161c:	4b3f      	ldr	r3, [pc, #252]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800161e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001622:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001624:	4b3d      	ldr	r3, [pc, #244]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800162a:	4b3c      	ldr	r3, [pc, #240]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800162c:	2200      	movs	r2, #0
 800162e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001630:	4b3a      	ldr	r3, [pc, #232]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001632:	2200      	movs	r2, #0
 8001634:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001636:	4b39      	ldr	r3, [pc, #228]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001638:	2200      	movs	r2, #0
 800163a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 3;
 800163c:	4b37      	ldr	r3, [pc, #220]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800163e:	2203      	movs	r2, #3
 8001640:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001642:	4b36      	ldr	r3, [pc, #216]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001644:	2201      	movs	r2, #1
 8001646:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 10;
 8001648:	4b34      	ldr	r3, [pc, #208]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800164a:	220a      	movs	r2, #10
 800164c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 800164e:	4b33      	ldr	r3, [pc, #204]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001650:	2205      	movs	r2, #5
 8001652:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001654:	4b31      	ldr	r3, [pc, #196]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001656:	2201      	movs	r2, #1
 8001658:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800165a:	4b30      	ldr	r3, [pc, #192]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800165c:	2201      	movs	r2, #1
 800165e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001660:	4b2e      	ldr	r3, [pc, #184]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001662:	2201      	movs	r2, #1
 8001664:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001666:	4b2d      	ldr	r3, [pc, #180]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001668:	2201      	movs	r2, #1
 800166a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 800166c:	4b2b      	ldr	r3, [pc, #172]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800166e:	2200      	movs	r2, #0
 8001670:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001674:	2200      	movs	r2, #0
 8001676:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 5;
 8001678:	4b28      	ldr	r3, [pc, #160]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800167a:	2205      	movs	r2, #5
 800167c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 32;
 800167e:	4b27      	ldr	r3, [pc, #156]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001680:	2220      	movs	r2, #32
 8001682:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001686:	2204      	movs	r2, #4
 8001688:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 32;
 800168a:	4b24      	ldr	r3, [pc, #144]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800168c:	2220      	movs	r2, #32
 800168e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001690:	4b22      	ldr	r3, [pc, #136]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001692:	2204      	movs	r2, #4
 8001694:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 1;
 8001696:	4b21      	ldr	r3, [pc, #132]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001698:	2201      	movs	r2, #1
 800169a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800169c:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 800169e:	2204      	movs	r2, #4
 80016a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 1;
 80016a2:	4b1e      	ldr	r3, [pc, #120]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 32;
 80016a8:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016aa:	2220      	movs	r2, #32
 80016ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 80016ae:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016b0:	2220      	movs	r2, #32
 80016b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016b4:	4b19      	ldr	r3, [pc, #100]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016bc:	2204      	movs	r2, #4
 80016be:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80016c0:	4816      	ldr	r0, [pc, #88]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016c2:	f003 f94f 	bl	8004964 <HAL_FDCAN_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bf14      	ite	ne
 80016cc:	2301      	movne	r3, #1
 80016ce:	2300      	moveq	r3, #0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <_ZL14MX_FDCAN2_Initv+0xca>
  {
    Error_Handler();
 80016d6:	f000 fa43 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80016da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80016de:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80016e4:	2302      	movs	r3, #2
 80016e6:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80016e8:	2301      	movs	r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x10;
 80016ec:	2310      	movs	r3, #16
 80016ee:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x10;
 80016f0:	2310      	movs	r3, #16
 80016f2:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 80016f4:	463b      	mov	r3, r7
 80016f6:	4619      	mov	r1, r3
 80016f8:	4808      	ldr	r0, [pc, #32]	@ (800171c <_ZL14MX_FDCAN2_Initv+0x10c>)
 80016fa:	f003 fb11 	bl	8004d20 <HAL_FDCAN_ConfigFilter>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	bf14      	ite	ne
 8001704:	2301      	movne	r3, #1
 8001706:	2300      	moveq	r3, #0
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <_ZL14MX_FDCAN2_Initv+0x102>
  {
    Error_Handler();
 800170e:	f000 fa27 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	3720      	adds	r7, #32
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	24000204 	.word	0x24000204
 8001720:	4000a400 	.word	0x4000a400

08001724 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001728:	4b2c      	ldr	r3, [pc, #176]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 800172a:	4a2d      	ldr	r2, [pc, #180]	@ (80017e0 <_ZL19MX_USART2_UART_Initv+0xbc>)
 800172c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800172e:	4b2b      	ldr	r3, [pc, #172]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001730:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001736:	4b29      	ldr	r3, [pc, #164]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001738:	2200      	movs	r2, #0
 800173a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800173c:	4b27      	ldr	r3, [pc, #156]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 800173e:	2200      	movs	r2, #0
 8001740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001742:	4b26      	ldr	r3, [pc, #152]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001748:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 800174a:	220c      	movs	r2, #12
 800174c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174e:	4b23      	ldr	r3, [pc, #140]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001750:	2200      	movs	r2, #0
 8001752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001754:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001756:	2200      	movs	r2, #0
 8001758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800175a:	4b20      	ldr	r3, [pc, #128]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 800175c:	2200      	movs	r2, #0
 800175e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001760:	4b1e      	ldr	r3, [pc, #120]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001762:	2200      	movs	r2, #0
 8001764:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001766:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001768:	2200      	movs	r2, #0
 800176a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800176c:	481b      	ldr	r0, [pc, #108]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 800176e:	f008 f827 	bl	80097c0 <HAL_UART_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	bf14      	ite	ne
 8001778:	2301      	movne	r3, #1
 800177a:	2300      	moveq	r3, #0
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <_ZL19MX_USART2_UART_Initv+0x62>
  {
    Error_Handler();
 8001782:	f000 f9ed 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001786:	2100      	movs	r1, #0
 8001788:	4814      	ldr	r0, [pc, #80]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 800178a:	f009 f9d2 	bl	800ab32 <HAL_UARTEx_SetTxFifoThreshold>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	bf14      	ite	ne
 8001794:	2301      	movne	r3, #1
 8001796:	2300      	moveq	r3, #0
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <_ZL19MX_USART2_UART_Initv+0x7e>
  {
    Error_Handler();
 800179e:	f000 f9df 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017a2:	2100      	movs	r1, #0
 80017a4:	480d      	ldr	r0, [pc, #52]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 80017a6:	f009 fa02 	bl	800abae <HAL_UARTEx_SetRxFifoThreshold>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	bf14      	ite	ne
 80017b0:	2301      	movne	r3, #1
 80017b2:	2300      	moveq	r3, #0
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <_ZL19MX_USART2_UART_Initv+0x9a>
  {
    Error_Handler();
 80017ba:	f000 f9d1 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80017be:	4807      	ldr	r0, [pc, #28]	@ (80017dc <_ZL19MX_USART2_UART_Initv+0xb8>)
 80017c0:	f009 f97e 	bl	800aac0 <HAL_UARTEx_DisableFifoMode>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	bf14      	ite	ne
 80017ca:	2301      	movne	r3, #1
 80017cc:	2300      	moveq	r3, #0
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <_ZL19MX_USART2_UART_Initv+0xb4>
  {
    Error_Handler();
 80017d4:	f000 f9c4 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	240002a4 	.word	0x240002a4
 80017e0:	40004400 	.word	0x40004400

080017e4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08c      	sub	sp, #48	@ 0x30
 80017e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	f107 031c 	add.w	r3, r7, #28
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
 80017f6:	60da      	str	r2, [r3, #12]
 80017f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017fa:	4b50      	ldr	r3, [pc, #320]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 80017fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001800:	4a4e      	ldr	r2, [pc, #312]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001802:	f043 0320 	orr.w	r3, r3, #32
 8001806:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800180a:	4b4c      	ldr	r3, [pc, #304]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 800180c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001810:	f003 0320 	and.w	r3, r3, #32
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001818:	4b48      	ldr	r3, [pc, #288]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 800181a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800181e:	4a47      	ldr	r2, [pc, #284]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001824:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001828:	4b44      	ldr	r3, [pc, #272]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 800182a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800182e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001836:	4b41      	ldr	r3, [pc, #260]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001838:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800183c:	4a3f      	ldr	r2, [pc, #252]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001846:	4b3d      	ldr	r3, [pc, #244]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001854:	4b39      	ldr	r3, [pc, #228]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800185a:	4a38      	ldr	r2, [pc, #224]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 800185c:	f043 0310 	orr.w	r3, r3, #16
 8001860:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001864:	4b35      	ldr	r3, [pc, #212]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001866:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800186a:	f003 0310 	and.w	r3, r3, #16
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001872:	4b32      	ldr	r3, [pc, #200]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001878:	4a30      	ldr	r2, [pc, #192]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 800187a:	f043 0302 	orr.w	r3, r3, #2
 800187e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001882:	4b2e      	ldr	r3, [pc, #184]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001890:	4b2a      	ldr	r3, [pc, #168]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001892:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001896:	4a29      	ldr	r2, [pc, #164]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 8001898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800189c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018a0:	4b26      	ldr	r3, [pc, #152]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 80018a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ae:	4b23      	ldr	r3, [pc, #140]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 80018b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b4:	4a21      	ldr	r2, [pc, #132]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 80018b6:	f043 0308 	orr.w	r3, r3, #8
 80018ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018be:	4b1f      	ldr	r3, [pc, #124]	@ (800193c <_ZL12MX_GPIO_Initv+0x158>)
 80018c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	603b      	str	r3, [r7, #0]
 80018ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AMS_OK_GPIO_Port, AMS_OK_Pin, GPIO_PIN_RESET);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2180      	movs	r1, #128	@ 0x80
 80018d0:	481b      	ldr	r0, [pc, #108]	@ (8001940 <_ZL12MX_GPIO_Initv+0x15c>)
 80018d2:	f004 fbd5 	bl	8006080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RELAY_AIR_N_Pin|RELAY_AIR_P_Pin|RELAY_PRECHARGE_Pin, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2138      	movs	r1, #56	@ 0x38
 80018da:	481a      	ldr	r0, [pc, #104]	@ (8001944 <_ZL12MX_GPIO_Initv+0x160>)
 80018dc:	f004 fbd0 	bl	8006080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIGITAL1_Pin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin;
 80018e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DIGITAL1_GPIO_Port, &GPIO_InitStruct);
 80018ee:	f107 031c 	add.w	r3, r7, #28
 80018f2:	4619      	mov	r1, r3
 80018f4:	4814      	ldr	r0, [pc, #80]	@ (8001948 <_ZL12MX_GPIO_Initv+0x164>)
 80018f6:	f004 fa03 	bl	8005d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMS_OK_Pin */
  GPIO_InitStruct.Pin = AMS_OK_Pin;
 80018fa:	2380      	movs	r3, #128	@ 0x80
 80018fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fe:	2301      	movs	r3, #1
 8001900:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AMS_OK_GPIO_Port, &GPIO_InitStruct);
 800190a:	f107 031c 	add.w	r3, r7, #28
 800190e:	4619      	mov	r1, r3
 8001910:	480b      	ldr	r0, [pc, #44]	@ (8001940 <_ZL12MX_GPIO_Initv+0x15c>)
 8001912:	f004 f9f5 	bl	8005d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_AIR_N_Pin RELAY_AIR_P_Pin RELAY_PRECHARGE_Pin */
  GPIO_InitStruct.Pin = RELAY_AIR_N_Pin|RELAY_AIR_P_Pin|RELAY_PRECHARGE_Pin;
 8001916:	2338      	movs	r3, #56	@ 0x38
 8001918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191a:	2301      	movs	r3, #1
 800191c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001926:	f107 031c 	add.w	r3, r7, #28
 800192a:	4619      	mov	r1, r3
 800192c:	4805      	ldr	r0, [pc, #20]	@ (8001944 <_ZL12MX_GPIO_Initv+0x160>)
 800192e:	f004 f9e7 	bl	8005d00 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001932:	bf00      	nop
 8001934:	3730      	adds	r7, #48	@ 0x30
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	58024400 	.word	0x58024400
 8001940:	58021800 	.word	0x58021800
 8001944:	58020c00 	.word	0x58020c00
 8001948:	58021000 	.word	0x58021000

0800194c <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b087      	sub	sp, #28
 8001950:	af02      	add	r7, sp, #8
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d04b      	beq.n	80019f8 <HAL_FDCAN_RxFifo0Callback+0xac>
	{
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_acu, RxData) == HAL_OK)
 8001960:	4b27      	ldr	r3, [pc, #156]	@ (8001a00 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001962:	4a28      	ldr	r2, [pc, #160]	@ (8001a04 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 8001964:	2140      	movs	r1, #64	@ 0x40
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f003 fad6 	bl	8004f18 <HAL_FDCAN_GetRxMessage>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	bf0c      	ite	eq
 8001972:	2301      	moveq	r3, #1
 8001974:	2300      	movne	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d02e      	beq.n	80019da <HAL_FDCAN_RxFifo0Callback+0x8e>
    {
		msg_acu.id = RxHeader_acu.Identifier;
 800197c:	4b21      	ldr	r3, [pc, #132]	@ (8001a04 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a21      	ldr	r2, [pc, #132]	@ (8001a08 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001982:	6013      	str	r3, [r2, #0]
		msg_acu.len = RxHeader_acu.DataLength;
 8001984:	4b1f      	ldr	r3, [pc, #124]	@ (8001a04 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a08 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 800198c:	711a      	strb	r2, [r3, #4]
		for (int i = 0; i < 8; i++) {msg_acu.buf[i] = RxData[i];}
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	e00c      	b.n	80019ae <HAL_FDCAN_RxFifo0Callback+0x62>
 8001994:	4a1a      	ldr	r2, [pc, #104]	@ (8001a00 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4413      	add	r3, r2
 800199a:	7819      	ldrb	r1, [r3, #0]
 800199c:	4a1a      	ldr	r2, [pc, #104]	@ (8001a08 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4413      	add	r3, r2
 80019a2:	3305      	adds	r3, #5
 80019a4:	460a      	mov	r2, r1
 80019a6:	701a      	strb	r2, [r3, #0]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	3301      	adds	r3, #1
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b07      	cmp	r3, #7
 80019b2:	ddef      	ble.n	8001994 <HAL_FDCAN_RxFifo0Callback+0x48>
		msg_acu.bus = 1;
 80019b4:	4b14      	ldr	r3, [pc, #80]	@ (8001a08 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	611a      	str	r2, [r3, #16]
		msg_acu.time = HAL_GetTick();
 80019ba:	f000 ff19 	bl	80027f0 <HAL_GetTick>
 80019be:	4603      	mov	r3, r0
 80019c0:	4a11      	ldr	r2, [pc, #68]	@ (8001a08 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 80019c2:	6153      	str	r3, [r2, #20]
		parse_state(msg_acu);
 80019c4:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 80019c6:	466c      	mov	r4, sp
 80019c8:	f103 0210 	add.w	r2, r3, #16
 80019cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019d0:	e884 0003 	stmia.w	r4, {r0, r1}
 80019d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d6:	f000 faaf 	bl	8001f38 <_Z11parse_state6CANMsg>

    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80019da:	2200      	movs	r2, #0
 80019dc:	2101      	movs	r1, #1
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f003 fc06 	bl	80051f0 <HAL_FDCAN_ActivateNotification>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	bf14      	ite	ne
 80019ea:	2301      	movne	r3, #1
 80019ec:	2300      	moveq	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <HAL_FDCAN_RxFifo0Callback+0xac>
    {
      /* Notification Error */
      Error_Handler();
 80019f4:	f000 f8b4 	bl	8001b60 <Error_Handler>
    }
  }
}
 80019f8:	bf00      	nop
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd90      	pop	{r4, r7, pc}
 8001a00:	240003d0 	.word	0x240003d0
 8001a04:	24000380 	.word	0x24000380
 8001a08:	24000454 	.word	0x24000454

08001a0c <module_send_message_CAN1>:

//extended ID
HAL_StatusTypeDef module_send_message_CAN1(uint32_t id, uint8_t* data, uint8_t length) {
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	4613      	mov	r3, r2
 8001a18:	71fb      	strb	r3, [r7, #7]
	TxHeader_acu.Identifier = id;
 8001a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a48 <module_send_message_CAN1+0x3c>)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6013      	str	r3, [r2, #0]
	TxHeader_acu.IdType = FDCAN_EXTENDED_ID;
 8001a20:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <module_send_message_CAN1+0x3c>)
 8001a22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a26:	605a      	str	r2, [r3, #4]
	TxHeader_acu.DataLength = length;
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	4a07      	ldr	r2, [pc, #28]	@ (8001a48 <module_send_message_CAN1+0x3c>)
 8001a2c:	60d3      	str	r3, [r2, #12]

	HAL_StatusTypeDef status = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_acu, data);
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	4905      	ldr	r1, [pc, #20]	@ (8001a48 <module_send_message_CAN1+0x3c>)
 8001a32:	4806      	ldr	r0, [pc, #24]	@ (8001a4c <module_send_message_CAN1+0x40>)
 8001a34:	f003 fa15 	bl	8004e62 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	75fb      	strb	r3, [r7, #23]

	return status;
 8001a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	24000338 	.word	0x24000338
 8001a4c:	24000164 	.word	0x24000164

08001a50 <module_send_message_CAN2>:
	HAL_StatusTypeDef status = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_acu, data);

	return status;
}

HAL_StatusTypeDef module_send_message_CAN2(uint32_t id, uint8_t* data, uint8_t length) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	71fb      	strb	r3, [r7, #7]
	TxHeader_bms.Identifier = id;
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a88 <module_send_message_CAN2+0x38>)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6013      	str	r3, [r2, #0]
	TxHeader_bms.IdType = FDCAN_STANDARD_ID;
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <module_send_message_CAN2+0x38>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
	TxHeader_bms.DataLength = length;
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	4a06      	ldr	r2, [pc, #24]	@ (8001a88 <module_send_message_CAN2+0x38>)
 8001a6e:	60d3      	str	r3, [r2, #12]

	HAL_StatusTypeDef status = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_bms, data);
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	4905      	ldr	r1, [pc, #20]	@ (8001a88 <module_send_message_CAN2+0x38>)
 8001a74:	4805      	ldr	r0, [pc, #20]	@ (8001a8c <module_send_message_CAN2+0x3c>)
 8001a76:	f003 f9f4 	bl	8004e62 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	75fb      	strb	r3, [r7, #23]

	return status;
 8001a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	2400035c 	.word	0x2400035c
 8001a8c:	24000204 	.word	0x24000204

08001a90 <print>:

void print(char uart_buffer[]){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	4909      	ldr	r1, [pc, #36]	@ (8001ac0 <print+0x30>)
 8001a9c:	4809      	ldr	r0, [pc, #36]	@ (8001ac4 <print+0x34>)
 8001a9e:	f009 f913 	bl	800acc8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 8001aa2:	4808      	ldr	r0, [pc, #32]	@ (8001ac4 <print+0x34>)
 8001aa4:	f7fe fc34 	bl	8000310 <strlen>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab0:	4904      	ldr	r1, [pc, #16]	@ (8001ac4 <print+0x34>)
 8001ab2:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <print+0x38>)
 8001ab4:	f007 fed4 	bl	8009860 <HAL_UART_Transmit>
}
 8001ab8:	bf00      	nop
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	0800b8f8 	.word	0x0800b8f8
 8001ac4:	240003d8 	.word	0x240003d8
 8001ac8:	240002a4 	.word	0x240002a4

08001acc <printnl>:

void printnl(char uart_buffer[]){
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s", uart_buffer);
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	4909      	ldr	r1, [pc, #36]	@ (8001afc <printnl+0x30>)
 8001ad8:	4809      	ldr	r0, [pc, #36]	@ (8001b00 <printnl+0x34>)
 8001ada:	f009 f8f5 	bl	800acc8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 8001ade:	4808      	ldr	r0, [pc, #32]	@ (8001b00 <printnl+0x34>)
 8001ae0:	f7fe fc16 	bl	8000310 <strlen>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aec:	4904      	ldr	r1, [pc, #16]	@ (8001b00 <printnl+0x34>)
 8001aee:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <printnl+0x38>)
 8001af0:	f007 feb6 	bl	8009860 <HAL_UART_Transmit>
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	0800b900 	.word	0x0800b900
 8001b00:	240003d8 	.word	0x240003d8
 8001b04:	240002a4 	.word	0x240002a4

08001b08 <getUARTState>:
void printValue(int value){
	sprintf(uart_msg, "%hu \n\r", value);
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
}

HAL_UART_StateTypeDef getUARTState(){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
	return HAL_UART_GetState(&huart2);
 8001b0c:	4802      	ldr	r0, [pc, #8]	@ (8001b18 <getUARTState+0x10>)
 8001b0e:	f007 ff35 	bl	800997c <HAL_UART_GetState>
 8001b12:	4603      	mov	r3, r0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	240002a4 	.word	0x240002a4

08001b1c <readAnalogValue>:

float readAnalogValue(void){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
	float analogValue;

	HAL_ADC_Start(&hadc3);
 8001b22:	480e      	ldr	r0, [pc, #56]	@ (8001b5c <readAnalogValue+0x40>)
 8001b24:	f001 fb9e 	bl	8003264 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 8001b28:	f04f 31ff 	mov.w	r1, #4294967295
 8001b2c:	480b      	ldr	r0, [pc, #44]	@ (8001b5c <readAnalogValue+0x40>)
 8001b2e:	f001 fc97 	bl	8003460 <HAL_ADC_PollForConversion>
	analogValue = HAL_ADC_GetValue(&hadc3);
 8001b32:	480a      	ldr	r0, [pc, #40]	@ (8001b5c <readAnalogValue+0x40>)
 8001b34:	f001 fd88 	bl	8003648 <HAL_ADC_GetValue>
 8001b38:	ee07 0a90 	vmov	s15, r0
 8001b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b40:	edc7 7a01 	vstr	s15, [r7, #4]
	HAL_ADC_Stop(&hadc3);
 8001b44:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <readAnalogValue+0x40>)
 8001b46:	f001 fc57 	bl	80033f8 <HAL_ADC_Stop>
	return analogValue;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	ee07 3a90 	vmov	s15, r3
}
 8001b50:	eeb0 0a67 	vmov.f32	s0, s15
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	240000f4 	.word	0x240000f4

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b64:	b672      	cpsid	i
}
 8001b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <Error_Handler+0x8>
 8001b6c:	0000      	movs	r0, r0
	...

08001b70 <_Z12select_statev>:

/*********************************************************************************************************
 ** Function name:           select_state
 ** Descriptions:            check what should they do on the state machine
 *********************************************************************************************************/
void select_state() {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af00      	add	r7, sp, #0
	int state_air_n = 0;     // 0 means open, 1 closed     // Turn on SEVCON
 8001b76:	2300      	movs	r3, #0
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
	int state_air_p = 0;     // 0 means open, 1 closed     // Energize HV relay
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	623b      	str	r3, [r7, #32]
	int state_precharge = 0; // 0 means open, 1 closed
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
	int flag_cpu = CPU_ERROR_COMMUNICATION;
 8001b82:	2301      	movs	r3, #1
 8001b84:	613b      	str	r3, [r7, #16]
	int flag_current = Current_ERROR_Comunication;
 8001b86:	2302      	movs	r3, #2
 8001b88:	60fb      	str	r3, [r7, #12]
	 * 1 ms interruption => 1ms * 264MHz = 264000
	 * prescalado 264 (por ejemplo)
	 * timer count = 264000 / 264 = 1000
	 */

	uint32_t time = HAL_GetTick();
 8001b8a:	f000 fe31 	bl	80027f0 <HAL_GetTick>
 8001b8e:	60b8      	str	r0, [r7, #8]
	int time_s = HAL_GetTick();
 8001b90:	f000 fe2e 	bl	80027f0 <HAL_GetTick>
 8001b94:	4603      	mov	r3, r0
 8001b96:	607b      	str	r3, [r7, #4]

	CPU.voltage_acum = 0; // For precharge
 8001b98:	4b9f      	ldr	r3, [pc, #636]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	62da      	str	r2, [r3, #44]	@ 0x2c


	MIN_V = 4200; /// I reset the number each cycle cause if the voltages goes up again I wanna has it risen again on telemetry
 8001b9e:	4b9f      	ldr	r3, [pc, #636]	@ (8001e1c <_Z12select_statev+0x2ac>)
 8001ba0:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001ba4:	601a      	str	r2, [r3, #0]
	MAX_T = 0;
 8001ba6:	4b9e      	ldr	r3, [pc, #632]	@ (8001e20 <_Z12select_statev+0x2b0>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < BMS_N; i++) {
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
 8001bb0:	e05e      	b.n	8001c70 <_Z12select_statev+0x100>
		BMS[i].voltage_acum = 0;                  // For precharge
 8001bb2:	4a9c      	ldr	r2, [pc, #624]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001bba:	fb01 f303 	mul.w	r3, r1, r3
 8001bbe:	4413      	add	r3, r2
 8001bc0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
		if (BMS[i].query_voltage(time, buffer) != BMS_OK) //I ask the BMS about voltages and cheking their states
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8001bce:	fb02 f303 	mul.w	r3, r2, r3
 8001bd2:	4a94      	ldr	r2, [pc, #592]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4a94      	ldr	r2, [pc, #592]	@ (8001e28 <_Z12select_statev+0x2b8>)
 8001bd8:	68b9      	ldr	r1, [r7, #8]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff f894 	bl	8000d08 <_ZN7BMS_MOD13query_voltageEmPc>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
		{
			//state = error;
		}
		CPU.voltage_acum += BMS[i].voltage_acum; // For precharge
 8001be4:	4b8c      	ldr	r3, [pc, #560]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001be8:	498e      	ldr	r1, [pc, #568]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f44f 70b6 	mov.w	r0, #364	@ 0x16c
 8001bf0:	fb00 f303 	mul.w	r3, r0, r3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a86      	ldr	r2, [pc, #536]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001c00:	62d3      	str	r3, [r2, #44]	@ 0x2c
		if (BMS[i].MIN_V < MIN_V)
 8001c02:	4a88      	ldr	r2, [pc, #544]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001c0a:	fb01 f303 	mul.w	r3, r1, r3
 8001c0e:	4413      	add	r3, r2
 8001c10:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	4b81      	ldr	r3, [pc, #516]	@ (8001e1c <_Z12select_statev+0x2ac>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	da0b      	bge.n	8001c36 <_Z12select_statev+0xc6>
			MIN_V = BMS[i].MIN_V; //Checking the minimun voltage of cell in the whole battery
 8001c1e:	4a81      	ldr	r2, [pc, #516]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001c26:	fb01 f303 	mul.w	r3, r1, r3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a7a      	ldr	r2, [pc, #488]	@ (8001e1c <_Z12select_statev+0x2ac>)
 8001c34:	6013      	str	r3, [r2, #0]

		//if (BMS[i].query_temperature(time, buffer) != Temperatures_OK){
			//state = error;
		//}

		if (BMS[i].MAX_T > MAX_T)
 8001c36:	4a7b      	ldr	r2, [pc, #492]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001c3e:	fb01 f303 	mul.w	r3, r1, r3
 8001c42:	4413      	add	r3, r2
 8001c44:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	4b75      	ldr	r3, [pc, #468]	@ (8001e20 <_Z12select_statev+0x2b0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	dd0b      	ble.n	8001c6a <_Z12select_statev+0xfa>
			MAX_T = BMS[i].MAX_T;
 8001c52:	4a74      	ldr	r2, [pc, #464]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001c5a:	fb01 f303 	mul.w	r3, r1, r3
 8001c5e:	4413      	add	r3, r2
 8001c60:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a6e      	ldr	r2, [pc, #440]	@ (8001e20 <_Z12select_statev+0x2b0>)
 8001c68:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < BMS_N; i++) {
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	61bb      	str	r3, [r7, #24]
 8001c70:	4b6e      	ldr	r3, [pc, #440]	@ (8001e2c <_Z12select_statev+0x2bc>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	db9b      	blt.n	8001bb2 <_Z12select_statev+0x42>
	}

	if (time_s > time_sending_minV + 500) {
 8001c7a:	4b6d      	ldr	r3, [pc, #436]	@ (8001e30 <_Z12select_statev+0x2c0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	dd23      	ble.n	8001cd0 <_Z12select_statev+0x160>
		message_MINV[1] = MIN_V & 0xFF;
 8001c88:	4b64      	ldr	r3, [pc, #400]	@ (8001e1c <_Z12select_statev+0x2ac>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4b69      	ldr	r3, [pc, #420]	@ (8001e34 <_Z12select_statev+0x2c4>)
 8001c90:	705a      	strb	r2, [r3, #1]
		message_MINV[0] = (MIN_V >> 8) & 0xFF;
 8001c92:	4b62      	ldr	r3, [pc, #392]	@ (8001e1c <_Z12select_statev+0x2ac>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	121b      	asrs	r3, r3, #8
 8001c98:	b2da      	uxtb	r2, r3
 8001c9a:	4b66      	ldr	r3, [pc, #408]	@ (8001e34 <_Z12select_statev+0x2c4>)
 8001c9c:	701a      	strb	r2, [r3, #0]
		if (BMS[0].flag_charger != 1) {
 8001c9e:	4b61      	ldr	r3, [pc, #388]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001ca0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d010      	beq.n	8001cca <_Z12select_statev+0x15a>
			if (module_send_message_CAN1(BMS_ID, message_MINV, 2) != HAL_OK)
 8001ca8:	2202      	movs	r2, #2
 8001caa:	4962      	ldr	r1, [pc, #392]	@ (8001e34 <_Z12select_statev+0x2c4>)
 8001cac:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001cb0:	f7ff feac 	bl	8001a0c <module_send_message_CAN1>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	bf14      	ite	ne
 8001cba:	2301      	movne	r3, #1
 8001cbc:	2300      	moveq	r3, #0
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d002      	beq.n	8001cca <_Z12select_statev+0x15a>
				print((char*) "Error al enviar tension minima"); //Sending the message through telemtry each 500 ms
 8001cc4:	485c      	ldr	r0, [pc, #368]	@ (8001e38 <_Z12select_statev+0x2c8>)
 8001cc6:	f7ff fee3 	bl	8001a90 <print>
		}
		time_sending_minV = time_s;
 8001cca:	4a59      	ldr	r2, [pc, #356]	@ (8001e30 <_Z12select_statev+0x2c0>)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6013      	str	r3, [r2, #0]
	}
	for (int i = 0; i < BMS_N; i++) {
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e00e      	b.n	8001cf4 <_Z12select_statev+0x184>
		BMS[i].BALANCING_V = MIN_V; //Here I say I wanna balance all the cells in the battery to the minimun
 8001cd6:	4b51      	ldr	r3, [pc, #324]	@ (8001e1c <_Z12select_statev+0x2ac>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	4952      	ldr	r1, [pc, #328]	@ (8001e24 <_Z12select_statev+0x2b4>)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f44f 70b6 	mov.w	r0, #364	@ 0x16c
 8001ce2:	fb00 f303 	mul.w	r3, r0, r3
 8001ce6:	440b      	add	r3, r1
 8001ce8:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8001cec:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < BMS_N; i++) {
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8001e2c <_Z12select_statev+0x2bc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbeb      	blt.n	8001cd6 <_Z12select_statev+0x166>

	}


	//flag_cpu = CPU.query(time, buffer); //Asking the rest of the car how is it
	flag_cpu = CPU_OK;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]

	flag_current = current.query(time, buffer); //asking current how is it
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	4a48      	ldr	r2, [pc, #288]	@ (8001e28 <_Z12select_statev+0x2b8>)
 8001d06:	4619      	mov	r1, r3
 8001d08:	484c      	ldr	r0, [pc, #304]	@ (8001e3c <_Z12select_statev+0x2cc>)
 8001d0a:	f7ff f969 	bl	8000fe0 <_ZN11Current_MOD5queryEiPc>
 8001d0e:	60f8      	str	r0, [r7, #12]
	print((char*)"voltage acu");
	printValue(CPU.voltage_acum);
	print((char*)"dc bus");
	printValue(CPU.DC_BUS);*/
	//printValue(state);
	switch (state) {
 8001d10:	4b4b      	ldr	r3, [pc, #300]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b04      	cmp	r3, #4
 8001d16:	f200 80d0 	bhi.w	8001eba <_Z12select_statev+0x34a>
 8001d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d20 <_Z12select_statev+0x1b0>)
 8001d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d20:	08001d35 	.word	0x08001d35
 8001d24:	08001d59 	.word	0x08001d59
 8001d28:	08001d8b 	.word	0x08001d8b
 8001d2c:	08001e4d 	.word	0x08001e4d
 8001d30:	08001e97 	.word	0x08001e97
	case start:
		state_air_n = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	623b      	str	r3, [r7, #32]
		state_precharge = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_DISCONNECTED);
 8001d40:	2102      	movs	r1, #2
 8001d42:	4835      	ldr	r0, [pc, #212]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001d44:	f7ff f8ec 	bl	8000f20 <_ZN7CPU_MOD11updateStateEi>
		if (flag_cpu != CPU_ERROR_COMMUNICATION)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	f000 80ae 	beq.w	8001eac <_Z12select_statev+0x33c>
			state = precharge; //If I do comunicate with the rest of the car, I go to precharge
 8001d50:	4b3b      	ldr	r3, [pc, #236]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	701a      	strb	r2, [r3, #0]
		break;
 8001d56:	e0a9      	b.n	8001eac <_Z12select_statev+0x33c>
	case precharge:
		state_air_n = 1;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
		state_precharge = 1;
 8001d60:	2301      	movs	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_PRECHARGE);
 8001d64:	2101      	movs	r1, #1
 8001d66:	482c      	ldr	r0, [pc, #176]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001d68:	f7ff f8da 	bl	8000f20 <_ZN7CPU_MOD11updateStateEi>
		if (flag_cpu == CPU_OK) {
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d103      	bne.n	8001d7a <_Z12select_statev+0x20a>
			state = transition;
 8001d72:	4b33      	ldr	r3, [pc, #204]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001d74:	2202      	movs	r2, #2
 8001d76:	701a      	strb	r2, [r3, #0]
		} else if (flag_cpu == CPU_ERROR_COMMUNICATION)
			state = error;
		 //else if(flag_current != Current_OK) state = error; //I take this out cause in precharge current can be very high, but probably can be uncommented,
		break;
 8001d78:	e09a      	b.n	8001eb0 <_Z12select_statev+0x340>
		} else if (flag_cpu == CPU_ERROR_COMMUNICATION)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	f040 8097 	bne.w	8001eb0 <_Z12select_statev+0x340>
			state = error;
 8001d82:	4b2f      	ldr	r3, [pc, #188]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001d84:	2204      	movs	r2, #4
 8001d86:	701a      	strb	r2, [r3, #0]
		break;
 8001d88:	e092      	b.n	8001eb0 <_Z12select_statev+0x340>
	case transition:
		state_air_n = 1;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
		state_precharge = 1;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_PRECHARGE);
 8001d96:	2101      	movs	r1, #1
 8001d98:	481f      	ldr	r0, [pc, #124]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001d9a:	f7ff f8c1 	bl	8000f20 <_ZN7CPU_MOD11updateStateEi>
		if ((((CPU.voltage_acum)/1000) * 0.9 < CPU.DC_BUS) && (CPU.voltage_acum != 0)){
 8001d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da2:	4a28      	ldr	r2, [pc, #160]	@ (8001e44 <_Z12select_statev+0x2d4>)
 8001da4:	fb82 1203 	smull	r1, r2, r2, r3
 8001da8:	1192      	asrs	r2, r2, #6
 8001daa:	17db      	asrs	r3, r3, #31
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	ee07 3a90 	vmov	s15, r3
 8001db2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001db6:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 8001e10 <_Z12select_statev+0x2a0>
 8001dba:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001dbe:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	ee07 3a90 	vmov	s15, r3
 8001dc6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001dca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd2:	d507      	bpl.n	8001de4 <_Z12select_statev+0x274>
 8001dd4:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <_Z12select_statev+0x2a8>)
 8001dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <_Z12select_statev+0x274>
			state = run; //If DC_BUS voltage is higher than 90% of battery voltage, precharge finish
 8001ddc:	4b18      	ldr	r3, [pc, #96]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001dde:	2203      	movs	r2, #3
 8001de0:	701a      	strb	r2, [r3, #0]
 8001de2:	e011      	b.n	8001e08 <_Z12select_statev+0x298>
		}else if((flag_cpu == CPU_ERROR_COMMUNICATION)&&(flag_charger == 1)) state = error;
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d107      	bne.n	8001dfa <_Z12select_statev+0x28a>
 8001dea:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <_Z12select_statev+0x2d8>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d103      	bne.n	8001dfa <_Z12select_statev+0x28a>
 8001df2:	4b13      	ldr	r3, [pc, #76]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001df4:	2204      	movs	r2, #4
 8001df6:	701a      	strb	r2, [r3, #0]
 8001df8:	e006      	b.n	8001e08 <_Z12select_statev+0x298>
		 else if(flag_current != Current_OK) state = error;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d059      	beq.n	8001eb4 <_Z12select_statev+0x344>
 8001e00:	4b0f      	ldr	r3, [pc, #60]	@ (8001e40 <_Z12select_statev+0x2d0>)
 8001e02:	2204      	movs	r2, #4
 8001e04:	701a      	strb	r2, [r3, #0]
		//}
		break;
 8001e06:	e055      	b.n	8001eb4 <_Z12select_statev+0x344>
 8001e08:	e054      	b.n	8001eb4 <_Z12select_statev+0x344>
 8001e0a:	bf00      	nop
 8001e0c:	f3af 8000 	nop.w
 8001e10:	cccccccd 	.word	0xcccccccd
 8001e14:	3feccccc 	.word	0x3feccccc
 8001e18:	24000b94 	.word	0x24000b94
 8001e1c:	24000004 	.word	0x24000004
 8001e20:	24000b88 	.word	0x24000b88
 8001e24:	2400046c 	.word	0x2400046c
 8001e28:	24000c14 	.word	0x24000c14
 8001e2c:	24000000 	.word	0x24000000
 8001e30:	24000b90 	.word	0x24000b90
 8001e34:	24000b8c 	.word	0x24000b8c
 8001e38:	0800b90c 	.word	0x0800b90c
 8001e3c:	24000bcc 	.word	0x24000bcc
 8001e40:	24000c10 	.word	0x24000c10
 8001e44:	10624dd3 	.word	0x10624dd3
 8001e48:	24000bc8 	.word	0x24000bc8
	case run:
		state_air_n = 1;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 1;
 8001e50:	2301      	movs	r3, #1
 8001e52:	623b      	str	r3, [r7, #32]
		state_precharge = 1;
 8001e54:	2301      	movs	r3, #1
 8001e56:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_POWER);
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4830      	ldr	r0, [pc, #192]	@ (8001f1c <_Z12select_statev+0x3ac>)
 8001e5c:	f7ff f860 	bl	8000f20 <_ZN7CPU_MOD11updateStateEi>
		if ((flag_cpu == CPU_ERROR_COMMUNICATION) && (flag_charger == 1)){
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d106      	bne.n	8001e74 <_Z12select_statev+0x304>
 8001e66:	4b2e      	ldr	r3, [pc, #184]	@ (8001f20 <_Z12select_statev+0x3b0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d102      	bne.n	8001e74 <_Z12select_statev+0x304>
			//state = error; //If I disconnect the charger, error
			print((char*)"CPU");
 8001e6e:	482d      	ldr	r0, [pc, #180]	@ (8001f24 <_Z12select_statev+0x3b4>)
 8001e70:	f7ff fe0e 	bl	8001a90 <print>
		}
		if (flag_current != Current_OK){
			//state = error; //If current is too high, error
		}
		if(HAL_GPIO_ReadPin(DIGITAL1_GPIO_Port, DIGITAL1_Pin) == GPIO_PIN_RESET){ //SDC IO
 8001e74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e78:	482b      	ldr	r0, [pc, #172]	@ (8001f28 <_Z12select_statev+0x3b8>)
 8001e7a:	f004 f8e9 	bl	8006050 <HAL_GPIO_ReadPin>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	bf0c      	ite	eq
 8001e84:	2301      	moveq	r3, #1
 8001e86:	2300      	movne	r3, #0
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d014      	beq.n	8001eb8 <_Z12select_statev+0x348>
			//state = error;
			print((char*)"DIGITAL");
 8001e8e:	4827      	ldr	r0, [pc, #156]	@ (8001f2c <_Z12select_statev+0x3bc>)
 8001e90:	f7ff fdfe 	bl	8001a90 <print>
		}
		break;
 8001e94:	e010      	b.n	8001eb8 <_Z12select_statev+0x348>
	case error:
		state_air_n = 0; //All relés closed
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	623b      	str	r3, [r7, #32]
		state_precharge = 0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_ERROR);
 8001ea2:	2103      	movs	r1, #3
 8001ea4:	481d      	ldr	r0, [pc, #116]	@ (8001f1c <_Z12select_statev+0x3ac>)
 8001ea6:	f7ff f83b 	bl	8000f20 <_ZN7CPU_MOD11updateStateEi>
		break;
 8001eaa:	e006      	b.n	8001eba <_Z12select_statev+0x34a>
		break;
 8001eac:	bf00      	nop
 8001eae:	e004      	b.n	8001eba <_Z12select_statev+0x34a>
		break;
 8001eb0:	bf00      	nop
 8001eb2:	e002      	b.n	8001eba <_Z12select_statev+0x34a>
		break;
 8001eb4:	bf00      	nop
 8001eb6:	e000      	b.n	8001eba <_Z12select_statev+0x34a>
		break;
 8001eb8:	bf00      	nop
	 print(buffer);
	 sprintf(buffer, " - STATE:     %i\n", state);
	 print(buffer);
	 sprintf(buffer, "***********************\n");
	 print(buffer);*/
	HAL_GPIO_WritePin(AMS_OK_GPIO_Port, AMS_OK_Pin,
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <_Z12select_statev+0x354>
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e000      	b.n	8001ec6 <_Z12select_statev+0x356>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	2180      	movs	r1, #128	@ 0x80
 8001eca:	4819      	ldr	r0, [pc, #100]	@ (8001f30 <_Z12select_statev+0x3c0>)
 8001ecc:	f004 f8d8 	bl	8006080 <HAL_GPIO_WritePin>
			state_air_n ? GPIO_PIN_SET : GPIO_PIN_RESET);
	HAL_GPIO_WritePin(RELAY_AIR_N_GPIO_Port, RELAY_AIR_N_Pin,
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <_Z12select_statev+0x36a>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <_Z12select_statev+0x36c>
 8001eda:	2300      	movs	r3, #0
 8001edc:	461a      	mov	r2, r3
 8001ede:	2108      	movs	r1, #8
 8001ee0:	4814      	ldr	r0, [pc, #80]	@ (8001f34 <_Z12select_statev+0x3c4>)
 8001ee2:	f004 f8cd 	bl	8006080 <HAL_GPIO_WritePin>
			state_air_n ? GPIO_PIN_SET : GPIO_PIN_RESET);
	HAL_GPIO_WritePin(RELAY_AIR_P_GPIO_Port, RELAY_AIR_P_Pin,
 8001ee6:	6a3b      	ldr	r3, [r7, #32]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <_Z12select_statev+0x380>
 8001eec:	2301      	movs	r3, #1
 8001eee:	e000      	b.n	8001ef2 <_Z12select_statev+0x382>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	2110      	movs	r1, #16
 8001ef6:	480f      	ldr	r0, [pc, #60]	@ (8001f34 <_Z12select_statev+0x3c4>)
 8001ef8:	f004 f8c2 	bl	8006080 <HAL_GPIO_WritePin>
			state_air_p ? GPIO_PIN_SET : GPIO_PIN_RESET);
	HAL_GPIO_WritePin(RELAY_PRECHARGE_GPIO_Port, RELAY_PRECHARGE_Pin,
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <_Z12select_statev+0x396>
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <_Z12select_statev+0x398>
 8001f06:	2300      	movs	r3, #0
 8001f08:	461a      	mov	r2, r3
 8001f0a:	2120      	movs	r1, #32
 8001f0c:	4809      	ldr	r0, [pc, #36]	@ (8001f34 <_Z12select_statev+0x3c4>)
 8001f0e:	f004 f8b7 	bl	8006080 <HAL_GPIO_WritePin>
	}




}
 8001f12:	bf00      	nop
 8001f14:	3728      	adds	r7, #40	@ 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	24000b94 	.word	0x24000b94
 8001f20:	24000bc8 	.word	0x24000bc8
 8001f24:	0800b92c 	.word	0x0800b92c
 8001f28:	58021000 	.word	0x58021000
 8001f2c:	0800b930 	.word	0x0800b930
 8001f30:	58021800 	.word	0x58021800
 8001f34:	58020c00 	.word	0x58020c00

08001f38 <_Z11parse_state6CANMsg>:

/*********************************************************************************************************
 ** Function name:           parse_state
 ** Descriptions:            Function for analysing the data from the CAN
 *********************************************************************************************************/
void parse_state(CANMsg data) {
 8001f38:	b084      	sub	sp, #16
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b084      	sub	sp, #16
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	f107 0c18 	add.w	ip, r7, #24
 8001f44:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t time = HAL_GetTick();
 8001f48:	f000 fc52 	bl	80027f0 <HAL_GetTick>
 8001f4c:	6038      	str	r0, [r7, #0]
	bool flag_bms = false;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	73fb      	strb	r3, [r7, #15]

	for (int i = 0; i < BMS_N; i++) {
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	e017      	b.n	8001f88 <_Z11parse_state6CANMsg+0x50>
		flag_bms = BMS[i].parse(data.id, &data.buf[0], time); //Checking if the message received is for  BMS
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8001f5e:	fb02 f303 	mul.w	r3, r2, r3
 8001f62:	4a26      	ldr	r2, [pc, #152]	@ (8001ffc <_Z11parse_state6CANMsg+0xc4>)
 8001f64:	1898      	adds	r0, r3, r2
 8001f66:	69b9      	ldr	r1, [r7, #24]
 8001f68:	f107 021d 	add.w	r2, r7, #29
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	f7fe fd47 	bl	8000a00 <_ZN7BMS_MOD5parseEmPhm>
 8001f72:	4603      	mov	r3, r0
 8001f74:	73fb      	strb	r3, [r7, #15]
		if (flag_bms)
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d002      	beq.n	8001f82 <_Z11parse_state6CANMsg+0x4a>
			i = BMS_N;
 8001f7c:	4b20      	ldr	r3, [pc, #128]	@ (8002000 <_Z11parse_state6CANMsg+0xc8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < BMS_N; i++) {
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	3301      	adds	r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	4b1d      	ldr	r3, [pc, #116]	@ (8002000 <_Z11parse_state6CANMsg+0xc8>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	dbe2      	blt.n	8001f58 <_Z11parse_state6CANMsg+0x20>
	}

	if (!flag_bms) {
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	f083 0301 	eor.w	r3, r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d026      	beq.n	8001fec <_Z11parse_state6CANMsg+0xb4>
		if (CPU.parse(data.id, &data.buf[0], time))
 8001f9e:	69b9      	ldr	r1, [r7, #24]
 8001fa0:	f107 021d 	add.w	r2, r7, #29
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	4817      	ldr	r0, [pc, #92]	@ (8002004 <_Z11parse_state6CANMsg+0xcc>)
 8001fa8:	f7fe ff76 	bl	8000e98 <_ZN7CPU_MOD5parseEmPhm>
			;                       //Cheking if message is for CPU
		if (data.id == 419385575) //If message from this direction received, it is because the charger is connected and the accu is for charging
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	4a16      	ldr	r2, [pc, #88]	@ (8002008 <_Z11parse_state6CANMsg+0xd0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d11b      	bne.n	8001fec <_Z11parse_state6CANMsg+0xb4>
				{
			for (int i = 0; i < BMS_N; i++) {
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	e00d      	b.n	8001fd6 <_Z11parse_state6CANMsg+0x9e>
				BMS[i].flag_charger = 1;
 8001fba:	4a10      	ldr	r2, [pc, #64]	@ (8001ffc <_Z11parse_state6CANMsg+0xc4>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001fc2:	fb01 f303 	mul.w	r3, r1, r3
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001fcc:	2201      	movs	r2, #1
 8001fce:	601a      	str	r2, [r3, #0]
			for (int i = 0; i < BMS_N; i++) {
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	607b      	str	r3, [r7, #4]
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <_Z11parse_state6CANMsg+0xc8>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	dbec      	blt.n	8001fba <_Z11parse_state6CANMsg+0x82>
			}

			current.flag_charger = 1;
 8001fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <_Z11parse_state6CANMsg+0xd4>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
			flag_charger = 1;
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <_Z11parse_state6CANMsg+0xd8>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	601a      	str	r2, [r3, #0]
		} else {
			// Serial.print("ID: ");
			// Serial.println(data.id);
		}
	}
}
 8001fec:	bf00      	nop
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ff6:	b004      	add	sp, #16
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	2400046c 	.word	0x2400046c
 8002000:	24000000 	.word	0x24000000
 8002004:	24000b94 	.word	0x24000b94
 8002008:	18ff50e7 	.word	0x18ff50e7
 800200c:	24000bcc 	.word	0x24000bcc
 8002010:	24000bc8 	.word	0x24000bc8

08002014 <_Z41__static_initialization_and_destruction_0v>:
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b085      	sub	sp, #20
 8002018:	af04      	add	r7, sp, #16
		};
 800201a:	4c3a      	ldr	r4, [pc, #232]	@ (8002104 <_Z41__static_initialization_and_destruction_0v+0xf0>)
 800201c:	2300      	movs	r3, #0
 800201e:	9303      	str	r3, [sp, #12]
 8002020:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002024:	9302      	str	r3, [sp, #8]
 8002026:	2313      	movs	r3, #19
 8002028:	9301      	str	r3, [sp, #4]
 800202a:	233c      	movs	r3, #60	@ 0x3c
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 8002032:	f241 0268 	movw	r2, #4200	@ 0x1068
 8002036:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800203a:	4620      	mov	r0, r4
 800203c:	f7fe fb56 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 8002040:	f504 74b6 	add.w	r4, r4, #364	@ 0x16c
 8002044:	2332      	movs	r3, #50	@ 0x32
 8002046:	9303      	str	r3, [sp, #12]
 8002048:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800204c:	9302      	str	r3, [sp, #8]
 800204e:	2313      	movs	r3, #19
 8002050:	9301      	str	r3, [sp, #4]
 8002052:	233c      	movs	r3, #60	@ 0x3c
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 800205a:	f241 0268 	movw	r2, #4200	@ 0x1068
 800205e:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8002062:	4620      	mov	r0, r4
 8002064:	f7fe fb42 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 8002068:	f504 74b6 	add.w	r4, r4, #364	@ 0x16c
 800206c:	2364      	movs	r3, #100	@ 0x64
 800206e:	9303      	str	r3, [sp, #12]
 8002070:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002074:	9302      	str	r3, [sp, #8]
 8002076:	2313      	movs	r3, #19
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	233c      	movs	r3, #60	@ 0x3c
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 8002082:	f241 0268 	movw	r2, #4200	@ 0x1068
 8002086:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800208a:	4620      	mov	r0, r4
 800208c:	f7fe fb2e 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 8002090:	f504 74b6 	add.w	r4, r4, #364	@ 0x16c
 8002094:	2396      	movs	r3, #150	@ 0x96
 8002096:	9303      	str	r3, [sp, #12]
 8002098:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800209c:	9302      	str	r3, [sp, #8]
 800209e:	2313      	movs	r3, #19
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	233c      	movs	r3, #60	@ 0x3c
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 80020aa:	f241 0268 	movw	r2, #4200	@ 0x1068
 80020ae:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 80020b2:	4620      	mov	r0, r4
 80020b4:	f7fe fb1a 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 80020b8:	f504 70b6 	add.w	r0, r4, #364	@ 0x16c
 80020bc:	23c8      	movs	r3, #200	@ 0xc8
 80020be:	9303      	str	r3, [sp, #12]
 80020c0:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80020c4:	9302      	str	r3, [sp, #8]
 80020c6:	2313      	movs	r3, #19
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	233c      	movs	r3, #60	@ 0x3c
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 80020d2:	f241 0268 	movw	r2, #4200	@ 0x1068
 80020d6:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 80020da:	f7fe fb07 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
CPU_MOD CPU(CPU_ID_send, CPU_ID_recv, 500); //Same with CPU, rest of vehicle
 80020de:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80020e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020e6:	2120      	movs	r1, #32
 80020e8:	4807      	ldr	r0, [pc, #28]	@ (8002108 <_Z41__static_initialization_and_destruction_0v+0xf4>)
 80020ea:	f7fe fe83 	bl	8000df4 <_ZN7CPU_MODC1Emmi>
Current_MOD current(Current_ID, Current_max); //Class for current measurement
 80020ee:	22c8      	movs	r2, #200	@ 0xc8
 80020f0:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80020f4:	4805      	ldr	r0, [pc, #20]	@ (800210c <_Z41__static_initialization_and_destruction_0v+0xf8>)
 80020f6:	f7fe ff25 	bl	8000f44 <_ZN11Current_MODC1Emi>
}
 80020fa:	bf00      	nop
 80020fc:	3704      	adds	r7, #4
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd90      	pop	{r4, r7, pc}
 8002102:	bf00      	nop
 8002104:	2400046c 	.word	0x2400046c
 8002108:	24000b94 	.word	0x24000b94
 800210c:	24000bcc 	.word	0x24000bcc

08002110 <_GLOBAL__sub_I_BMS>:
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
 8002114:	f7ff ff7e 	bl	8002014 <_Z41__static_initialization_and_destruction_0v>
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <HAL_MspInit+0x30>)
 8002124:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002128:	4a08      	ldr	r2, [pc, #32]	@ (800214c <HAL_MspInit+0x30>)
 800212a:	f043 0302 	orr.w	r3, r3, #2
 800212e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002132:	4b06      	ldr	r3, [pc, #24]	@ (800214c <HAL_MspInit+0x30>)
 8002134:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	607b      	str	r3, [r7, #4]
 800213e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	58024400 	.word	0x58024400

08002150 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08c      	sub	sp, #48	@ 0x30
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 031c 	add.w	r3, r7, #28
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a31      	ldr	r2, [pc, #196]	@ (8002234 <HAL_ADC_MspInit+0xe4>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d12b      	bne.n	80021ca <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002172:	4b31      	ldr	r3, [pc, #196]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 8002174:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002178:	4a2f      	ldr	r2, [pc, #188]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 800217a:	f043 0320 	orr.w	r3, r3, #32
 800217e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002182:	4b2d      	ldr	r3, [pc, #180]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 8002184:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002188:	f003 0320 	and.w	r3, r3, #32
 800218c:	61bb      	str	r3, [r7, #24]
 800218e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 8002192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002196:	4a28      	ldr	r2, [pc, #160]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 8002198:	f043 0320 	orr.w	r3, r3, #32
 800219c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021a0:	4b25      	ldr	r3, [pc, #148]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 80021a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80021ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021b4:	2303      	movs	r3, #3
 80021b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021bc:	f107 031c 	add.w	r3, r7, #28
 80021c0:	4619      	mov	r1, r3
 80021c2:	481e      	ldr	r0, [pc, #120]	@ (800223c <HAL_ADC_MspInit+0xec>)
 80021c4:	f003 fd9c 	bl	8005d00 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 80021c8:	e02f      	b.n	800222a <HAL_ADC_MspInit+0xda>
  else if(hadc->Instance==ADC3)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002240 <HAL_ADC_MspInit+0xf0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d12a      	bne.n	800222a <HAL_ADC_MspInit+0xda>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80021d4:	4b18      	ldr	r3, [pc, #96]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 80021d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021da:	4a17      	ldr	r2, [pc, #92]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 80021dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021e4:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 80021e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021ee:	613b      	str	r3, [r7, #16]
 80021f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80021f2:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 80021f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 80021fa:	f043 0320 	orr.w	r3, r3, #32
 80021fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002202:	4b0d      	ldr	r3, [pc, #52]	@ (8002238 <HAL_ADC_MspInit+0xe8>)
 8002204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002208:	f003 0320 	and.w	r3, r3, #32
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002216:	2303      	movs	r3, #3
 8002218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800221e:	f107 031c 	add.w	r3, r7, #28
 8002222:	4619      	mov	r1, r3
 8002224:	4805      	ldr	r0, [pc, #20]	@ (800223c <HAL_ADC_MspInit+0xec>)
 8002226:	f003 fd6b 	bl	8005d00 <HAL_GPIO_Init>
}
 800222a:	bf00      	nop
 800222c:	3730      	adds	r7, #48	@ 0x30
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40022000 	.word	0x40022000
 8002238:	58024400 	.word	0x58024400
 800223c:	58021400 	.word	0x58021400
 8002240:	58026000 	.word	0x58026000

08002244 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b0ba      	sub	sp, #232	@ 0xe8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800225c:	f107 0318 	add.w	r3, r7, #24
 8002260:	22b8      	movs	r2, #184	@ 0xb8
 8002262:	2100      	movs	r1, #0
 8002264:	4618      	mov	r0, r3
 8002266:	f008 fd51 	bl	800ad0c <memset>
  if(hfdcan->Instance==FDCAN1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a5a      	ldr	r2, [pc, #360]	@ (80023d8 <HAL_FDCAN_MspInit+0x194>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d157      	bne.n	8002324 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002274:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002278:	f04f 0300 	mov.w	r3, #0
 800227c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8002280:	2300      	movs	r3, #0
 8002282:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002286:	f107 0318 	add.w	r3, r7, #24
 800228a:	4618      	mov	r0, r3
 800228c:	f004 feb2 	bl	8006ff4 <HAL_RCCEx_PeriphCLKConfig>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8002296:	f7ff fc63 	bl	8001b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800229a:	4b50      	ldr	r3, [pc, #320]	@ (80023dc <HAL_FDCAN_MspInit+0x198>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	3301      	adds	r3, #1
 80022a0:	4a4e      	ldr	r2, [pc, #312]	@ (80023dc <HAL_FDCAN_MspInit+0x198>)
 80022a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80022a4:	4b4d      	ldr	r3, [pc, #308]	@ (80023dc <HAL_FDCAN_MspInit+0x198>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d10e      	bne.n	80022ca <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80022ac:	4b4c      	ldr	r3, [pc, #304]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 80022ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022b2:	4a4b      	ldr	r2, [pc, #300]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 80022b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022b8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80022bc:	4b48      	ldr	r3, [pc, #288]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 80022be:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ca:	4b45      	ldr	r3, [pc, #276]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 80022cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022d0:	4a43      	ldr	r2, [pc, #268]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 80022d2:	f043 0308 	orr.w	r3, r3, #8
 80022d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022da:	4b41      	ldr	r3, [pc, #260]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 80022dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022e8:	2303      	movs	r3, #3
 80022ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ee:	2302      	movs	r3, #2
 80022f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002300:	2309      	movs	r3, #9
 8002302:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002306:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800230a:	4619      	mov	r1, r3
 800230c:	4835      	ldr	r0, [pc, #212]	@ (80023e4 <HAL_FDCAN_MspInit+0x1a0>)
 800230e:	f003 fcf7 	bl	8005d00 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002312:	2200      	movs	r2, #0
 8002314:	2100      	movs	r1, #0
 8002316:	2013      	movs	r0, #19
 8002318:	f002 faef 	bl	80048fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800231c:	2013      	movs	r0, #19
 800231e:	f002 fb06 	bl	800492e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN FDCAN2_MspInit 1 */

    /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8002322:	e054      	b.n	80023ce <HAL_FDCAN_MspInit+0x18a>
  else if(hfdcan->Instance==FDCAN2)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a2f      	ldr	r2, [pc, #188]	@ (80023e8 <HAL_FDCAN_MspInit+0x1a4>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d14f      	bne.n	80023ce <HAL_FDCAN_MspInit+0x18a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800232e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002332:	f04f 0300 	mov.w	r3, #0
 8002336:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 800233a:	2300      	movs	r3, #0
 800233c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002340:	f107 0318 	add.w	r3, r7, #24
 8002344:	4618      	mov	r0, r3
 8002346:	f004 fe55 	bl	8006ff4 <HAL_RCCEx_PeriphCLKConfig>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 8002350:	f7ff fc06 	bl	8001b60 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002354:	4b21      	ldr	r3, [pc, #132]	@ (80023dc <HAL_FDCAN_MspInit+0x198>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3301      	adds	r3, #1
 800235a:	4a20      	ldr	r2, [pc, #128]	@ (80023dc <HAL_FDCAN_MspInit+0x198>)
 800235c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800235e:	4b1f      	ldr	r3, [pc, #124]	@ (80023dc <HAL_FDCAN_MspInit+0x198>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d10e      	bne.n	8002384 <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002366:	4b1e      	ldr	r3, [pc, #120]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 8002368:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800236c:	4a1c      	ldr	r2, [pc, #112]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002376:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 8002378:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800237c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 8002386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800238a:	4a15      	ldr	r2, [pc, #84]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 800238c:	f043 0302 	orr.w	r3, r3, #2
 8002390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_FDCAN_MspInit+0x19c>)
 8002396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80023a2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80023a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b6:	2300      	movs	r3, #0
 80023b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80023bc:	2309      	movs	r3, #9
 80023be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023c6:	4619      	mov	r1, r3
 80023c8:	4808      	ldr	r0, [pc, #32]	@ (80023ec <HAL_FDCAN_MspInit+0x1a8>)
 80023ca:	f003 fc99 	bl	8005d00 <HAL_GPIO_Init>
}
 80023ce:	bf00      	nop
 80023d0:	37e8      	adds	r7, #232	@ 0xe8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	4000a000 	.word	0x4000a000
 80023dc:	24000c64 	.word	0x24000c64
 80023e0:	58024400 	.word	0x58024400
 80023e4:	58020c00 	.word	0x58020c00
 80023e8:	4000a400 	.word	0x4000a400
 80023ec:	58020400 	.word	0x58020400

080023f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b0b8      	sub	sp, #224	@ 0xe0
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002408:	f107 0310 	add.w	r3, r7, #16
 800240c:	22b8      	movs	r2, #184	@ 0xb8
 800240e:	2100      	movs	r1, #0
 8002410:	4618      	mov	r0, r3
 8002412:	f008 fc7b 	bl	800ad0c <memset>
  if(huart->Instance==USART2)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a26      	ldr	r2, [pc, #152]	@ (80024b4 <HAL_UART_MspInit+0xc4>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d145      	bne.n	80024ac <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002420:	f04f 0202 	mov.w	r2, #2
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800242c:	2300      	movs	r3, #0
 800242e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002432:	f107 0310 	add.w	r3, r7, #16
 8002436:	4618      	mov	r0, r3
 8002438:	f004 fddc 	bl	8006ff4 <HAL_RCCEx_PeriphCLKConfig>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002442:	f7ff fb8d 	bl	8001b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002446:	4b1c      	ldr	r3, [pc, #112]	@ (80024b8 <HAL_UART_MspInit+0xc8>)
 8002448:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800244c:	4a1a      	ldr	r2, [pc, #104]	@ (80024b8 <HAL_UART_MspInit+0xc8>)
 800244e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002452:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002456:	4b18      	ldr	r3, [pc, #96]	@ (80024b8 <HAL_UART_MspInit+0xc8>)
 8002458:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800245c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002464:	4b14      	ldr	r3, [pc, #80]	@ (80024b8 <HAL_UART_MspInit+0xc8>)
 8002466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800246a:	4a13      	ldr	r2, [pc, #76]	@ (80024b8 <HAL_UART_MspInit+0xc8>)
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002474:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <HAL_UART_MspInit+0xc8>)
 8002476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002482:	230c      	movs	r3, #12
 8002484:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800249a:	2307      	movs	r3, #7
 800249c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80024a4:	4619      	mov	r1, r3
 80024a6:	4805      	ldr	r0, [pc, #20]	@ (80024bc <HAL_UART_MspInit+0xcc>)
 80024a8:	f003 fc2a 	bl	8005d00 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80024ac:	bf00      	nop
 80024ae:	37e0      	adds	r7, #224	@ 0xe0
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40004400 	.word	0x40004400
 80024b8:	58024400 	.word	0x58024400
 80024bc:	58020000 	.word	0x58020000

080024c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <NMI_Handler+0x4>

080024c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024cc:	bf00      	nop
 80024ce:	e7fd      	b.n	80024cc <HardFault_Handler+0x4>

080024d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <MemManage_Handler+0x4>

080024d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <BusFault_Handler+0x4>

080024e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <UsageFault_Handler+0x4>

080024e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002516:	f000 f957 	bl	80027c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002524:	4802      	ldr	r0, [pc, #8]	@ (8002530 <FDCAN1_IT0_IRQHandler+0x10>)
 8002526:	f002 fedd 	bl	80052e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	24000164 	.word	0x24000164

08002534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800253c:	4a14      	ldr	r2, [pc, #80]	@ (8002590 <_sbrk+0x5c>)
 800253e:	4b15      	ldr	r3, [pc, #84]	@ (8002594 <_sbrk+0x60>)
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002548:	4b13      	ldr	r3, [pc, #76]	@ (8002598 <_sbrk+0x64>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d102      	bne.n	8002556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002550:	4b11      	ldr	r3, [pc, #68]	@ (8002598 <_sbrk+0x64>)
 8002552:	4a12      	ldr	r2, [pc, #72]	@ (800259c <_sbrk+0x68>)
 8002554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002556:	4b10      	ldr	r3, [pc, #64]	@ (8002598 <_sbrk+0x64>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	429a      	cmp	r2, r3
 8002562:	d207      	bcs.n	8002574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002564:	f008 fbda 	bl	800ad1c <__errno>
 8002568:	4603      	mov	r3, r0
 800256a:	220c      	movs	r2, #12
 800256c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295
 8002572:	e009      	b.n	8002588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002574:	4b08      	ldr	r3, [pc, #32]	@ (8002598 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800257a:	4b07      	ldr	r3, [pc, #28]	@ (8002598 <_sbrk+0x64>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	4a05      	ldr	r2, [pc, #20]	@ (8002598 <_sbrk+0x64>)
 8002584:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002586:	68fb      	ldr	r3, [r7, #12]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	24050000 	.word	0x24050000
 8002594:	00000400 	.word	0x00000400
 8002598:	24000c68 	.word	0x24000c68
 800259c:	24000db8 	.word	0x24000db8

080025a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025a4:	4b32      	ldr	r3, [pc, #200]	@ (8002670 <SystemInit+0xd0>)
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025aa:	4a31      	ldr	r2, [pc, #196]	@ (8002670 <SystemInit+0xd0>)
 80025ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80025b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002674 <SystemInit+0xd4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 030f 	and.w	r3, r3, #15
 80025bc:	2b06      	cmp	r3, #6
 80025be:	d807      	bhi.n	80025d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80025c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002674 <SystemInit+0xd4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f023 030f 	bic.w	r3, r3, #15
 80025c8:	4a2a      	ldr	r2, [pc, #168]	@ (8002674 <SystemInit+0xd4>)
 80025ca:	f043 0307 	orr.w	r3, r3, #7
 80025ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80025d0:	4b29      	ldr	r3, [pc, #164]	@ (8002678 <SystemInit+0xd8>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a28      	ldr	r2, [pc, #160]	@ (8002678 <SystemInit+0xd8>)
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80025dc:	4b26      	ldr	r3, [pc, #152]	@ (8002678 <SystemInit+0xd8>)
 80025de:	2200      	movs	r2, #0
 80025e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80025e2:	4b25      	ldr	r3, [pc, #148]	@ (8002678 <SystemInit+0xd8>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	4924      	ldr	r1, [pc, #144]	@ (8002678 <SystemInit+0xd8>)
 80025e8:	4b24      	ldr	r3, [pc, #144]	@ (800267c <SystemInit+0xdc>)
 80025ea:	4013      	ands	r3, r2
 80025ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80025ee:	4b21      	ldr	r3, [pc, #132]	@ (8002674 <SystemInit+0xd4>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d007      	beq.n	800260a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80025fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002674 <SystemInit+0xd4>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f023 030f 	bic.w	r3, r3, #15
 8002602:	4a1c      	ldr	r2, [pc, #112]	@ (8002674 <SystemInit+0xd4>)
 8002604:	f043 0307 	orr.w	r3, r3, #7
 8002608:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800260a:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <SystemInit+0xd8>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002610:	4b19      	ldr	r3, [pc, #100]	@ (8002678 <SystemInit+0xd8>)
 8002612:	2200      	movs	r2, #0
 8002614:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002616:	4b18      	ldr	r3, [pc, #96]	@ (8002678 <SystemInit+0xd8>)
 8002618:	2200      	movs	r2, #0
 800261a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800261c:	4b16      	ldr	r3, [pc, #88]	@ (8002678 <SystemInit+0xd8>)
 800261e:	4a18      	ldr	r2, [pc, #96]	@ (8002680 <SystemInit+0xe0>)
 8002620:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002622:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <SystemInit+0xd8>)
 8002624:	4a17      	ldr	r2, [pc, #92]	@ (8002684 <SystemInit+0xe4>)
 8002626:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002628:	4b13      	ldr	r3, [pc, #76]	@ (8002678 <SystemInit+0xd8>)
 800262a:	4a17      	ldr	r2, [pc, #92]	@ (8002688 <SystemInit+0xe8>)
 800262c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800262e:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <SystemInit+0xd8>)
 8002630:	2200      	movs	r2, #0
 8002632:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002634:	4b10      	ldr	r3, [pc, #64]	@ (8002678 <SystemInit+0xd8>)
 8002636:	4a14      	ldr	r2, [pc, #80]	@ (8002688 <SystemInit+0xe8>)
 8002638:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800263a:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <SystemInit+0xd8>)
 800263c:	2200      	movs	r2, #0
 800263e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002640:	4b0d      	ldr	r3, [pc, #52]	@ (8002678 <SystemInit+0xd8>)
 8002642:	4a11      	ldr	r2, [pc, #68]	@ (8002688 <SystemInit+0xe8>)
 8002644:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002646:	4b0c      	ldr	r3, [pc, #48]	@ (8002678 <SystemInit+0xd8>)
 8002648:	2200      	movs	r2, #0
 800264a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800264c:	4b0a      	ldr	r3, [pc, #40]	@ (8002678 <SystemInit+0xd8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a09      	ldr	r2, [pc, #36]	@ (8002678 <SystemInit+0xd8>)
 8002652:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002656:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002658:	4b07      	ldr	r3, [pc, #28]	@ (8002678 <SystemInit+0xd8>)
 800265a:	2200      	movs	r2, #0
 800265c:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800265e:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <SystemInit+0xec>)
 8002660:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002664:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002666:	bf00      	nop
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00
 8002674:	52002000 	.word	0x52002000
 8002678:	58024400 	.word	0x58024400
 800267c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002680:	02020200 	.word	0x02020200
 8002684:	01ff0000 	.word	0x01ff0000
 8002688:	01010280 	.word	0x01010280
 800268c:	52004000 	.word	0x52004000

08002690 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002694:	f7ff ff84 	bl	80025a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002698:	480c      	ldr	r0, [pc, #48]	@ (80026cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800269a:	490d      	ldr	r1, [pc, #52]	@ (80026d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800269c:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800269e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a0:	e002      	b.n	80026a8 <LoopCopyDataInit>

080026a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026a6:	3304      	adds	r3, #4

080026a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026ac:	d3f9      	bcc.n	80026a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ae:	4a0a      	ldr	r2, [pc, #40]	@ (80026d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026b0:	4c0a      	ldr	r4, [pc, #40]	@ (80026dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80026b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b4:	e001      	b.n	80026ba <LoopFillZerobss>

080026b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026b6:	6013      	str	r3, [r2, #0]
   adds r2, r2, #4
 80026b8:	3204      	adds	r2, #4

080026ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026bc:	d3fb      	bcc.n	80026b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026be:	f008 fb33 	bl	800ad28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026c2:	f7fe fcc3 	bl	800104c <main>
  bx  lr
 80026c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026c8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80026cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80026d0:	24000068 	.word	0x24000068
  ldr r2, =_sidata
 80026d4:	0800ba14 	.word	0x0800ba14
  ldr r2, =_sbss
 80026d8:	24000068 	.word	0x24000068
  ldr r4, =_ebss
 80026dc:	24000db8 	.word	0x24000db8

080026e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e0:	e7fe      	b.n	80026e0 <ADC3_IRQHandler>
	...

080026e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ea:	2003      	movs	r0, #3
 80026ec:	f002 f8fa 	bl	80048e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80026f0:	f004 faaa 	bl	8006c48 <HAL_RCC_GetSysClockFreq>
 80026f4:	4602      	mov	r2, r0
 80026f6:	4b15      	ldr	r3, [pc, #84]	@ (800274c <HAL_Init+0x68>)
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	0a1b      	lsrs	r3, r3, #8
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	4913      	ldr	r1, [pc, #76]	@ (8002750 <HAL_Init+0x6c>)
 8002702:	5ccb      	ldrb	r3, [r1, r3]
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	fa22 f303 	lsr.w	r3, r2, r3
 800270c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800270e:	4b0f      	ldr	r3, [pc, #60]	@ (800274c <HAL_Init+0x68>)
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	4a0e      	ldr	r2, [pc, #56]	@ (8002750 <HAL_Init+0x6c>)
 8002718:	5cd3      	ldrb	r3, [r2, r3]
 800271a:	f003 031f 	and.w	r3, r3, #31
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
 8002724:	4a0b      	ldr	r2, [pc, #44]	@ (8002754 <HAL_Init+0x70>)
 8002726:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002728:	4a0b      	ldr	r2, [pc, #44]	@ (8002758 <HAL_Init+0x74>)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800272e:	200f      	movs	r0, #15
 8002730:	f000 f814 	bl	800275c <HAL_InitTick>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e002      	b.n	8002744 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800273e:	f7ff fced 	bl	800211c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	58024400 	.word	0x58024400
 8002750:	0800b984 	.word	0x0800b984
 8002754:	2400000c 	.word	0x2400000c
 8002758:	24000008 	.word	0x24000008

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002764:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <HAL_InitTick+0x60>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e021      	b.n	80027b4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002770:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <HAL_InitTick+0x64>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <HAL_InitTick+0x60>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	4619      	mov	r1, r3
 800277a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800277e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002782:	fbb2 f3f3 	udiv	r3, r2, r3
 8002786:	4618      	mov	r0, r3
 8002788:	f002 f8df 	bl	800494a <HAL_SYSTICK_Config>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e00e      	b.n	80027b4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b0f      	cmp	r3, #15
 800279a:	d80a      	bhi.n	80027b2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800279c:	2200      	movs	r2, #0
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	f04f 30ff 	mov.w	r0, #4294967295
 80027a4:	f002 f8a9 	bl	80048fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027a8:	4a06      	ldr	r2, [pc, #24]	@ (80027c4 <HAL_InitTick+0x68>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
 80027b0:	e000      	b.n	80027b4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	24000014 	.word	0x24000014
 80027c0:	24000008 	.word	0x24000008
 80027c4:	24000010 	.word	0x24000010

080027c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027cc:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <HAL_IncTick+0x20>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	461a      	mov	r2, r3
 80027d2:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <HAL_IncTick+0x24>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4413      	add	r3, r2
 80027d8:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <HAL_IncTick+0x24>)
 80027da:	6013      	str	r3, [r2, #0]
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	24000014 	.word	0x24000014
 80027ec:	24000c6c 	.word	0x24000c6c

080027f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return uwTick;
 80027f4:	4b03      	ldr	r3, [pc, #12]	@ (8002804 <HAL_GetTick+0x14>)
 80027f6:	681b      	ldr	r3, [r3, #0]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	24000c6c 	.word	0x24000c6c

08002808 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	431a      	orrs	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	609a      	str	r2, [r3, #8]
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	609a      	str	r2, [r3, #8]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002864:	4618      	mov	r0, r3
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002870:	b480      	push	{r7}
 8002872:	b087      	sub	sp, #28
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a18      	ldr	r2, [pc, #96]	@ (80028e0 <LL_ADC_SetChannelPreselection+0x70>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d027      	beq.n	80028d2 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002888:	2b00      	cmp	r3, #0
 800288a:	d107      	bne.n	800289c <LL_ADC_SetChannelPreselection+0x2c>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	0e9b      	lsrs	r3, r3, #26
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	2201      	movs	r2, #1
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	e015      	b.n	80028c8 <LL_ADC_SetChannelPreselection+0x58>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	fa93 f3a3 	rbit	r3, r3
 80028a6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80028b2:	2320      	movs	r3, #32
 80028b4:	e003      	b.n	80028be <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	fab3 f383 	clz	r3, r3
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	2201      	movs	r2, #1
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	69d2      	ldr	r2, [r2, #28]
 80028cc:	431a      	orrs	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80028d2:	bf00      	nop
 80028d4:	371c      	adds	r7, #28
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	58026000 	.word	0x58026000

080028e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	3360      	adds	r3, #96	@ 0x60
 80028f6:	461a      	mov	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a10      	ldr	r2, [pc, #64]	@ (8002944 <LL_ADC_SetOffset+0x60>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d10b      	bne.n	8002920 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	4313      	orrs	r3, r2
 8002916:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800291e:	e00b      	b.n	8002938 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	430b      	orrs	r3, r1
 8002932:	431a      	orrs	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	601a      	str	r2, [r3, #0]
}
 8002938:	bf00      	nop
 800293a:	371c      	adds	r7, #28
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	58026000 	.word	0x58026000

08002948 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3360      	adds	r3, #96	@ 0x60
 8002956:	461a      	mov	r2, r3
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002968:	4618      	mov	r0, r3
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	f003 031f 	and.w	r3, r3, #31
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	611a      	str	r2, [r3, #16]
}
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b087      	sub	sp, #28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4a0c      	ldr	r2, [pc, #48]	@ (80029e8 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d00e      	beq.n	80029da <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	3360      	adds	r3, #96	@ 0x60
 80029c0:	461a      	mov	r2, r3
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	431a      	orrs	r2, r3
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	601a      	str	r2, [r3, #0]
  }
}
 80029da:	bf00      	nop
 80029dc:	371c      	adds	r7, #28
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	58026000 	.word	0x58026000

080029ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b087      	sub	sp, #28
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4a0c      	ldr	r2, [pc, #48]	@ (8002a2c <LL_ADC_SetOffsetSaturation+0x40>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d10e      	bne.n	8002a1e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	3360      	adds	r3, #96	@ 0x60
 8002a04:	461a      	mov	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4413      	add	r3, r2
 8002a0c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002a1e:	bf00      	nop
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	58026000 	.word	0x58026000

08002a30 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8002a70 <LL_ADC_SetOffsetSign+0x40>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d10e      	bne.n	8002a62 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3360      	adds	r3, #96	@ 0x60
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002a62:	bf00      	nop
 8002a64:	371c      	adds	r7, #28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	58026000 	.word	0x58026000

08002a74 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3360      	adds	r3, #96	@ 0x60
 8002a84:	461a      	mov	r2, r3
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <LL_ADC_SetOffsetState+0x50>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d108      	bne.n	8002aa8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002aa6:	e007      	b.n	8002ab8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	601a      	str	r2, [r3, #0]
}
 8002ab8:	bf00      	nop
 8002aba:	371c      	adds	r7, #28
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	58026000 	.word	0x58026000

08002ac8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002adc:	2301      	movs	r3, #1
 8002ade:	e000      	b.n	8002ae2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b087      	sub	sp, #28
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	60f8      	str	r0, [r7, #12]
 8002af6:	60b9      	str	r1, [r7, #8]
 8002af8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	3330      	adds	r3, #48	@ 0x30
 8002afe:	461a      	mov	r2, r3
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	0a1b      	lsrs	r3, r3, #8
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	f003 030c 	and.w	r3, r3, #12
 8002b0a:	4413      	add	r3, r2
 8002b0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	f003 031f 	and.w	r3, r3, #31
 8002b18:	211f      	movs	r1, #31
 8002b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	401a      	ands	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	0e9b      	lsrs	r3, r3, #26
 8002b26:	f003 011f 	and.w	r1, r3, #31
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
 8002b30:	fa01 f303 	lsl.w	r3, r1, r3
 8002b34:	431a      	orrs	r2, r3
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b3a:	bf00      	nop
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b087      	sub	sp, #28
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	3314      	adds	r3, #20
 8002b56:	461a      	mov	r2, r3
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	0e5b      	lsrs	r3, r3, #25
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	f003 0304 	and.w	r3, r3, #4
 8002b62:	4413      	add	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	0d1b      	lsrs	r3, r3, #20
 8002b6e:	f003 031f 	and.w	r3, r3, #31
 8002b72:	2107      	movs	r1, #7
 8002b74:	fa01 f303 	lsl.w	r3, r1, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	0d1b      	lsrs	r3, r3, #20
 8002b80:	f003 031f 	and.w	r3, r3, #31
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	fa01 f303 	lsl.w	r3, r1, r3
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b90:	bf00      	nop
 8002b92:	371c      	adds	r7, #28
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4a1a      	ldr	r2, [pc, #104]	@ (8002c14 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d115      	bne.n	8002bdc <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f003 0318 	and.w	r3, r3, #24
 8002bc6:	4914      	ldr	r1, [pc, #80]	@ (8002c18 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002bc8:	40d9      	lsrs	r1, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	400b      	ands	r3, r1
 8002bce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002bda:	e014      	b.n	8002c06 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002be8:	43db      	mvns	r3, r3
 8002bea:	401a      	ands	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f003 0318 	and.w	r3, r3, #24
 8002bf2:	4909      	ldr	r1, [pc, #36]	@ (8002c18 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002bf4:	40d9      	lsrs	r1, r3
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	400b      	ands	r3, r1
 8002bfa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002c06:	bf00      	nop
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	58026000 	.word	0x58026000
 8002c18:	000fffff 	.word	0x000fffff

08002c1c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 031f 	and.w	r3, r3, #31
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	4b04      	ldr	r3, [pc, #16]	@ (8002c74 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6093      	str	r3, [r2, #8]
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	5fffffc0 	.word	0x5fffffc0

08002c78 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c8c:	d101      	bne.n	8002c92 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	4b05      	ldr	r3, [pc, #20]	@ (8002cc4 <LL_ADC_EnableInternalRegulator+0x24>)
 8002cae:	4013      	ands	r3, r2
 8002cb0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	6fffffc0 	.word	0x6fffffc0

08002cc8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cdc:	d101      	bne.n	8002ce2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <LL_ADC_Enable+0x24>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	f043 0201 	orr.w	r2, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	7fffffc0 	.word	0x7fffffc0

08002d18 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	4b05      	ldr	r3, [pc, #20]	@ (8002d3c <LL_ADC_Disable+0x24>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	f043 0202 	orr.w	r2, r3, #2
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	7fffffc0 	.word	0x7fffffc0

08002d40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d101      	bne.n	8002d58 <LL_ADC_IsEnabled+0x18>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <LL_ADC_IsEnabled+0x1a>
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d101      	bne.n	8002d7e <LL_ADC_IsDisableOngoing+0x18>
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e000      	b.n	8002d80 <LL_ADC_IsDisableOngoing+0x1a>
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	4b05      	ldr	r3, [pc, #20]	@ (8002db0 <LL_ADC_REG_StartConversion+0x24>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	f043 0204 	orr.w	r2, r3, #4
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	7fffffc0 	.word	0x7fffffc0

08002db4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <LL_ADC_REG_StopConversion+0x24>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	f043 0210 	orr.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	7fffffc0 	.word	0x7fffffc0

08002ddc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d101      	bne.n	8002df4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	4b05      	ldr	r3, [pc, #20]	@ (8002e28 <LL_ADC_INJ_StopConversion+0x24>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	f043 0220 	orr.w	r2, r3, #32
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	7fffffc0 	.word	0x7fffffc0

08002e2c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d101      	bne.n	8002e44 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
	...

08002e54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e54:	b590      	push	{r4, r7, lr}
 8002e56:	b089      	sub	sp, #36	@ 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e1ee      	b.n	800324c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff f967 	bl	8002150 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff feef 	bl	8002c78 <LL_ADC_IsDeepPowerDownEnabled>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d004      	beq.n	8002eaa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fed5 	bl	8002c54 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ff0a 	bl	8002cc8 <LL_ADC_IsInternalRegulatorEnabled>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d114      	bne.n	8002ee4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff feee 	bl	8002ca0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ec4:	4b8e      	ldr	r3, [pc, #568]	@ (8003100 <HAL_ADC_Init+0x2ac>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	099b      	lsrs	r3, r3, #6
 8002eca:	4a8e      	ldr	r2, [pc, #568]	@ (8003104 <HAL_ADC_Init+0x2b0>)
 8002ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed0:	099b      	lsrs	r3, r3, #6
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ed6:	e002      	b.n	8002ede <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	3b01      	subs	r3, #1
 8002edc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f9      	bne.n	8002ed8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff feed 	bl	8002cc8 <LL_ADC_IsInternalRegulatorEnabled>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10d      	bne.n	8002f10 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef8:	f043 0210 	orr.w	r2, r3, #16
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f04:	f043 0201 	orr.w	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ff61 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 8002f1a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f040 8188 	bne.w	800323a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f040 8184 	bne.w	800323a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f36:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f3a:	f043 0202 	orr.w	r2, r3, #2
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fefa 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d136      	bne.n	8002fc0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a6c      	ldr	r2, [pc, #432]	@ (8003108 <HAL_ADC_Init+0x2b4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d004      	beq.n	8002f66 <HAL_ADC_Init+0x112>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	@ (800310c <HAL_ADC_Init+0x2b8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d10e      	bne.n	8002f84 <HAL_ADC_Init+0x130>
 8002f66:	4868      	ldr	r0, [pc, #416]	@ (8003108 <HAL_ADC_Init+0x2b4>)
 8002f68:	f7ff feea 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f6c:	4604      	mov	r4, r0
 8002f6e:	4867      	ldr	r0, [pc, #412]	@ (800310c <HAL_ADC_Init+0x2b8>)
 8002f70:	f7ff fee6 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f74:	4603      	mov	r3, r0
 8002f76:	4323      	orrs	r3, r4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf0c      	ite	eq
 8002f7c:	2301      	moveq	r3, #1
 8002f7e:	2300      	movne	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	e008      	b.n	8002f96 <HAL_ADC_Init+0x142>
 8002f84:	4862      	ldr	r0, [pc, #392]	@ (8003110 <HAL_ADC_Init+0x2bc>)
 8002f86:	f7ff fedb 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d012      	beq.n	8002fc0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003108 <HAL_ADC_Init+0x2b4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d004      	beq.n	8002fae <HAL_ADC_Init+0x15a>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a58      	ldr	r2, [pc, #352]	@ (800310c <HAL_ADC_Init+0x2b8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d101      	bne.n	8002fb2 <HAL_ADC_Init+0x15e>
 8002fae:	4a59      	ldr	r2, [pc, #356]	@ (8003114 <HAL_ADC_Init+0x2c0>)
 8002fb0:	e000      	b.n	8002fb4 <HAL_ADC_Init+0x160>
 8002fb2:	4a59      	ldr	r2, [pc, #356]	@ (8003118 <HAL_ADC_Init+0x2c4>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4610      	mov	r0, r2
 8002fbc:	f7ff fc24 	bl	8002808 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a52      	ldr	r2, [pc, #328]	@ (8003110 <HAL_ADC_Init+0x2bc>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d129      	bne.n	800301e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	7e5b      	ldrb	r3, [r3, #25]
 8002fce:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002fd4:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002fda:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d013      	beq.n	800300c <HAL_ADC_Init+0x1b8>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b0c      	cmp	r3, #12
 8002fea:	d00d      	beq.n	8003008 <HAL_ADC_Init+0x1b4>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b1c      	cmp	r3, #28
 8002ff2:	d007      	beq.n	8003004 <HAL_ADC_Init+0x1b0>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b18      	cmp	r3, #24
 8002ffa:	d101      	bne.n	8003000 <HAL_ADC_Init+0x1ac>
 8002ffc:	2318      	movs	r3, #24
 8002ffe:	e006      	b.n	800300e <HAL_ADC_Init+0x1ba>
 8003000:	2300      	movs	r3, #0
 8003002:	e004      	b.n	800300e <HAL_ADC_Init+0x1ba>
 8003004:	2310      	movs	r3, #16
 8003006:	e002      	b.n	800300e <HAL_ADC_Init+0x1ba>
 8003008:	2308      	movs	r3, #8
 800300a:	e000      	b.n	800300e <HAL_ADC_Init+0x1ba>
 800300c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800300e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003016:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
 800301c:	e00e      	b.n	800303c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	7e5b      	ldrb	r3, [r3, #25]
 8003022:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003028:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800302e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003036:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d106      	bne.n	8003054 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304a:	3b01      	subs	r3, #1
 800304c:	045b      	lsls	r3, r3, #17
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003058:	2b00      	cmp	r3, #0
 800305a:	d009      	beq.n	8003070 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003060:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003068:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a26      	ldr	r2, [pc, #152]	@ (8003110 <HAL_ADC_Init+0x2bc>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d115      	bne.n	80030a6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68da      	ldr	r2, [r3, #12]
 8003080:	4b26      	ldr	r3, [pc, #152]	@ (800311c <HAL_ADC_Init+0x2c8>)
 8003082:	4013      	ands	r3, r2
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6812      	ldr	r2, [r2, #0]
 8003088:	69b9      	ldr	r1, [r7, #24]
 800308a:	430b      	orrs	r3, r1
 800308c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	611a      	str	r2, [r3, #16]
 80030a4:	e009      	b.n	80030ba <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003120 <HAL_ADC_Init+0x2cc>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	69b9      	ldr	r1, [r7, #24]
 80030b6:	430b      	orrs	r3, r1
 80030b8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fe8c 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 80030c4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff feae 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 80030d0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f040 808e 	bne.w	80031f6 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f040 808a 	bne.w	80031f6 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003110 <HAL_ADC_Init+0x2bc>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d11b      	bne.n	8003124 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7e1b      	ldrb	r3, [r3, #24]
 80030f0:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030f8:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
 80030fe:	e018      	b.n	8003132 <HAL_ADC_Init+0x2de>
 8003100:	24000008 	.word	0x24000008
 8003104:	053e2d63 	.word	0x053e2d63
 8003108:	40022000 	.word	0x40022000
 800310c:	40022100 	.word	0x40022100
 8003110:	58026000 	.word	0x58026000
 8003114:	40022300 	.word	0x40022300
 8003118:	58026300 	.word	0x58026300
 800311c:	fff04007 	.word	0xfff04007
 8003120:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	7e1b      	ldrb	r3, [r3, #24]
 8003128:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68da      	ldr	r2, [r3, #12]
 8003138:	4b46      	ldr	r3, [pc, #280]	@ (8003254 <HAL_ADC_Init+0x400>)
 800313a:	4013      	ands	r3, r2
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	69b9      	ldr	r1, [r7, #24]
 8003142:	430b      	orrs	r3, r1
 8003144:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800314c:	2b01      	cmp	r3, #1
 800314e:	d137      	bne.n	80031c0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003154:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a3f      	ldr	r2, [pc, #252]	@ (8003258 <HAL_ADC_Init+0x404>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d116      	bne.n	800318e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691a      	ldr	r2, [r3, #16]
 8003166:	4b3d      	ldr	r3, [pc, #244]	@ (800325c <HAL_ADC_Init+0x408>)
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003172:	4311      	orrs	r1, r2
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003178:	4311      	orrs	r1, r2
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800317e:	430a      	orrs	r2, r1
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	611a      	str	r2, [r3, #16]
 800318c:	e020      	b.n	80031d0 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	4b32      	ldr	r3, [pc, #200]	@ (8003260 <HAL_ADC_Init+0x40c>)
 8003196:	4013      	ands	r3, r2
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800319c:	3a01      	subs	r2, #1
 800319e:	0411      	lsls	r1, r2, #16
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80031a4:	4311      	orrs	r1, r2
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031aa:	4311      	orrs	r1, r2
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80031b0:	430a      	orrs	r2, r1
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 0201 	orr.w	r2, r2, #1
 80031bc:	611a      	str	r2, [r3, #16]
 80031be:	e007      	b.n	80031d0 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	691a      	ldr	r2, [r3, #16]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0201 	bic.w	r2, r2, #1
 80031ce:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003258 <HAL_ADC_Init+0x404>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d002      	beq.n	80031f6 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f001 f8b1 	bl	8004358 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d10c      	bne.n	8003218 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003204:	f023 010f 	bic.w	r1, r3, #15
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	1e5a      	subs	r2, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	631a      	str	r2, [r3, #48]	@ 0x30
 8003216:	e007      	b.n	8003228 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 020f 	bic.w	r2, r2, #15
 8003226:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800322c:	f023 0303 	bic.w	r3, r3, #3
 8003230:	f043 0201 	orr.w	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	661a      	str	r2, [r3, #96]	@ 0x60
 8003238:	e007      	b.n	800324a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323e:	f043 0210 	orr.w	r2, r3, #16
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800324a:	7ffb      	ldrb	r3, [r7, #31]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3724      	adds	r7, #36	@ 0x24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd90      	pop	{r4, r7, pc}
 8003254:	ffffbffc 	.word	0xffffbffc
 8003258:	58026000 	.word	0x58026000
 800325c:	fc00f81f 	.word	0xfc00f81f
 8003260:	fc00f81e 	.word	0xfc00f81e

08003264 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a5c      	ldr	r2, [pc, #368]	@ (80033e4 <HAL_ADC_Start+0x180>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d004      	beq.n	8003280 <HAL_ADC_Start+0x1c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a5b      	ldr	r2, [pc, #364]	@ (80033e8 <HAL_ADC_Start+0x184>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d101      	bne.n	8003284 <HAL_ADC_Start+0x20>
 8003280:	4b5a      	ldr	r3, [pc, #360]	@ (80033ec <HAL_ADC_Start+0x188>)
 8003282:	e000      	b.n	8003286 <HAL_ADC_Start+0x22>
 8003284:	4b5a      	ldr	r3, [pc, #360]	@ (80033f0 <HAL_ADC_Start+0x18c>)
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fcc8 	bl	8002c1c <LL_ADC_GetMultimode>
 800328c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fda2 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	f040 809a 	bne.w	80033d4 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <HAL_ADC_Start+0x4a>
 80032aa:	2302      	movs	r3, #2
 80032ac:	e095      	b.n	80033da <HAL_ADC_Start+0x176>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 ff64 	bl	8004184 <ADC_Enable>
 80032bc:	4603      	mov	r3, r0
 80032be:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032c0:	7dfb      	ldrb	r3, [r7, #23]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f040 8081 	bne.w	80033ca <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032cc:	4b49      	ldr	r3, [pc, #292]	@ (80033f4 <HAL_ADC_Start+0x190>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a42      	ldr	r2, [pc, #264]	@ (80033e8 <HAL_ADC_Start+0x184>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d002      	beq.n	80032e8 <HAL_ADC_Start+0x84>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	e000      	b.n	80032ea <HAL_ADC_Start+0x86>
 80032e8:	4b3e      	ldr	r3, [pc, #248]	@ (80033e4 <HAL_ADC_Start+0x180>)
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6812      	ldr	r2, [r2, #0]
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d002      	beq.n	80032f8 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d105      	bne.n	8003304 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003308:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800330c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003310:	d106      	bne.n	8003320 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003316:	f023 0206 	bic.w	r2, r3, #6
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	665a      	str	r2, [r3, #100]	@ 0x64
 800331e:	e002      	b.n	8003326 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	221c      	movs	r2, #28
 800332c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a2b      	ldr	r2, [pc, #172]	@ (80033e8 <HAL_ADC_Start+0x184>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d002      	beq.n	8003346 <HAL_ADC_Start+0xe2>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	e000      	b.n	8003348 <HAL_ADC_Start+0xe4>
 8003346:	4b27      	ldr	r3, [pc, #156]	@ (80033e4 <HAL_ADC_Start+0x180>)
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6812      	ldr	r2, [r2, #0]
 800334c:	4293      	cmp	r3, r2
 800334e:	d008      	beq.n	8003362 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	2b05      	cmp	r3, #5
 800335a:	d002      	beq.n	8003362 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	2b09      	cmp	r3, #9
 8003360:	d114      	bne.n	800338c <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d007      	beq.n	8003380 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003374:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003378:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff fd01 	bl	8002d8c <LL_ADC_REG_StartConversion>
 800338a:	e025      	b.n	80033d8 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003390:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a12      	ldr	r2, [pc, #72]	@ (80033e8 <HAL_ADC_Start+0x184>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d002      	beq.n	80033a8 <HAL_ADC_Start+0x144>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	e000      	b.n	80033aa <HAL_ADC_Start+0x146>
 80033a8:	4b0e      	ldr	r3, [pc, #56]	@ (80033e4 <HAL_ADC_Start+0x180>)
 80033aa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00f      	beq.n	80033d8 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	661a      	str	r2, [r3, #96]	@ 0x60
 80033c8:	e006      	b.n	80033d8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 80033d2:	e001      	b.n	80033d8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033d4:	2302      	movs	r3, #2
 80033d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80033d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40022000 	.word	0x40022000
 80033e8:	40022100 	.word	0x40022100
 80033ec:	40022300 	.word	0x40022300
 80033f0:	58026300 	.word	0x58026300
 80033f4:	fffff0fe 	.word	0xfffff0fe

080033f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_ADC_Stop+0x16>
 800340a:	2302      	movs	r3, #2
 800340c:	e021      	b.n	8003452 <HAL_ADC_Stop+0x5a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003416:	2103      	movs	r1, #3
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 fdf7 	bl	800400c <ADC_ConversionStop>
 800341e:	4603      	mov	r3, r0
 8003420:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10f      	bne.n	8003448 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 ff35 	bl	8004298 <ADC_Disable>
 800342e:	4603      	mov	r3, r0
 8003430:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d107      	bne.n	8003448 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800343c:	4b07      	ldr	r3, [pc, #28]	@ (800345c <HAL_ADC_Stop+0x64>)
 800343e:	4013      	ands	r3, r2
 8003440:	f043 0201 	orr.w	r2, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	ffffeefe 	.word	0xffffeefe

08003460 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b088      	sub	sp, #32
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a72      	ldr	r2, [pc, #456]	@ (8003638 <HAL_ADC_PollForConversion+0x1d8>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d004      	beq.n	800347e <HAL_ADC_PollForConversion+0x1e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a70      	ldr	r2, [pc, #448]	@ (800363c <HAL_ADC_PollForConversion+0x1dc>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d101      	bne.n	8003482 <HAL_ADC_PollForConversion+0x22>
 800347e:	4b70      	ldr	r3, [pc, #448]	@ (8003640 <HAL_ADC_PollForConversion+0x1e0>)
 8003480:	e000      	b.n	8003484 <HAL_ADC_PollForConversion+0x24>
 8003482:	4b70      	ldr	r3, [pc, #448]	@ (8003644 <HAL_ADC_PollForConversion+0x1e4>)
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fbc9 	bl	8002c1c <LL_ADC_GetMultimode>
 800348a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	2b08      	cmp	r3, #8
 8003492:	d102      	bne.n	800349a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003494:	2308      	movs	r3, #8
 8003496:	61fb      	str	r3, [r7, #28]
 8003498:	e037      	b.n	800350a <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	2b05      	cmp	r3, #5
 80034a4:	d002      	beq.n	80034ac <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2b09      	cmp	r3, #9
 80034aa:	d111      	bne.n	80034d0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d007      	beq.n	80034ca <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034be:	f043 0220 	orr.w	r2, r3, #32
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e0b1      	b.n	800362e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80034ca:	2304      	movs	r3, #4
 80034cc:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80034ce:	e01c      	b.n	800350a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a58      	ldr	r2, [pc, #352]	@ (8003638 <HAL_ADC_PollForConversion+0x1d8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d004      	beq.n	80034e4 <HAL_ADC_PollForConversion+0x84>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a57      	ldr	r2, [pc, #348]	@ (800363c <HAL_ADC_PollForConversion+0x1dc>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d101      	bne.n	80034e8 <HAL_ADC_PollForConversion+0x88>
 80034e4:	4b56      	ldr	r3, [pc, #344]	@ (8003640 <HAL_ADC_PollForConversion+0x1e0>)
 80034e6:	e000      	b.n	80034ea <HAL_ADC_PollForConversion+0x8a>
 80034e8:	4b56      	ldr	r3, [pc, #344]	@ (8003644 <HAL_ADC_PollForConversion+0x1e4>)
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7ff fba4 	bl	8002c38 <LL_ADC_GetMultiDMATransfer>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d007      	beq.n	8003506 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fa:	f043 0220 	orr.w	r2, r3, #32
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e093      	b.n	800362e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003506:	2304      	movs	r3, #4
 8003508:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800350a:	f7ff f971 	bl	80027f0 <HAL_GetTick>
 800350e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003510:	e021      	b.n	8003556 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003518:	d01d      	beq.n	8003556 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800351a:	f7ff f969 	bl	80027f0 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d302      	bcc.n	8003530 <HAL_ADC_PollForConversion+0xd0>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d112      	bne.n	8003556 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	4013      	ands	r3, r2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10b      	bne.n	8003556 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003542:	f043 0204 	orr.w	r2, r3, #4
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e06b      	b.n	800362e <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	4013      	ands	r3, r2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0d6      	beq.n	8003512 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003568:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff faa7 	bl	8002ac8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d01c      	beq.n	80035ba <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	7e5b      	ldrb	r3, [r3, #25]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d118      	bne.n	80035ba <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b08      	cmp	r3, #8
 8003594:	d111      	bne.n	80035ba <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d105      	bne.n	80035ba <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b2:	f043 0201 	orr.w	r2, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a1f      	ldr	r2, [pc, #124]	@ (800363c <HAL_ADC_PollForConversion+0x1dc>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d002      	beq.n	80035ca <HAL_ADC_PollForConversion+0x16a>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	e000      	b.n	80035cc <HAL_ADC_PollForConversion+0x16c>
 80035ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003638 <HAL_ADC_PollForConversion+0x1d8>)
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6812      	ldr	r2, [r2, #0]
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d008      	beq.n	80035e6 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d005      	beq.n	80035e6 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	2b05      	cmp	r3, #5
 80035de:	d002      	beq.n	80035e6 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b09      	cmp	r3, #9
 80035e4:	d104      	bne.n	80035f0 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	61bb      	str	r3, [r7, #24]
 80035ee:	e00c      	b.n	800360a <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a11      	ldr	r2, [pc, #68]	@ (800363c <HAL_ADC_PollForConversion+0x1dc>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d002      	beq.n	8003600 <HAL_ADC_PollForConversion+0x1a0>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	e000      	b.n	8003602 <HAL_ADC_PollForConversion+0x1a2>
 8003600:	4b0d      	ldr	r3, [pc, #52]	@ (8003638 <HAL_ADC_PollForConversion+0x1d8>)
 8003602:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	2b08      	cmp	r3, #8
 800360e:	d104      	bne.n	800361a <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2208      	movs	r2, #8
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	e008      	b.n	800362c <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d103      	bne.n	800362c <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	220c      	movs	r2, #12
 800362a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3720      	adds	r7, #32
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40022000 	.word	0x40022000
 800363c:	40022100 	.word	0x40022100
 8003640:	40022300 	.word	0x40022300
 8003644:	58026300 	.word	0x58026300

08003648 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003656:	4618      	mov	r0, r3
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003664:	b590      	push	{r4, r7, lr}
 8003666:	b0a5      	sub	sp, #148	@ 0x94
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800367e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	4aa4      	ldr	r2, [pc, #656]	@ (8003918 <HAL_ADC_ConfigChannel+0x2b4>)
 8003686:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800368e:	2b01      	cmp	r3, #1
 8003690:	d102      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x34>
 8003692:	2302      	movs	r3, #2
 8003694:	f000 bca2 	b.w	8003fdc <HAL_ADC_ConfigChannel+0x978>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff fb99 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f040 8486 	bne.w	8003fbe <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	db31      	blt.n	800371e <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a97      	ldr	r2, [pc, #604]	@ (800391c <HAL_ADC_ConfigChannel+0x2b8>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d02c      	beq.n	800371e <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d108      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x7e>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	0e9b      	lsrs	r3, r3, #26
 80036d6:	f003 031f 	and.w	r3, r3, #31
 80036da:	2201      	movs	r2, #1
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	e016      	b.n	8003710 <HAL_ADC_ConfigChannel+0xac>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ea:	fa93 f3a3 	rbit	r3, r3
 80036ee:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80036f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036f2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80036f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80036fa:	2320      	movs	r3, #32
 80036fc:	e003      	b.n	8003706 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80036fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003700:	fab3 f383 	clz	r3, r3
 8003704:	b2db      	uxtb	r3, r3
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	2201      	movs	r2, #1
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	69d1      	ldr	r1, [r2, #28]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6812      	ldr	r2, [r2, #0]
 800371a:	430b      	orrs	r3, r1
 800371c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6818      	ldr	r0, [r3, #0]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6859      	ldr	r1, [r3, #4]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	f7ff f9df 	bl	8002aee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f7ff fb51 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 800373a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff fb72 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 8003748:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800374c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003750:	2b00      	cmp	r3, #0
 8003752:	f040 824a 	bne.w	8003bea <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003756:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800375a:	2b00      	cmp	r3, #0
 800375c:	f040 8245 	bne.w	8003bea <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6818      	ldr	r0, [r3, #0]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	6819      	ldr	r1, [r3, #0]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	461a      	mov	r2, r3
 800376e:	f7ff f9ea 	bl	8002b46 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a69      	ldr	r2, [pc, #420]	@ (800391c <HAL_ADC_ConfigChannel+0x2b8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d10d      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	695a      	ldr	r2, [r3, #20]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	08db      	lsrs	r3, r3, #3
 8003788:	f003 0303 	and.w	r3, r3, #3
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003796:	e032      	b.n	80037fe <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003798:	4b61      	ldr	r3, [pc, #388]	@ (8003920 <HAL_ADC_ConfigChannel+0x2bc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80037a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037a4:	d10b      	bne.n	80037be <HAL_ADC_ConfigChannel+0x15a>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	089b      	lsrs	r3, r3, #2
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	e01d      	b.n	80037fa <HAL_ADC_ConfigChannel+0x196>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	f003 0310 	and.w	r3, r3, #16
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10b      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x180>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	695a      	ldr	r2, [r3, #20]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	089b      	lsrs	r3, r3, #2
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	e00a      	b.n	80037fa <HAL_ADC_ConfigChannel+0x196>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	695a      	ldr	r2, [r3, #20]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	089b      	lsrs	r3, r3, #2
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2b04      	cmp	r3, #4
 8003804:	d048      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	6919      	ldr	r1, [r3, #16]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003816:	f7ff f865 	bl	80028e4 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a3f      	ldr	r2, [pc, #252]	@ (800391c <HAL_ADC_ConfigChannel+0x2b8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d119      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6818      	ldr	r0, [r3, #0]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	6919      	ldr	r1, [r3, #16]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	69db      	ldr	r3, [r3, #28]
 8003830:	461a      	mov	r2, r3
 8003832:	f7ff f8fd 	bl	8002a30 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6919      	ldr	r1, [r3, #16]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d102      	bne.n	800384e <HAL_ADC_ConfigChannel+0x1ea>
 8003848:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800384c:	e000      	b.n	8003850 <HAL_ADC_ConfigChannel+0x1ec>
 800384e:	2300      	movs	r3, #0
 8003850:	461a      	mov	r2, r3
 8003852:	f7ff f8cb 	bl	80029ec <LL_ADC_SetOffsetSaturation>
 8003856:	e1c8      	b.n	8003bea <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6818      	ldr	r0, [r3, #0]
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	6919      	ldr	r1, [r3, #16]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003866:	2b01      	cmp	r3, #1
 8003868:	d102      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x20c>
 800386a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800386e:	e000      	b.n	8003872 <HAL_ADC_ConfigChannel+0x20e>
 8003870:	2300      	movs	r3, #0
 8003872:	461a      	mov	r2, r3
 8003874:	f7ff f898 	bl	80029a8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6818      	ldr	r0, [r3, #0]
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	6919      	ldr	r1, [r3, #16]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	7e1b      	ldrb	r3, [r3, #24]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d102      	bne.n	800388e <HAL_ADC_ConfigChannel+0x22a>
 8003888:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800388c:	e000      	b.n	8003890 <HAL_ADC_ConfigChannel+0x22c>
 800388e:	2300      	movs	r3, #0
 8003890:	461a      	mov	r2, r3
 8003892:	f7ff f86f 	bl	8002974 <LL_ADC_SetDataRightShift>
 8003896:	e1a8      	b.n	8003bea <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a1f      	ldr	r2, [pc, #124]	@ (800391c <HAL_ADC_ConfigChannel+0x2b8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	f040 815b 	bne.w	8003b5a <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2100      	movs	r1, #0
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff f84c 	bl	8002948 <LL_ADC_GetOffsetChannel>
 80038b0:	4603      	mov	r3, r0
 80038b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10a      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x26c>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff f841 	bl	8002948 <LL_ADC_GetOffsetChannel>
 80038c6:	4603      	mov	r3, r0
 80038c8:	0e9b      	lsrs	r3, r3, #26
 80038ca:	f003 021f 	and.w	r2, r3, #31
 80038ce:	e017      	b.n	8003900 <HAL_ADC_ConfigChannel+0x29c>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2100      	movs	r1, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff f836 	bl	8002948 <LL_ADC_GetOffsetChannel>
 80038dc:	4603      	mov	r3, r0
 80038de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038e2:	fa93 f3a3 	rbit	r3, r3
 80038e6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80038e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80038ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80038f2:	2320      	movs	r3, #32
 80038f4:	e003      	b.n	80038fe <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80038f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038f8:	fab3 f383 	clz	r3, r3
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10b      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x2c0>
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	0e9b      	lsrs	r3, r3, #26
 8003912:	f003 031f 	and.w	r3, r3, #31
 8003916:	e017      	b.n	8003948 <HAL_ADC_ConfigChannel+0x2e4>
 8003918:	47ff0000 	.word	0x47ff0000
 800391c:	58026000 	.word	0x58026000
 8003920:	5c001000 	.word	0x5c001000
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800392c:	fa93 f3a3 	rbit	r3, r3
 8003930:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003932:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003934:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 800393c:	2320      	movs	r3, #32
 800393e:	e003      	b.n	8003948 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8003940:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003942:	fab3 f383 	clz	r3, r3
 8003946:	b2db      	uxtb	r3, r3
 8003948:	429a      	cmp	r2, r3
 800394a:	d106      	bne.n	800395a <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2200      	movs	r2, #0
 8003952:	2100      	movs	r1, #0
 8003954:	4618      	mov	r0, r3
 8003956:	f7ff f88d 	bl	8002a74 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2101      	movs	r1, #1
 8003960:	4618      	mov	r0, r3
 8003962:	f7fe fff1 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003966:	4603      	mov	r3, r0
 8003968:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10a      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x322>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2101      	movs	r1, #1
 8003976:	4618      	mov	r0, r3
 8003978:	f7fe ffe6 	bl	8002948 <LL_ADC_GetOffsetChannel>
 800397c:	4603      	mov	r3, r0
 800397e:	0e9b      	lsrs	r3, r3, #26
 8003980:	f003 021f 	and.w	r2, r3, #31
 8003984:	e017      	b.n	80039b6 <HAL_ADC_ConfigChannel+0x352>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2101      	movs	r1, #1
 800398c:	4618      	mov	r0, r3
 800398e:	f7fe ffdb 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003992:	4603      	mov	r3, r0
 8003994:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003996:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003998:	fa93 f3a3 	rbit	r3, r3
 800399c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800399e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80039a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 80039a8:	2320      	movs	r3, #32
 80039aa:	e003      	b.n	80039b4 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80039ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ae:	fab3 f383 	clz	r3, r3
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	461a      	mov	r2, r3
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d105      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x36a>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	0e9b      	lsrs	r3, r3, #26
 80039c8:	f003 031f 	and.w	r3, r3, #31
 80039cc:	e011      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x38e>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d6:	fa93 f3a3 	rbit	r3, r3
 80039da:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80039dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039de:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80039e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80039e6:	2320      	movs	r3, #32
 80039e8:	e003      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80039ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039ec:	fab3 f383 	clz	r3, r3
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d106      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2200      	movs	r2, #0
 80039fc:	2101      	movs	r1, #1
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff f838 	bl	8002a74 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2102      	movs	r1, #2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fe ff9c 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10a      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x3cc>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2102      	movs	r1, #2
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe ff91 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003a26:	4603      	mov	r3, r0
 8003a28:	0e9b      	lsrs	r3, r3, #26
 8003a2a:	f003 021f 	and.w	r2, r3, #31
 8003a2e:	e017      	b.n	8003a60 <HAL_ADC_ConfigChannel+0x3fc>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2102      	movs	r1, #2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe ff86 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a42:	fa93 f3a3 	rbit	r3, r3
 8003a46:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8003a52:	2320      	movs	r3, #32
 8003a54:	e003      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8003a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d105      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x414>
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	0e9b      	lsrs	r3, r3, #26
 8003a72:	f003 031f 	and.w	r3, r3, #31
 8003a76:	e011      	b.n	8003a9c <HAL_ADC_ConfigChannel+0x438>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a88:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003a90:	2320      	movs	r3, #32
 8003a92:	e003      	b.n	8003a9c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a96:	fab3 f383 	clz	r3, r3
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d106      	bne.n	8003aae <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2102      	movs	r1, #2
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe ffe3 	bl	8002a74 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2103      	movs	r1, #3
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7fe ff47 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003aba:	4603      	mov	r3, r0
 8003abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10a      	bne.n	8003ada <HAL_ADC_ConfigChannel+0x476>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2103      	movs	r1, #3
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fe ff3c 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	0e9b      	lsrs	r3, r3, #26
 8003ad4:	f003 021f 	and.w	r2, r3, #31
 8003ad8:	e017      	b.n	8003b0a <HAL_ADC_ConfigChannel+0x4a6>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2103      	movs	r1, #3
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fe ff31 	bl	8002948 <LL_ADC_GetOffsetChannel>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	fa93 f3a3 	rbit	r3, r3
 8003af0:	61fb      	str	r3, [r7, #28]
  return result;
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003afc:	2320      	movs	r3, #32
 8003afe:	e003      	b.n	8003b08 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b02:	fab3 f383 	clz	r3, r3
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d105      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0x4be>
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	0e9b      	lsrs	r3, r3, #26
 8003b1c:	f003 031f 	and.w	r3, r3, #31
 8003b20:	e011      	b.n	8003b46 <HAL_ADC_ConfigChannel+0x4e2>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	fa93 f3a3 	rbit	r3, r3
 8003b2e:	613b      	str	r3, [r7, #16]
  return result;
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8003b3a:	2320      	movs	r3, #32
 8003b3c:	e003      	b.n	8003b46 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	fab3 f383 	clz	r3, r3
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d14f      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2103      	movs	r1, #3
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fe ff8e 	bl	8002a74 <LL_ADC_SetOffsetState>
 8003b58:	e047      	b.n	8003bea <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	069b      	lsls	r3, r3, #26
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d107      	bne.n	8003b7e <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003b7c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b84:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	069b      	lsls	r3, r3, #26
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d107      	bne.n	8003ba2 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ba0:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ba8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	069b      	lsls	r3, r3, #26
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d107      	bne.n	8003bc6 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003bc4:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bcc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	069b      	lsls	r3, r3, #26
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d107      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003be8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff f8a6 	bl	8002d40 <LL_ADC_IsEnabled>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f040 81ea 	bne.w	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6818      	ldr	r0, [r3, #0]
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	6819      	ldr	r1, [r3, #0]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	461a      	mov	r2, r3
 8003c0a:	f7fe ffc7 	bl	8002b9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	4a7a      	ldr	r2, [pc, #488]	@ (8003dfc <HAL_ADC_ConfigChannel+0x798>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	f040 80e0 	bne.w	8003dda <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4977      	ldr	r1, [pc, #476]	@ (8003e00 <HAL_ADC_ConfigChannel+0x79c>)
 8003c24:	428b      	cmp	r3, r1
 8003c26:	d147      	bne.n	8003cb8 <HAL_ADC_ConfigChannel+0x654>
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4975      	ldr	r1, [pc, #468]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7a0>)
 8003c2e:	428b      	cmp	r3, r1
 8003c30:	d040      	beq.n	8003cb4 <HAL_ADC_ConfigChannel+0x650>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4974      	ldr	r1, [pc, #464]	@ (8003e08 <HAL_ADC_ConfigChannel+0x7a4>)
 8003c38:	428b      	cmp	r3, r1
 8003c3a:	d039      	beq.n	8003cb0 <HAL_ADC_ConfigChannel+0x64c>
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4972      	ldr	r1, [pc, #456]	@ (8003e0c <HAL_ADC_ConfigChannel+0x7a8>)
 8003c42:	428b      	cmp	r3, r1
 8003c44:	d032      	beq.n	8003cac <HAL_ADC_ConfigChannel+0x648>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4971      	ldr	r1, [pc, #452]	@ (8003e10 <HAL_ADC_ConfigChannel+0x7ac>)
 8003c4c:	428b      	cmp	r3, r1
 8003c4e:	d02b      	beq.n	8003ca8 <HAL_ADC_ConfigChannel+0x644>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	496f      	ldr	r1, [pc, #444]	@ (8003e14 <HAL_ADC_ConfigChannel+0x7b0>)
 8003c56:	428b      	cmp	r3, r1
 8003c58:	d024      	beq.n	8003ca4 <HAL_ADC_ConfigChannel+0x640>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	496e      	ldr	r1, [pc, #440]	@ (8003e18 <HAL_ADC_ConfigChannel+0x7b4>)
 8003c60:	428b      	cmp	r3, r1
 8003c62:	d01d      	beq.n	8003ca0 <HAL_ADC_ConfigChannel+0x63c>
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	496c      	ldr	r1, [pc, #432]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7b8>)
 8003c6a:	428b      	cmp	r3, r1
 8003c6c:	d016      	beq.n	8003c9c <HAL_ADC_ConfigChannel+0x638>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	496b      	ldr	r1, [pc, #428]	@ (8003e20 <HAL_ADC_ConfigChannel+0x7bc>)
 8003c74:	428b      	cmp	r3, r1
 8003c76:	d00f      	beq.n	8003c98 <HAL_ADC_ConfigChannel+0x634>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4969      	ldr	r1, [pc, #420]	@ (8003e24 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c7e:	428b      	cmp	r3, r1
 8003c80:	d008      	beq.n	8003c94 <HAL_ADC_ConfigChannel+0x630>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4968      	ldr	r1, [pc, #416]	@ (8003e28 <HAL_ADC_ConfigChannel+0x7c4>)
 8003c88:	428b      	cmp	r3, r1
 8003c8a:	d101      	bne.n	8003c90 <HAL_ADC_ConfigChannel+0x62c>
 8003c8c:	4b67      	ldr	r3, [pc, #412]	@ (8003e2c <HAL_ADC_ConfigChannel+0x7c8>)
 8003c8e:	e0a0      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003c90:	2300      	movs	r3, #0
 8003c92:	e09e      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003c94:	4b66      	ldr	r3, [pc, #408]	@ (8003e30 <HAL_ADC_ConfigChannel+0x7cc>)
 8003c96:	e09c      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003c98:	4b66      	ldr	r3, [pc, #408]	@ (8003e34 <HAL_ADC_ConfigChannel+0x7d0>)
 8003c9a:	e09a      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003c9c:	4b60      	ldr	r3, [pc, #384]	@ (8003e20 <HAL_ADC_ConfigChannel+0x7bc>)
 8003c9e:	e098      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003ca0:	4b5e      	ldr	r3, [pc, #376]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7b8>)
 8003ca2:	e096      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003ca4:	4b64      	ldr	r3, [pc, #400]	@ (8003e38 <HAL_ADC_ConfigChannel+0x7d4>)
 8003ca6:	e094      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003ca8:	4b64      	ldr	r3, [pc, #400]	@ (8003e3c <HAL_ADC_ConfigChannel+0x7d8>)
 8003caa:	e092      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003cac:	4b64      	ldr	r3, [pc, #400]	@ (8003e40 <HAL_ADC_ConfigChannel+0x7dc>)
 8003cae:	e090      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003cb0:	4b64      	ldr	r3, [pc, #400]	@ (8003e44 <HAL_ADC_ConfigChannel+0x7e0>)
 8003cb2:	e08e      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e08c      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4962      	ldr	r1, [pc, #392]	@ (8003e48 <HAL_ADC_ConfigChannel+0x7e4>)
 8003cbe:	428b      	cmp	r3, r1
 8003cc0:	d140      	bne.n	8003d44 <HAL_ADC_ConfigChannel+0x6e0>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	494f      	ldr	r1, [pc, #316]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7a0>)
 8003cc8:	428b      	cmp	r3, r1
 8003cca:	d039      	beq.n	8003d40 <HAL_ADC_ConfigChannel+0x6dc>
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	494d      	ldr	r1, [pc, #308]	@ (8003e08 <HAL_ADC_ConfigChannel+0x7a4>)
 8003cd2:	428b      	cmp	r3, r1
 8003cd4:	d032      	beq.n	8003d3c <HAL_ADC_ConfigChannel+0x6d8>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	494c      	ldr	r1, [pc, #304]	@ (8003e0c <HAL_ADC_ConfigChannel+0x7a8>)
 8003cdc:	428b      	cmp	r3, r1
 8003cde:	d02b      	beq.n	8003d38 <HAL_ADC_ConfigChannel+0x6d4>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	494a      	ldr	r1, [pc, #296]	@ (8003e10 <HAL_ADC_ConfigChannel+0x7ac>)
 8003ce6:	428b      	cmp	r3, r1
 8003ce8:	d024      	beq.n	8003d34 <HAL_ADC_ConfigChannel+0x6d0>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4949      	ldr	r1, [pc, #292]	@ (8003e14 <HAL_ADC_ConfigChannel+0x7b0>)
 8003cf0:	428b      	cmp	r3, r1
 8003cf2:	d01d      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x6cc>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4947      	ldr	r1, [pc, #284]	@ (8003e18 <HAL_ADC_ConfigChannel+0x7b4>)
 8003cfa:	428b      	cmp	r3, r1
 8003cfc:	d016      	beq.n	8003d2c <HAL_ADC_ConfigChannel+0x6c8>
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4946      	ldr	r1, [pc, #280]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7b8>)
 8003d04:	428b      	cmp	r3, r1
 8003d06:	d00f      	beq.n	8003d28 <HAL_ADC_ConfigChannel+0x6c4>
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4944      	ldr	r1, [pc, #272]	@ (8003e20 <HAL_ADC_ConfigChannel+0x7bc>)
 8003d0e:	428b      	cmp	r3, r1
 8003d10:	d008      	beq.n	8003d24 <HAL_ADC_ConfigChannel+0x6c0>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4944      	ldr	r1, [pc, #272]	@ (8003e28 <HAL_ADC_ConfigChannel+0x7c4>)
 8003d18:	428b      	cmp	r3, r1
 8003d1a:	d101      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x6bc>
 8003d1c:	4b43      	ldr	r3, [pc, #268]	@ (8003e2c <HAL_ADC_ConfigChannel+0x7c8>)
 8003d1e:	e058      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d20:	2300      	movs	r3, #0
 8003d22:	e056      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d24:	4b43      	ldr	r3, [pc, #268]	@ (8003e34 <HAL_ADC_ConfigChannel+0x7d0>)
 8003d26:	e054      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d28:	4b3d      	ldr	r3, [pc, #244]	@ (8003e20 <HAL_ADC_ConfigChannel+0x7bc>)
 8003d2a:	e052      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7b8>)
 8003d2e:	e050      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d30:	4b41      	ldr	r3, [pc, #260]	@ (8003e38 <HAL_ADC_ConfigChannel+0x7d4>)
 8003d32:	e04e      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d34:	4b41      	ldr	r3, [pc, #260]	@ (8003e3c <HAL_ADC_ConfigChannel+0x7d8>)
 8003d36:	e04c      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d38:	4b41      	ldr	r3, [pc, #260]	@ (8003e40 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d3a:	e04a      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d3c:	4b41      	ldr	r3, [pc, #260]	@ (8003e44 <HAL_ADC_ConfigChannel+0x7e0>)
 8003d3e:	e048      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d40:	2301      	movs	r3, #1
 8003d42:	e046      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4940      	ldr	r1, [pc, #256]	@ (8003e4c <HAL_ADC_ConfigChannel+0x7e8>)
 8003d4a:	428b      	cmp	r3, r1
 8003d4c:	d140      	bne.n	8003dd0 <HAL_ADC_ConfigChannel+0x76c>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	492c      	ldr	r1, [pc, #176]	@ (8003e04 <HAL_ADC_ConfigChannel+0x7a0>)
 8003d54:	428b      	cmp	r3, r1
 8003d56:	d039      	beq.n	8003dcc <HAL_ADC_ConfigChannel+0x768>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	492a      	ldr	r1, [pc, #168]	@ (8003e08 <HAL_ADC_ConfigChannel+0x7a4>)
 8003d5e:	428b      	cmp	r3, r1
 8003d60:	d032      	beq.n	8003dc8 <HAL_ADC_ConfigChannel+0x764>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4929      	ldr	r1, [pc, #164]	@ (8003e0c <HAL_ADC_ConfigChannel+0x7a8>)
 8003d68:	428b      	cmp	r3, r1
 8003d6a:	d02b      	beq.n	8003dc4 <HAL_ADC_ConfigChannel+0x760>
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4927      	ldr	r1, [pc, #156]	@ (8003e10 <HAL_ADC_ConfigChannel+0x7ac>)
 8003d72:	428b      	cmp	r3, r1
 8003d74:	d024      	beq.n	8003dc0 <HAL_ADC_ConfigChannel+0x75c>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4926      	ldr	r1, [pc, #152]	@ (8003e14 <HAL_ADC_ConfigChannel+0x7b0>)
 8003d7c:	428b      	cmp	r3, r1
 8003d7e:	d01d      	beq.n	8003dbc <HAL_ADC_ConfigChannel+0x758>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4924      	ldr	r1, [pc, #144]	@ (8003e18 <HAL_ADC_ConfigChannel+0x7b4>)
 8003d86:	428b      	cmp	r3, r1
 8003d88:	d016      	beq.n	8003db8 <HAL_ADC_ConfigChannel+0x754>
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4923      	ldr	r1, [pc, #140]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7b8>)
 8003d90:	428b      	cmp	r3, r1
 8003d92:	d00f      	beq.n	8003db4 <HAL_ADC_ConfigChannel+0x750>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4926      	ldr	r1, [pc, #152]	@ (8003e34 <HAL_ADC_ConfigChannel+0x7d0>)
 8003d9a:	428b      	cmp	r3, r1
 8003d9c:	d008      	beq.n	8003db0 <HAL_ADC_ConfigChannel+0x74c>
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	492b      	ldr	r1, [pc, #172]	@ (8003e50 <HAL_ADC_ConfigChannel+0x7ec>)
 8003da4:	428b      	cmp	r3, r1
 8003da6:	d101      	bne.n	8003dac <HAL_ADC_ConfigChannel+0x748>
 8003da8:	4b2a      	ldr	r3, [pc, #168]	@ (8003e54 <HAL_ADC_ConfigChannel+0x7f0>)
 8003daa:	e012      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dac:	2300      	movs	r3, #0
 8003dae:	e010      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003db0:	4b27      	ldr	r3, [pc, #156]	@ (8003e50 <HAL_ADC_ConfigChannel+0x7ec>)
 8003db2:	e00e      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003db4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e20 <HAL_ADC_ConfigChannel+0x7bc>)
 8003db6:	e00c      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003db8:	4b18      	ldr	r3, [pc, #96]	@ (8003e1c <HAL_ADC_ConfigChannel+0x7b8>)
 8003dba:	e00a      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dbc:	4b1e      	ldr	r3, [pc, #120]	@ (8003e38 <HAL_ADC_ConfigChannel+0x7d4>)
 8003dbe:	e008      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e3c <HAL_ADC_ConfigChannel+0x7d8>)
 8003dc2:	e006      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8003e40 <HAL_ADC_ConfigChannel+0x7dc>)
 8003dc6:	e004      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e44 <HAL_ADC_ConfigChannel+0x7e0>)
 8003dca:	e002      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x76e>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	f7fe fd4b 	bl	8002870 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f280 80f6 	bge.w	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a05      	ldr	r2, [pc, #20]	@ (8003e00 <HAL_ADC_ConfigChannel+0x79c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d004      	beq.n	8003df8 <HAL_ADC_ConfigChannel+0x794>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a15      	ldr	r2, [pc, #84]	@ (8003e48 <HAL_ADC_ConfigChannel+0x7e4>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d131      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x7f8>
 8003df8:	4b17      	ldr	r3, [pc, #92]	@ (8003e58 <HAL_ADC_ConfigChannel+0x7f4>)
 8003dfa:	e030      	b.n	8003e5e <HAL_ADC_ConfigChannel+0x7fa>
 8003dfc:	47ff0000 	.word	0x47ff0000
 8003e00:	40022000 	.word	0x40022000
 8003e04:	04300002 	.word	0x04300002
 8003e08:	08600004 	.word	0x08600004
 8003e0c:	0c900008 	.word	0x0c900008
 8003e10:	10c00010 	.word	0x10c00010
 8003e14:	14f00020 	.word	0x14f00020
 8003e18:	2a000400 	.word	0x2a000400
 8003e1c:	2e300800 	.word	0x2e300800
 8003e20:	32601000 	.word	0x32601000
 8003e24:	43210000 	.word	0x43210000
 8003e28:	4b840000 	.word	0x4b840000
 8003e2c:	4fb80000 	.word	0x4fb80000
 8003e30:	47520000 	.word	0x47520000
 8003e34:	36902000 	.word	0x36902000
 8003e38:	25b00200 	.word	0x25b00200
 8003e3c:	21800100 	.word	0x21800100
 8003e40:	1d500080 	.word	0x1d500080
 8003e44:	19200040 	.word	0x19200040
 8003e48:	40022100 	.word	0x40022100
 8003e4c:	58026000 	.word	0x58026000
 8003e50:	3ac04000 	.word	0x3ac04000
 8003e54:	3ef08000 	.word	0x3ef08000
 8003e58:	40022300 	.word	0x40022300
 8003e5c:	4b61      	ldr	r3, [pc, #388]	@ (8003fe4 <HAL_ADC_ConfigChannel+0x980>)
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7fe fcf8 	bl	8002854 <LL_ADC_GetCommonPathInternalCh>
 8003e64:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a5f      	ldr	r2, [pc, #380]	@ (8003fe8 <HAL_ADC_ConfigChannel+0x984>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d004      	beq.n	8003e7a <HAL_ADC_ConfigChannel+0x816>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a5d      	ldr	r2, [pc, #372]	@ (8003fec <HAL_ADC_ConfigChannel+0x988>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d10e      	bne.n	8003e98 <HAL_ADC_ConfigChannel+0x834>
 8003e7a:	485b      	ldr	r0, [pc, #364]	@ (8003fe8 <HAL_ADC_ConfigChannel+0x984>)
 8003e7c:	f7fe ff60 	bl	8002d40 <LL_ADC_IsEnabled>
 8003e80:	4604      	mov	r4, r0
 8003e82:	485a      	ldr	r0, [pc, #360]	@ (8003fec <HAL_ADC_ConfigChannel+0x988>)
 8003e84:	f7fe ff5c 	bl	8002d40 <LL_ADC_IsEnabled>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	4323      	orrs	r3, r4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	bf0c      	ite	eq
 8003e90:	2301      	moveq	r3, #1
 8003e92:	2300      	movne	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	e008      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x846>
 8003e98:	4855      	ldr	r0, [pc, #340]	@ (8003ff0 <HAL_ADC_ConfigChannel+0x98c>)
 8003e9a:	f7fe ff51 	bl	8002d40 <LL_ADC_IsEnabled>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	bf0c      	ite	eq
 8003ea4:	2301      	moveq	r3, #1
 8003ea6:	2300      	movne	r3, #0
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d07d      	beq.n	8003faa <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a50      	ldr	r2, [pc, #320]	@ (8003ff4 <HAL_ADC_ConfigChannel+0x990>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d130      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x8b6>
 8003eb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003eba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d12b      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8003ff0 <HAL_ADC_ConfigChannel+0x98c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	f040 8081 	bne.w	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a45      	ldr	r2, [pc, #276]	@ (8003fe8 <HAL_ADC_ConfigChannel+0x984>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_ADC_ConfigChannel+0x87e>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a43      	ldr	r2, [pc, #268]	@ (8003fec <HAL_ADC_ConfigChannel+0x988>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d101      	bne.n	8003ee6 <HAL_ADC_ConfigChannel+0x882>
 8003ee2:	4a45      	ldr	r2, [pc, #276]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x994>)
 8003ee4:	e000      	b.n	8003ee8 <HAL_ADC_ConfigChannel+0x884>
 8003ee6:	4a3f      	ldr	r2, [pc, #252]	@ (8003fe4 <HAL_ADC_ConfigChannel+0x980>)
 8003ee8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003eea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	f7fe fc9c 	bl	800282e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ef6:	4b41      	ldr	r3, [pc, #260]	@ (8003ffc <HAL_ADC_ConfigChannel+0x998>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	099b      	lsrs	r3, r3, #6
 8003efc:	4a40      	ldr	r2, [pc, #256]	@ (8004000 <HAL_ADC_ConfigChannel+0x99c>)
 8003efe:	fba2 2303 	umull	r2, r3, r2, r3
 8003f02:	099b      	lsrs	r3, r3, #6
 8003f04:	3301      	adds	r3, #1
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003f0a:	e002      	b.n	8003f12 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f9      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f18:	e05a      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a39      	ldr	r2, [pc, #228]	@ (8004004 <HAL_ADC_ConfigChannel+0x9a0>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d11e      	bne.n	8003f62 <HAL_ADC_ConfigChannel+0x8fe>
 8003f24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d119      	bne.n	8003f62 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a2f      	ldr	r2, [pc, #188]	@ (8003ff0 <HAL_ADC_ConfigChannel+0x98c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d14b      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a2a      	ldr	r2, [pc, #168]	@ (8003fe8 <HAL_ADC_ConfigChannel+0x984>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d004      	beq.n	8003f4c <HAL_ADC_ConfigChannel+0x8e8>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a29      	ldr	r2, [pc, #164]	@ (8003fec <HAL_ADC_ConfigChannel+0x988>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d101      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x8ec>
 8003f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x994>)
 8003f4e:	e000      	b.n	8003f52 <HAL_ADC_ConfigChannel+0x8ee>
 8003f50:	4a24      	ldr	r2, [pc, #144]	@ (8003fe4 <HAL_ADC_ConfigChannel+0x980>)
 8003f52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f54:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f7fe fc67 	bl	800282e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f60:	e036      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a28      	ldr	r2, [pc, #160]	@ (8004008 <HAL_ADC_ConfigChannel+0x9a4>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d131      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
 8003f6c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d12c      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff0 <HAL_ADC_ConfigChannel+0x98c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d127      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a18      	ldr	r2, [pc, #96]	@ (8003fe8 <HAL_ADC_ConfigChannel+0x984>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d004      	beq.n	8003f94 <HAL_ADC_ConfigChannel+0x930>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a17      	ldr	r2, [pc, #92]	@ (8003fec <HAL_ADC_ConfigChannel+0x988>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d101      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x934>
 8003f94:	4a18      	ldr	r2, [pc, #96]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x994>)
 8003f96:	e000      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x936>
 8003f98:	4a12      	ldr	r2, [pc, #72]	@ (8003fe4 <HAL_ADC_ConfigChannel+0x980>)
 8003f9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	f7fe fc43 	bl	800282e <LL_ADC_SetCommonPathInternalCh>
 8003fa8:	e012      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fae:	f043 0220 	orr.w	r2, r3, #32
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003fbc:	e008      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc2:	f043 0220 	orr.w	r2, r3, #32
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003fd8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3794      	adds	r7, #148	@ 0x94
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd90      	pop	{r4, r7, pc}
 8003fe4:	58026300 	.word	0x58026300
 8003fe8:	40022000 	.word	0x40022000
 8003fec:	40022100 	.word	0x40022100
 8003ff0:	58026000 	.word	0x58026000
 8003ff4:	c7520000 	.word	0xc7520000
 8003ff8:	40022300 	.word	0x40022300
 8003ffc:	24000008 	.word	0x24000008
 8004000:	053e2d63 	.word	0x053e2d63
 8004004:	c3210000 	.word	0xc3210000
 8004008:	cb840000 	.word	0xcb840000

0800400c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b088      	sub	sp, #32
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f7fe feda 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 8004028:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe fefc 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 8004034:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d103      	bne.n	8004044 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8098 	beq.w	8004174 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d02a      	beq.n	80040a8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	7e5b      	ldrb	r3, [r3, #25]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d126      	bne.n	80040a8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	7e1b      	ldrb	r3, [r3, #24]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d122      	bne.n	80040a8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004062:	2301      	movs	r3, #1
 8004064:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004066:	e014      	b.n	8004092 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	4a45      	ldr	r2, [pc, #276]	@ (8004180 <ADC_ConversionStop+0x174>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d90d      	bls.n	800408c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004074:	f043 0210 	orr.w	r2, r3, #16
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004080:	f043 0201 	orr.w	r2, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e074      	b.n	8004176 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	3301      	adds	r3, #1
 8004090:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800409c:	2b40      	cmp	r3, #64	@ 0x40
 800409e:	d1e3      	bne.n	8004068 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2240      	movs	r2, #64	@ 0x40
 80040a6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d014      	beq.n	80040d8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fe fe92 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00c      	beq.n	80040d8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fe fe4f 	bl	8002d66 <LL_ADC_IsDisableOngoing>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d104      	bne.n	80040d8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fe fe6e 	bl	8002db4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d014      	beq.n	8004108 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe fea2 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00c      	beq.n	8004108 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fe fe37 	bl	8002d66 <LL_ADC_IsDisableOngoing>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d104      	bne.n	8004108 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7fe fe7e 	bl	8002e04 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d005      	beq.n	800411a <ADC_ConversionStop+0x10e>
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	2b03      	cmp	r3, #3
 8004112:	d105      	bne.n	8004120 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004114:	230c      	movs	r3, #12
 8004116:	617b      	str	r3, [r7, #20]
        break;
 8004118:	e005      	b.n	8004126 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800411a:	2308      	movs	r3, #8
 800411c:	617b      	str	r3, [r7, #20]
        break;
 800411e:	e002      	b.n	8004126 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004120:	2304      	movs	r3, #4
 8004122:	617b      	str	r3, [r7, #20]
        break;
 8004124:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004126:	f7fe fb63 	bl	80027f0 <HAL_GetTick>
 800412a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800412c:	e01b      	b.n	8004166 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800412e:	f7fe fb5f 	bl	80027f0 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b05      	cmp	r3, #5
 800413a:	d914      	bls.n	8004166 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689a      	ldr	r2, [r3, #8]
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	4013      	ands	r3, r2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00d      	beq.n	8004166 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800414e:	f043 0210 	orr.w	r2, r3, #16
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800415a:	f043 0201 	orr.w	r2, r3, #1
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e007      	b.n	8004176 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	4013      	ands	r3, r2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d1dc      	bne.n	800412e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3720      	adds	r7, #32
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	000cdbff 	.word	0x000cdbff

08004184 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4618      	mov	r0, r3
 8004192:	f7fe fdd5 	bl	8002d40 <LL_ADC_IsEnabled>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d16e      	bne.n	800427a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689a      	ldr	r2, [r3, #8]
 80041a2:	4b38      	ldr	r3, [pc, #224]	@ (8004284 <ADC_Enable+0x100>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00d      	beq.n	80041c6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ae:	f043 0210 	orr.w	r2, r3, #16
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041ba:	f043 0201 	orr.w	r2, r3, #1
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e05a      	b.n	800427c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fe fd90 	bl	8002cf0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80041d0:	f7fe fb0e 	bl	80027f0 <HAL_GetTick>
 80041d4:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a2b      	ldr	r2, [pc, #172]	@ (8004288 <ADC_Enable+0x104>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d004      	beq.n	80041ea <ADC_Enable+0x66>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a29      	ldr	r2, [pc, #164]	@ (800428c <ADC_Enable+0x108>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d101      	bne.n	80041ee <ADC_Enable+0x6a>
 80041ea:	4b29      	ldr	r3, [pc, #164]	@ (8004290 <ADC_Enable+0x10c>)
 80041ec:	e000      	b.n	80041f0 <ADC_Enable+0x6c>
 80041ee:	4b29      	ldr	r3, [pc, #164]	@ (8004294 <ADC_Enable+0x110>)
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7fe fd13 	bl	8002c1c <LL_ADC_GetMultimode>
 80041f6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a23      	ldr	r2, [pc, #140]	@ (800428c <ADC_Enable+0x108>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d002      	beq.n	8004208 <ADC_Enable+0x84>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	e000      	b.n	800420a <ADC_Enable+0x86>
 8004208:	4b1f      	ldr	r3, [pc, #124]	@ (8004288 <ADC_Enable+0x104>)
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6812      	ldr	r2, [r2, #0]
 800420e:	4293      	cmp	r3, r2
 8004210:	d02c      	beq.n	800426c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d130      	bne.n	800427a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004218:	e028      	b.n	800426c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fe fd8e 	bl	8002d40 <LL_ADC_IsEnabled>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d104      	bne.n	8004234 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe fd5e 	bl	8002cf0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004234:	f7fe fadc 	bl	80027f0 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d914      	bls.n	800426c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b01      	cmp	r3, #1
 800424e:	d00d      	beq.n	800426c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004254:	f043 0210 	orr.w	r2, r3, #16
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004260:	f043 0201 	orr.w	r2, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e007      	b.n	800427c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b01      	cmp	r3, #1
 8004278:	d1cf      	bne.n	800421a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	8000003f 	.word	0x8000003f
 8004288:	40022000 	.word	0x40022000
 800428c:	40022100 	.word	0x40022100
 8004290:	40022300 	.word	0x40022300
 8004294:	58026300 	.word	0x58026300

08004298 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fe fd5e 	bl	8002d66 <LL_ADC_IsDisableOngoing>
 80042aa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7fe fd45 	bl	8002d40 <LL_ADC_IsEnabled>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d047      	beq.n	800434c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d144      	bne.n	800434c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 030d 	and.w	r3, r3, #13
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d10c      	bne.n	80042ea <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fe fd1f 	bl	8002d18 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2203      	movs	r2, #3
 80042e0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80042e2:	f7fe fa85 	bl	80027f0 <HAL_GetTick>
 80042e6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042e8:	e029      	b.n	800433e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ee:	f043 0210 	orr.w	r2, r3, #16
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042fa:	f043 0201 	orr.w	r2, r3, #1
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e023      	b.n	800434e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004306:	f7fe fa73 	bl	80027f0 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d914      	bls.n	800433e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00d      	beq.n	800433e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004326:	f043 0210 	orr.w	r2, r3, #16
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004332:	f043 0201 	orr.w	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e007      	b.n	800434e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 0301 	and.w	r3, r3, #1
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1dc      	bne.n	8004306 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
	...

08004358 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a6c      	ldr	r2, [pc, #432]	@ (8004518 <ADC_ConfigureBoostMode+0x1c0>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <ADC_ConfigureBoostMode+0x1c>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a6b      	ldr	r2, [pc, #428]	@ (800451c <ADC_ConfigureBoostMode+0x1c4>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d109      	bne.n	8004388 <ADC_ConfigureBoostMode+0x30>
 8004374:	4b6a      	ldr	r3, [pc, #424]	@ (8004520 <ADC_ConfigureBoostMode+0x1c8>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800437c:	2b00      	cmp	r3, #0
 800437e:	bf14      	ite	ne
 8004380:	2301      	movne	r3, #1
 8004382:	2300      	moveq	r3, #0
 8004384:	b2db      	uxtb	r3, r3
 8004386:	e008      	b.n	800439a <ADC_ConfigureBoostMode+0x42>
 8004388:	4b66      	ldr	r3, [pc, #408]	@ (8004524 <ADC_ConfigureBoostMode+0x1cc>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf14      	ite	ne
 8004394:	2301      	movne	r3, #1
 8004396:	2300      	moveq	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d01c      	beq.n	80043d8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800439e:	f002 fdcd 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 80043a2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80043ac:	d010      	beq.n	80043d0 <ADC_ConfigureBoostMode+0x78>
 80043ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80043b2:	d873      	bhi.n	800449c <ADC_ConfigureBoostMode+0x144>
 80043b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b8:	d002      	beq.n	80043c0 <ADC_ConfigureBoostMode+0x68>
 80043ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043be:	d16d      	bne.n	800449c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	0c1b      	lsrs	r3, r3, #16
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043cc:	60fb      	str	r3, [r7, #12]
        break;
 80043ce:	e068      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	089b      	lsrs	r3, r3, #2
 80043d4:	60fb      	str	r3, [r7, #12]
        break;
 80043d6:	e064      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80043d8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80043dc:	f04f 0100 	mov.w	r1, #0
 80043e0:	f003 ffa8 	bl	8008334 <HAL_RCCEx_GetPeriphCLKFreq>
 80043e4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80043ee:	d051      	beq.n	8004494 <ADC_ConfigureBoostMode+0x13c>
 80043f0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80043f4:	d854      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 80043f6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80043fa:	d047      	beq.n	800448c <ADC_ConfigureBoostMode+0x134>
 80043fc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004400:	d84e      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 8004402:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004406:	d03d      	beq.n	8004484 <ADC_ConfigureBoostMode+0x12c>
 8004408:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800440c:	d848      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 800440e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004412:	d033      	beq.n	800447c <ADC_ConfigureBoostMode+0x124>
 8004414:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004418:	d842      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 800441a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800441e:	d029      	beq.n	8004474 <ADC_ConfigureBoostMode+0x11c>
 8004420:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004424:	d83c      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 8004426:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800442a:	d01a      	beq.n	8004462 <ADC_ConfigureBoostMode+0x10a>
 800442c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004430:	d836      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 8004432:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004436:	d014      	beq.n	8004462 <ADC_ConfigureBoostMode+0x10a>
 8004438:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800443c:	d830      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 800443e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004442:	d00e      	beq.n	8004462 <ADC_ConfigureBoostMode+0x10a>
 8004444:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004448:	d82a      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 800444a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800444e:	d008      	beq.n	8004462 <ADC_ConfigureBoostMode+0x10a>
 8004450:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004454:	d824      	bhi.n	80044a0 <ADC_ConfigureBoostMode+0x148>
 8004456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800445a:	d002      	beq.n	8004462 <ADC_ConfigureBoostMode+0x10a>
 800445c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004460:	d11e      	bne.n	80044a0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	0c9b      	lsrs	r3, r3, #18
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004470:	60fb      	str	r3, [r7, #12]
        break;
 8004472:	e016      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	091b      	lsrs	r3, r3, #4
 8004478:	60fb      	str	r3, [r7, #12]
        break;
 800447a:	e012      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	095b      	lsrs	r3, r3, #5
 8004480:	60fb      	str	r3, [r7, #12]
        break;
 8004482:	e00e      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	099b      	lsrs	r3, r3, #6
 8004488:	60fb      	str	r3, [r7, #12]
        break;
 800448a:	e00a      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	09db      	lsrs	r3, r3, #7
 8004490:	60fb      	str	r3, [r7, #12]
        break;
 8004492:	e006      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	0a1b      	lsrs	r3, r3, #8
 8004498:	60fb      	str	r3, [r7, #12]
        break;
 800449a:	e002      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
        break;
 800449c:	bf00      	nop
 800449e:	e000      	b.n	80044a2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80044a0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	085b      	lsrs	r3, r3, #1
 80044a6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004528 <ADC_ConfigureBoostMode+0x1d0>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d808      	bhi.n	80044c2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80044be:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80044c0:	e025      	b.n	800450e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	4a19      	ldr	r2, [pc, #100]	@ (800452c <ADC_ConfigureBoostMode+0x1d4>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d80a      	bhi.n	80044e0 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044dc:	609a      	str	r2, [r3, #8]
}
 80044de:	e016      	b.n	800450e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4a13      	ldr	r2, [pc, #76]	@ (8004530 <ADC_ConfigureBoostMode+0x1d8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d80a      	bhi.n	80044fe <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044fa:	609a      	str	r2, [r3, #8]
}
 80044fc:	e007      	b.n	800450e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800450c:	609a      	str	r2, [r3, #8]
}
 800450e:	bf00      	nop
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40022000 	.word	0x40022000
 800451c:	40022100 	.word	0x40022100
 8004520:	40022300 	.word	0x40022300
 8004524:	58026300 	.word	0x58026300
 8004528:	005f5e10 	.word	0x005f5e10
 800452c:	00bebc20 	.word	0x00bebc20
 8004530:	017d7840 	.word	0x017d7840

08004534 <LL_ADC_IsEnabled>:
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b01      	cmp	r3, #1
 8004546:	d101      	bne.n	800454c <LL_ADC_IsEnabled+0x18>
 8004548:	2301      	movs	r3, #1
 800454a:	e000      	b.n	800454e <LL_ADC_IsEnabled+0x1a>
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <LL_ADC_REG_IsConversionOngoing>:
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	2b04      	cmp	r3, #4
 800456c:	d101      	bne.n	8004572 <LL_ADC_REG_IsConversionOngoing+0x18>
 800456e:	2301      	movs	r3, #1
 8004570:	e000      	b.n	8004574 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b0a3      	sub	sp, #140	@ 0x8c
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004596:	2b01      	cmp	r3, #1
 8004598:	d101      	bne.n	800459e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800459a:	2302      	movs	r3, #2
 800459c:	e0c1      	b.n	8004722 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80045a6:	2300      	movs	r3, #0
 80045a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80045aa:	2300      	movs	r3, #0
 80045ac:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a5e      	ldr	r2, [pc, #376]	@ (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d102      	bne.n	80045be <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80045b8:	4b5d      	ldr	r3, [pc, #372]	@ (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	e001      	b.n	80045c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80045be:	2300      	movs	r3, #0
 80045c0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10b      	bne.n	80045e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0a0      	b.n	8004722 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff ffb9 	bl	800455a <LL_ADC_REG_IsConversionOngoing>
 80045e8:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff ffb2 	bl	800455a <LL_ADC_REG_IsConversionOngoing>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f040 8081 	bne.w	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80045fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004602:	2b00      	cmp	r3, #0
 8004604:	d17c      	bne.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a48      	ldr	r2, [pc, #288]	@ (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d004      	beq.n	800461a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a46      	ldr	r2, [pc, #280]	@ (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d101      	bne.n	800461e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800461a:	4b46      	ldr	r3, [pc, #280]	@ (8004734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800461c:	e000      	b.n	8004620 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800461e:	4b46      	ldr	r3, [pc, #280]	@ (8004738 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004620:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d039      	beq.n	800469e <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800462a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	431a      	orrs	r2, r3
 8004638:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800463a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a3a      	ldr	r2, [pc, #232]	@ (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a39      	ldr	r2, [pc, #228]	@ (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d10e      	bne.n	800466e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004650:	4836      	ldr	r0, [pc, #216]	@ (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004652:	f7ff ff6f 	bl	8004534 <LL_ADC_IsEnabled>
 8004656:	4604      	mov	r4, r0
 8004658:	4835      	ldr	r0, [pc, #212]	@ (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800465a:	f7ff ff6b 	bl	8004534 <LL_ADC_IsEnabled>
 800465e:	4603      	mov	r3, r0
 8004660:	4323      	orrs	r3, r4
 8004662:	2b00      	cmp	r3, #0
 8004664:	bf0c      	ite	eq
 8004666:	2301      	moveq	r3, #1
 8004668:	2300      	movne	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	e008      	b.n	8004680 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800466e:	4833      	ldr	r0, [pc, #204]	@ (800473c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004670:	f7ff ff60 	bl	8004534 <LL_ADC_IsEnabled>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	bf0c      	ite	eq
 800467a:	2301      	moveq	r3, #1
 800467c:	2300      	movne	r3, #0
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b00      	cmp	r3, #0
 8004682:	d047      	beq.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004684:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	4b2d      	ldr	r3, [pc, #180]	@ (8004740 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800468a:	4013      	ands	r3, r2
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	6811      	ldr	r1, [r2, #0]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	6892      	ldr	r2, [r2, #8]
 8004694:	430a      	orrs	r2, r1
 8004696:	431a      	orrs	r2, r3
 8004698:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800469a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800469c:	e03a      	b.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800469e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1f      	ldr	r2, [pc, #124]	@ (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d004      	beq.n	80046be <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d10e      	bne.n	80046dc <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80046be:	481b      	ldr	r0, [pc, #108]	@ (800472c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80046c0:	f7ff ff38 	bl	8004534 <LL_ADC_IsEnabled>
 80046c4:	4604      	mov	r4, r0
 80046c6:	481a      	ldr	r0, [pc, #104]	@ (8004730 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80046c8:	f7ff ff34 	bl	8004534 <LL_ADC_IsEnabled>
 80046cc:	4603      	mov	r3, r0
 80046ce:	4323      	orrs	r3, r4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	e008      	b.n	80046ee <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80046dc:	4817      	ldr	r0, [pc, #92]	@ (800473c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80046de:	f7ff ff29 	bl	8004534 <LL_ADC_IsEnabled>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	bf0c      	ite	eq
 80046e8:	2301      	moveq	r3, #1
 80046ea:	2300      	movne	r3, #0
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d010      	beq.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80046f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	4b12      	ldr	r3, [pc, #72]	@ (8004740 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80046f8:	4013      	ands	r3, r2
 80046fa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80046fc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046fe:	e009      	b.n	8004714 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004704:	f043 0220 	orr.w	r2, r3, #32
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004712:	e000      	b.n	8004716 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004714:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800471e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004722:	4618      	mov	r0, r3
 8004724:	378c      	adds	r7, #140	@ 0x8c
 8004726:	46bd      	mov	sp, r7
 8004728:	bd90      	pop	{r4, r7, pc}
 800472a:	bf00      	nop
 800472c:	40022000 	.word	0x40022000
 8004730:	40022100 	.word	0x40022100
 8004734:	40022300 	.word	0x40022300
 8004738:	58026300 	.word	0x58026300
 800473c:	58026000 	.word	0x58026000
 8004740:	fffff0e0 	.word	0xfffff0e0

08004744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004754:	4b0b      	ldr	r3, [pc, #44]	@ (8004784 <__NVIC_SetPriorityGrouping+0x40>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004760:	4013      	ands	r3, r2
 8004762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800476c:	4b06      	ldr	r3, [pc, #24]	@ (8004788 <__NVIC_SetPriorityGrouping+0x44>)
 800476e:	4313      	orrs	r3, r2
 8004770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004772:	4a04      	ldr	r2, [pc, #16]	@ (8004784 <__NVIC_SetPriorityGrouping+0x40>)
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	60d3      	str	r3, [r2, #12]
}
 8004778:	bf00      	nop
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	e000ed00 	.word	0xe000ed00
 8004788:	05fa0000 	.word	0x05fa0000

0800478c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004790:	4b04      	ldr	r3, [pc, #16]	@ (80047a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	0a1b      	lsrs	r3, r3, #8
 8004796:	f003 0307 	and.w	r3, r3, #7
}
 800479a:	4618      	mov	r0, r3
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80047b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	db0b      	blt.n	80047d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047ba:	88fb      	ldrh	r3, [r7, #6]
 80047bc:	f003 021f 	and.w	r2, r3, #31
 80047c0:	4907      	ldr	r1, [pc, #28]	@ (80047e0 <__NVIC_EnableIRQ+0x38>)
 80047c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	2001      	movs	r0, #1
 80047ca:	fa00 f202 	lsl.w	r2, r0, r2
 80047ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	e000e100 	.word	0xe000e100

080047e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	6039      	str	r1, [r7, #0]
 80047ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80047f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	db0a      	blt.n	800480e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	490c      	ldr	r1, [pc, #48]	@ (8004830 <__NVIC_SetPriority+0x4c>)
 80047fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004802:	0112      	lsls	r2, r2, #4
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	440b      	add	r3, r1
 8004808:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800480c:	e00a      	b.n	8004824 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	b2da      	uxtb	r2, r3
 8004812:	4908      	ldr	r1, [pc, #32]	@ (8004834 <__NVIC_SetPriority+0x50>)
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	3b04      	subs	r3, #4
 800481c:	0112      	lsls	r2, r2, #4
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	440b      	add	r3, r1
 8004822:	761a      	strb	r2, [r3, #24]
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	e000e100 	.word	0xe000e100
 8004834:	e000ed00 	.word	0xe000ed00

08004838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004838:	b480      	push	{r7}
 800483a:	b089      	sub	sp, #36	@ 0x24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f1c3 0307 	rsb	r3, r3, #7
 8004852:	2b04      	cmp	r3, #4
 8004854:	bf28      	it	cs
 8004856:	2304      	movcs	r3, #4
 8004858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	3304      	adds	r3, #4
 800485e:	2b06      	cmp	r3, #6
 8004860:	d902      	bls.n	8004868 <NVIC_EncodePriority+0x30>
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	3b03      	subs	r3, #3
 8004866:	e000      	b.n	800486a <NVIC_EncodePriority+0x32>
 8004868:	2300      	movs	r3, #0
 800486a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800486c:	f04f 32ff 	mov.w	r2, #4294967295
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	fa02 f303 	lsl.w	r3, r2, r3
 8004876:	43da      	mvns	r2, r3
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	401a      	ands	r2, r3
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004880:	f04f 31ff 	mov.w	r1, #4294967295
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	fa01 f303 	lsl.w	r3, r1, r3
 800488a:	43d9      	mvns	r1, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004890:	4313      	orrs	r3, r2
         );
}
 8004892:	4618      	mov	r0, r3
 8004894:	3724      	adds	r7, #36	@ 0x24
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	3b01      	subs	r3, #1
 80048ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048b0:	d301      	bcc.n	80048b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048b2:	2301      	movs	r3, #1
 80048b4:	e00f      	b.n	80048d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048b6:	4a0a      	ldr	r2, [pc, #40]	@ (80048e0 <SysTick_Config+0x40>)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048be:	210f      	movs	r1, #15
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295
 80048c4:	f7ff ff8e 	bl	80047e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048c8:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <SysTick_Config+0x40>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ce:	4b04      	ldr	r3, [pc, #16]	@ (80048e0 <SysTick_Config+0x40>)
 80048d0:	2207      	movs	r2, #7
 80048d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	e000e010 	.word	0xe000e010

080048e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7ff ff29 	bl	8004744 <__NVIC_SetPriorityGrouping>
}
 80048f2:	bf00      	nop
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b086      	sub	sp, #24
 80048fe:	af00      	add	r7, sp, #0
 8004900:	4603      	mov	r3, r0
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	607a      	str	r2, [r7, #4]
 8004906:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004908:	f7ff ff40 	bl	800478c <__NVIC_GetPriorityGrouping>
 800490c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	68b9      	ldr	r1, [r7, #8]
 8004912:	6978      	ldr	r0, [r7, #20]
 8004914:	f7ff ff90 	bl	8004838 <NVIC_EncodePriority>
 8004918:	4602      	mov	r2, r0
 800491a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800491e:	4611      	mov	r1, r2
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff ff5f 	bl	80047e4 <__NVIC_SetPriority>
}
 8004926:	bf00      	nop
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}

0800492e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
 8004934:	4603      	mov	r3, r0
 8004936:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004938:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff ff33 	bl	80047a8 <__NVIC_EnableIRQ>
}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff ffa4 	bl	80048a0 <SysTick_Config>
 8004958:	4603      	mov	r3, r0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b098      	sub	sp, #96	@ 0x60
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800496c:	4a84      	ldr	r2, [pc, #528]	@ (8004b80 <HAL_FDCAN_Init+0x21c>)
 800496e:	f107 030c 	add.w	r3, r7, #12
 8004972:	4611      	mov	r1, r2
 8004974:	224c      	movs	r2, #76	@ 0x4c
 8004976:	4618      	mov	r0, r3
 8004978:	f006 f9fc 	bl	800ad74 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e1c6      	b.n	8004d14 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b84 <HAL_FDCAN_Init+0x220>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d106      	bne.n	800499e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004998:	461a      	mov	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d106      	bne.n	80049b8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7fd fc46 	bl	8002244 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	699a      	ldr	r2, [r3, #24]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0210 	bic.w	r2, r2, #16
 80049c6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049c8:	f7fd ff12 	bl	80027f0 <HAL_GetTick>
 80049cc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80049ce:	e014      	b.n	80049fa <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80049d0:	f7fd ff0e 	bl	80027f0 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b0a      	cmp	r3, #10
 80049dc:	d90d      	bls.n	80049fa <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049e4:	f043 0201 	orr.w	r2, r3, #1
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2203      	movs	r2, #3
 80049f2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e18c      	b.n	8004d14 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d0e3      	beq.n	80049d0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699a      	ldr	r2, [r3, #24]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a18:	f7fd feea 	bl	80027f0 <HAL_GetTick>
 8004a1c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004a1e:	e014      	b.n	8004a4a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004a20:	f7fd fee6 	bl	80027f0 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b0a      	cmp	r3, #10
 8004a2c:	d90d      	bls.n	8004a4a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a34:	f043 0201 	orr.w	r2, r3, #1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2203      	movs	r2, #3
 8004a42:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e164      	b.n	8004d14 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0e3      	beq.n	8004a20 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0202 	orr.w	r2, r2, #2
 8004a66:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	7c1b      	ldrb	r3, [r3, #16]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d108      	bne.n	8004a82 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	699a      	ldr	r2, [r3, #24]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a7e:	619a      	str	r2, [r3, #24]
 8004a80:	e007      	b.n	8004a92 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699a      	ldr	r2, [r3, #24]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a90:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	7c5b      	ldrb	r3, [r3, #17]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d108      	bne.n	8004aac <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	699a      	ldr	r2, [r3, #24]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004aa8:	619a      	str	r2, [r3, #24]
 8004aaa:	e007      	b.n	8004abc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004aba:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	7c9b      	ldrb	r3, [r3, #18]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d108      	bne.n	8004ad6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699a      	ldr	r2, [r3, #24]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ad2:	619a      	str	r2, [r3, #24]
 8004ad4:	e007      	b.n	8004ae6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	699a      	ldr	r2, [r3, #24]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ae4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004b0a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0210 	bic.w	r2, r2, #16
 8004b1a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d108      	bne.n	8004b36 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	699a      	ldr	r2, [r3, #24]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f042 0204 	orr.w	r2, r2, #4
 8004b32:	619a      	str	r2, [r3, #24]
 8004b34:	e030      	b.n	8004b98 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d02c      	beq.n	8004b98 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d020      	beq.n	8004b88 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699a      	ldr	r2, [r3, #24]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004b54:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	691a      	ldr	r2, [r3, #16]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f042 0210 	orr.w	r2, r2, #16
 8004b64:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	2b03      	cmp	r3, #3
 8004b6c:	d114      	bne.n	8004b98 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699a      	ldr	r2, [r3, #24]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f042 0220 	orr.w	r2, r2, #32
 8004b7c:	619a      	str	r2, [r3, #24]
 8004b7e:	e00b      	b.n	8004b98 <HAL_FDCAN_Init+0x234>
 8004b80:	0800b938 	.word	0x0800b938
 8004b84:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699a      	ldr	r2, [r3, #24]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f042 0220 	orr.w	r2, r2, #32
 8004b96:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ba8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004bb0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004bc0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004bc2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bcc:	d115      	bne.n	8004bfa <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004bdc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	3b01      	subs	r3, #1
 8004be4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004be6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004bf6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004bf8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00a      	beq.n	8004c18 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c20:	4413      	add	r3, r2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d011      	beq.n	8004c4a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004c2e:	f023 0107 	bic.w	r1, r3, #7
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	3360      	adds	r3, #96	@ 0x60
 8004c3a:	443b      	add	r3, r7
 8004c3c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d011      	beq.n	8004c76 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004c5a:	f023 0107 	bic.w	r1, r3, #7
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	3360      	adds	r3, #96	@ 0x60
 8004c66:	443b      	add	r3, r7
 8004c68:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	430a      	orrs	r2, r1
 8004c72:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d012      	beq.n	8004ca4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004c86:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	3360      	adds	r3, #96	@ 0x60
 8004c92:	443b      	add	r3, r7
 8004c94:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004c98:	011a      	lsls	r2, r3, #4
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d012      	beq.n	8004cd2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004cb4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	3360      	adds	r3, #96	@ 0x60
 8004cc0:	443b      	add	r3, r7
 8004cc2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004cc6:	021a      	lsls	r2, r3, #8
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a11      	ldr	r2, [pc, #68]	@ (8004d1c <HAL_FDCAN_Init+0x3b8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d107      	bne.n	8004cec <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f022 0203 	bic.w	r2, r2, #3
 8004cea:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fdf7 	bl	80058f8 <FDCAN_CalcultateRamBlockAddresses>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004d10:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3760      	adds	r7, #96	@ 0x60
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	4000a000 	.word	0x4000a000

08004d20 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004d30:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d002      	beq.n	8004d3e <HAL_FDCAN_ConfigFilter+0x1e>
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d157      	bne.n	8004dee <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d12b      	bne.n	8004d9e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	2b07      	cmp	r3, #7
 8004d4c:	d10d      	bne.n	8004d6a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004d5a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004d60:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004d62:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	e00e      	b.n	8004d88 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004d76:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004d7e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004d84:	4313      	orrs	r3, r2
 8004d86:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	e025      	b.n	8004dea <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	075a      	lsls	r2, r3, #29
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	2b07      	cmp	r3, #7
 8004db2:	d103      	bne.n	8004dbc <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	613b      	str	r3, [r7, #16]
 8004dba:	e006      	b.n	8004dca <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	079a      	lsls	r2, r3, #30
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	4413      	add	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	3304      	adds	r3, #4
 8004de2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	e008      	b.n	8004e00 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004df4:	f043 0202 	orr.w	r2, r3, #2
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
  }
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	371c      	adds	r7, #28
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d111      	bne.n	8004e44 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0201 	bic.w	r2, r2, #1
 8004e36:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	e008      	b.n	8004e56 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e4a:	f043 0204 	orr.w	r2, r3, #4
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
  }
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b086      	sub	sp, #24
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d141      	bne.n	8004efe <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004e82:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d109      	bne.n	8004e9e <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e90:	f043 0220 	orr.w	r2, r3, #32
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e038      	b.n	8004f10 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004ea6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d009      	beq.n	8004ec2 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eb4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e026      	b.n	8004f10 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004eca:	0c1b      	lsrs	r3, r3, #16
 8004ecc:	f003 031f 	and.w	r3, r3, #31
 8004ed0:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	68b9      	ldr	r1, [r7, #8]
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 fe93 	bl	8005c04 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8004eea:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004eee:	2201      	movs	r2, #1
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	409a      	lsls	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	e008      	b.n	8004f10 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f04:	f043 0208 	orr.w	r2, r3, #8
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
  }
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3718      	adds	r7, #24
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b08b      	sub	sp, #44	@ 0x2c
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
 8004f24:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004f26:	2300      	movs	r3, #0
 8004f28:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f30:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004f32:	7efb      	ldrb	r3, [r7, #27]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	f040 8149 	bne.w	80051cc <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2b40      	cmp	r3, #64	@ 0x40
 8004f3e:	d14c      	bne.n	8004fda <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f48:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d109      	bne.n	8004f64 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f56:	f043 0220 	orr.w	r2, r3, #32
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e13c      	b.n	80051de <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d109      	bne.n	8004f88 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f7a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e12a      	b.n	80051de <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004f90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f98:	d10a      	bne.n	8004fb0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004fa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004fa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004faa:	d101      	bne.n	8004fb0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004fac:	2301      	movs	r3, #1
 8004fae:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004fb8:	0a1b      	lsrs	r3, r3, #8
 8004fba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fbe:	69fa      	ldr	r2, [r7, #28]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fcc:	69f9      	ldr	r1, [r7, #28]
 8004fce:	fb01 f303 	mul.w	r3, r1, r3
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fd8:	e068      	b.n	80050ac <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b41      	cmp	r3, #65	@ 0x41
 8004fde:	d14c      	bne.n	800507a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004fe8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ff6:	f043 0220 	orr.w	r2, r3, #32
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e0ec      	b.n	80051de <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800500c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005010:	2b00      	cmp	r3, #0
 8005012:	d109      	bne.n	8005028 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800501a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e0da      	b.n	80051de <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005034:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005038:	d10a      	bne.n	8005050 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005042:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005046:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800504a:	d101      	bne.n	8005050 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800504c:	2301      	movs	r3, #1
 800504e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005058:	0a1b      	lsrs	r3, r3, #8
 800505a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800505e:	69fa      	ldr	r2, [r7, #28]
 8005060:	4413      	add	r3, r2
 8005062:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800506c:	69f9      	ldr	r1, [r7, #28]
 800506e:	fb01 f303 	mul.w	r3, r1, r3
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	627b      	str	r3, [r7, #36]	@ 0x24
 8005078:	e018      	b.n	80050ac <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	429a      	cmp	r2, r3
 8005082:	d309      	bcc.n	8005098 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800508a:	f043 0220 	orr.w	r2, r3, #32
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e0a2      	b.n	80051de <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050a0:	68b9      	ldr	r1, [r7, #8]
 80050a2:	fb01 f303 	mul.w	r3, r1, r3
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d107      	bne.n	80050d0 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80050c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	0c9b      	lsrs	r3, r3, #18
 80050c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	e005      	b.n	80050dc <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80050d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80050dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80050e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	3304      	adds	r3, #4
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80050fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	b29a      	uxth	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0c1b      	lsrs	r3, r3, #16
 800510a:	f003 020f 	and.w	r2, r3, #15
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800511e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800512a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	0e1b      	lsrs	r3, r3, #24
 8005130:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	0fda      	lsrs	r2, r3, #31
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	3304      	adds	r3, #4
 8005146:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800514c:	2300      	movs	r3, #0
 800514e:	623b      	str	r3, [r7, #32]
 8005150:	e00a      	b.n	8005168 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	441a      	add	r2, r3
 8005158:	6839      	ldr	r1, [r7, #0]
 800515a:	6a3b      	ldr	r3, [r7, #32]
 800515c:	440b      	add	r3, r1
 800515e:	7812      	ldrb	r2, [r2, #0]
 8005160:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	3301      	adds	r3, #1
 8005166:	623b      	str	r3, [r7, #32]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	4a1f      	ldr	r2, [pc, #124]	@ (80051ec <HAL_FDCAN_GetRxMessage+0x2d4>)
 800516e:	5cd3      	ldrb	r3, [r2, r3]
 8005170:	461a      	mov	r2, r3
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	4293      	cmp	r3, r2
 8005176:	d3ec      	bcc.n	8005152 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	2b40      	cmp	r3, #64	@ 0x40
 800517c:	d105      	bne.n	800518a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	69fa      	ldr	r2, [r7, #28]
 8005184:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8005188:	e01e      	b.n	80051c8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b41      	cmp	r3, #65	@ 0x41
 800518e:	d105      	bne.n	800519c <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	69fa      	ldr	r2, [r7, #28]
 8005196:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800519a:	e015      	b.n	80051c8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b1f      	cmp	r3, #31
 80051a0:	d808      	bhi.n	80051b4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2101      	movs	r1, #1
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	fa01 f202 	lsl.w	r2, r1, r2
 80051ae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80051b2:	e009      	b.n	80051c8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	f003 021f 	and.w	r2, r3, #31
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2101      	movs	r1, #1
 80051c0:	fa01 f202 	lsl.w	r2, r1, r2
 80051c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80051c8:	2300      	movs	r3, #0
 80051ca:	e008      	b.n	80051de <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051d2:	f043 0208 	orr.w	r2, r3, #8
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
  }
}
 80051de:	4618      	mov	r0, r3
 80051e0:	372c      	adds	r7, #44	@ 0x2c
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	0800b994 	.word	0x0800b994

080051f0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005202:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005204:	7dfb      	ldrb	r3, [r7, #23]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d002      	beq.n	8005210 <HAL_FDCAN_ActivateNotification+0x20>
 800520a:	7dfb      	ldrb	r3, [r7, #23]
 800520c:	2b02      	cmp	r3, #2
 800520e:	d155      	bne.n	80052bc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	4013      	ands	r3, r2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d108      	bne.n	8005230 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f042 0201 	orr.w	r2, r2, #1
 800522c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800522e:	e014      	b.n	800525a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	4013      	ands	r3, r2
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	429a      	cmp	r2, r3
 800523e:	d108      	bne.n	8005252 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0202 	orr.w	r2, r2, #2
 800524e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005250:	e003      	b.n	800525a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2203      	movs	r2, #3
 8005258:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005260:	2b00      	cmp	r3, #0
 8005262:	d009      	beq.n	8005278 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	430a      	orrs	r2, r1
 8005274:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800527e:	2b00      	cmp	r3, #0
 8005280:	d009      	beq.n	8005296 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	430a      	orrs	r2, r1
 8005292:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	4b0f      	ldr	r3, [pc, #60]	@ (80052dc <HAL_FDCAN_ActivateNotification+0xec>)
 80052a0:	4013      	ands	r3, r2
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	6812      	ldr	r2, [r2, #0]
 80052a6:	430b      	orrs	r3, r1
 80052a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80052aa:	4b0d      	ldr	r3, [pc, #52]	@ (80052e0 <HAL_FDCAN_ActivateNotification+0xf0>)
 80052ac:	695a      	ldr	r2, [r3, #20]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	0f9b      	lsrs	r3, r3, #30
 80052b2:	490b      	ldr	r1, [pc, #44]	@ (80052e0 <HAL_FDCAN_ActivateNotification+0xf0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80052b8:	2300      	movs	r3, #0
 80052ba:	e008      	b.n	80052ce <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052c2:	f043 0202 	orr.w	r2, r3, #2
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
  }
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	371c      	adds	r7, #28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	3fcfffff 	.word	0x3fcfffff
 80052e0:	4000a800 	.word	0x4000a800

080052e4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b096      	sub	sp, #88	@ 0x58
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80052ec:	4b9a      	ldr	r3, [pc, #616]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	079b      	lsls	r3, r3, #30
 80052f2:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80052f4:	4b98      	ldr	r3, [pc, #608]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	079b      	lsls	r3, r3, #30
 80052fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80052fc:	4013      	ands	r3, r2
 80052fe:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005306:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800530a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005312:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005314:	4013      	ands	r3, r2
 8005316:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800532c:	4013      	ands	r3, r2
 800532e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005336:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800533a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005342:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005344:	4013      	ands	r3, r2
 8005346:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800534e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8005352:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800535c:	4013      	ands	r3, r2
 800535e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005366:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800536a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005372:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005374:	4013      	ands	r3, r2
 8005376:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005386:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800538a:	0a1b      	lsrs	r3, r3, #8
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d010      	beq.n	80053b6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005396:	0a1b      	lsrs	r3, r3, #8
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00a      	beq.n	80053b6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053a8:	651a      	str	r2, [r3, #80]	@ 0x50
 80053aa:	4b6b      	ldr	r3, [pc, #428]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 fa54 	bl	800585e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80053b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053b8:	0a9b      	lsrs	r3, r3, #10
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d01d      	beq.n	80053fe <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80053c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c4:	0a9b      	lsrs	r3, r3, #10
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d017      	beq.n	80053fe <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053d6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80053e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053e2:	4013      	ands	r3, r2
 80053e4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80053f0:	4b59      	ldr	r3, [pc, #356]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80053f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 fa07 	bl	800580c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80053fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00d      	beq.n	8005420 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800540a:	4b54      	ldr	r3, [pc, #336]	@ (800555c <HAL_FDCAN_IRQHandler+0x278>)
 800540c:	400b      	ands	r3, r1
 800540e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005410:	4a51      	ldr	r2, [pc, #324]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 8005412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005414:	0f9b      	lsrs	r3, r3, #30
 8005416:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8005418:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f9c0 	bl	80057a0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00d      	beq.n	8005442 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800542c:	4b4b      	ldr	r3, [pc, #300]	@ (800555c <HAL_FDCAN_IRQHandler+0x278>)
 800542e:	400b      	ands	r3, r1
 8005430:	6513      	str	r3, [r2, #80]	@ 0x50
 8005432:	4a49      	ldr	r2, [pc, #292]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 8005434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005436:	0f9b      	lsrs	r3, r3, #30
 8005438:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800543a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f9ba 	bl	80057b6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00d      	beq.n	8005464 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800544e:	4b43      	ldr	r3, [pc, #268]	@ (800555c <HAL_FDCAN_IRQHandler+0x278>)
 8005450:	400b      	ands	r3, r1
 8005452:	6513      	str	r3, [r2, #80]	@ 0x50
 8005454:	4a40      	ldr	r2, [pc, #256]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 8005456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005458:	0f9b      	lsrs	r3, r3, #30
 800545a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800545c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f7fc fa74 	bl	800194c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00d      	beq.n	8005486 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005470:	4b3a      	ldr	r3, [pc, #232]	@ (800555c <HAL_FDCAN_IRQHandler+0x278>)
 8005472:	400b      	ands	r3, r1
 8005474:	6513      	str	r3, [r2, #80]	@ 0x50
 8005476:	4a38      	ldr	r2, [pc, #224]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 8005478:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800547a:	0f9b      	lsrs	r3, r3, #30
 800547c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800547e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 f9a3 	bl	80057cc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005488:	0adb      	lsrs	r3, r3, #11
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d010      	beq.n	80054b4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005494:	0adb      	lsrs	r3, r3, #11
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80054a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f997 	bl	80057e2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80054b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054b6:	0a5b      	lsrs	r3, r3, #9
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d01d      	beq.n	80054fc <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80054c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c2:	0a5b      	lsrs	r3, r3, #9
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d017      	beq.n	80054fc <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80054d4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054e0:	4013      	ands	r3, r2
 80054e2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054ec:	651a      	str	r2, [r3, #80]	@ 0x50
 80054ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80054f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f97d 	bl	80057f6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80054fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054fe:	0cdb      	lsrs	r3, r3, #19
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	d010      	beq.n	800552a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550a:	0cdb      	lsrs	r3, r3, #19
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00a      	beq.n	800552a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800551c:	651a      	str	r2, [r3, #80]	@ 0x50
 800551e:	4b0e      	ldr	r3, [pc, #56]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 8005520:	2200      	movs	r2, #0
 8005522:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f97c 	bl	8005822 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800552a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800552c:	0c1b      	lsrs	r3, r3, #16
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	d016      	beq.n	8005564 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005538:	0c1b      	lsrs	r3, r3, #16
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d010      	beq.n	8005564 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800554a:	651a      	str	r2, [r3, #80]	@ 0x50
 800554c:	4b02      	ldr	r3, [pc, #8]	@ (8005558 <HAL_FDCAN_IRQHandler+0x274>)
 800554e:	2200      	movs	r2, #0
 8005550:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	e004      	b.n	8005560 <HAL_FDCAN_IRQHandler+0x27c>
 8005556:	bf00      	nop
 8005558:	4000a800 	.word	0x4000a800
 800555c:	3fcfffff 	.word	0x3fcfffff
 8005560:	f000 f969 	bl	8005836 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005566:	0c9b      	lsrs	r3, r3, #18
 8005568:	f003 0301 	and.w	r3, r3, #1
 800556c:	2b00      	cmp	r3, #0
 800556e:	d010      	beq.n	8005592 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005572:	0c9b      	lsrs	r3, r3, #18
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005584:	651a      	str	r2, [r3, #80]	@ 0x50
 8005586:	4b83      	ldr	r3, [pc, #524]	@ (8005794 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005588:	2200      	movs	r2, #0
 800558a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f95c 	bl	800584a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005594:	0c5b      	lsrs	r3, r3, #17
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d015      	beq.n	80055ca <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800559e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a0:	0c5b      	lsrs	r3, r3, #17
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00f      	beq.n	80055ca <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80055b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80055b4:	4b77      	ldr	r3, [pc, #476]	@ (8005794 <HAL_FDCAN_IRQHandler+0x4b0>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80055ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00d      	beq.n	80055ec <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055d6:	4b70      	ldr	r3, [pc, #448]	@ (8005798 <HAL_FDCAN_IRQHandler+0x4b4>)
 80055d8:	400b      	ands	r3, r1
 80055da:	6513      	str	r3, [r2, #80]	@ 0x50
 80055dc:	4a6d      	ldr	r2, [pc, #436]	@ (8005794 <HAL_FDCAN_IRQHandler+0x4b0>)
 80055de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055e0:	0f9b      	lsrs	r3, r3, #30
 80055e2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80055e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f94d 	bl	8005886 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80055ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d011      	beq.n	8005616 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80055f8:	4b67      	ldr	r3, [pc, #412]	@ (8005798 <HAL_FDCAN_IRQHandler+0x4b4>)
 80055fa:	400b      	ands	r3, r1
 80055fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80055fe:	4a65      	ldr	r2, [pc, #404]	@ (8005794 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005602:	0f9b      	lsrs	r3, r3, #30
 8005604:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800560c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800560e:	431a      	orrs	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a60      	ldr	r2, [pc, #384]	@ (800579c <HAL_FDCAN_IRQHandler+0x4b8>)
 800561c:	4293      	cmp	r3, r2
 800561e:	f040 80ac 	bne.w	800577a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 80a4 	beq.w	800577a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	f003 030f 	and.w	r3, r3, #15
 800563c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005644:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005646:	4013      	ands	r3, r2
 8005648:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	6a1b      	ldr	r3, [r3, #32]
 8005650:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005654:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800565e:	4013      	ands	r3, r2
 8005660:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	6a1b      	ldr	r3, [r3, #32]
 8005668:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800566c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005676:	4013      	ands	r3, r2
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005684:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568c:	6a3a      	ldr	r2, [r7, #32]
 800568e:	4013      	ands	r3, r2
 8005690:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800569c:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	4013      	ands	r3, r2
 80056a8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80056ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d007      	beq.n	80056d0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056c6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80056c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f8e6 	bl	800589c <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d007      	beq.n	80056e6 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056dc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80056de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f8e6 	bl	80058b2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	099b      	lsrs	r3, r3, #6
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d01a      	beq.n	8005728 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	099b      	lsrs	r3, r3, #6
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d014      	beq.n	8005728 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005704:	0c1b      	lsrs	r3, r3, #16
 8005706:	b29b      	uxth	r3, r3
 8005708:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005714:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2240      	movs	r2, #64	@ 0x40
 800571c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	6939      	ldr	r1, [r7, #16]
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f8d0 	bl	80058c8 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	2b00      	cmp	r3, #0
 800572c:	d007      	beq.n	800573e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005734:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005736:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 f8d1 	bl	80058e0 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00b      	beq.n	800575c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	6a3a      	ldr	r2, [r7, #32]
 800574a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	431a      	orrs	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00b      	beq.n	800577a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	69fa      	ldr	r2, [r7, #28]
 8005768:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	431a      	orrs	r2, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005780:	2b00      	cmp	r3, #0
 8005782:	d002      	beq.n	800578a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f874 	bl	8005872 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800578a:	bf00      	nop
 800578c:	3758      	adds	r7, #88	@ 0x58
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	4000a800 	.word	0x4000a800
 8005798:	3fcfffff 	.word	0x3fcfffff
 800579c:	4000a000 	.word	0x4000a000

080057a0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80057aa:	bf00      	nop
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr

080057b6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b083      	sub	sp, #12
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
 80057be:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b083      	sub	sp, #12
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80057ea:	bf00      	nop
 80057ec:	370c      	adds	r7, #12
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b083      	sub	sp, #12
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005800:	bf00      	nop
 8005802:	370c      	adds	r7, #12
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005816:	bf00      	nop
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800582a:	bf00      	nop
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr

08005836 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005852:	bf00      	nop
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800585e:	b480      	push	{r7}
 8005860:	b083      	sub	sp, #12
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005866:	bf00      	nop
 8005868:	370c      	adds	r7, #12
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr

08005872 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005872:	b480      	push	{r7}
 8005874:	b083      	sub	sp, #12
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr

08005886 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005886:	b480      	push	{r7}
 8005888:	b083      	sub	sp, #12
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
 800588e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80058a6:	bf00      	nop
 80058a8:	370c      	adds	r7, #12
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr

080058b2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80058b2:	b480      	push	{r7}
 80058b4:	b083      	sub	sp, #12
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
 80058ba:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	3714      	adds	r7, #20
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
	...

080058f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005904:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800590e:	4ba7      	ldr	r3, [pc, #668]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005910:	4013      	ands	r3, r2
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	0091      	lsls	r1, r2, #2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6812      	ldr	r2, [r2, #0]
 800591a:	430b      	orrs	r3, r1
 800591c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005928:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005930:	041a      	lsls	r2, r3, #16
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	430a      	orrs	r2, r1
 8005938:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	4413      	add	r3, r2
 8005944:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800594e:	4b97      	ldr	r3, [pc, #604]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005950:	4013      	ands	r3, r2
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	0091      	lsls	r1, r2, #2
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	6812      	ldr	r2, [r2, #0]
 800595a:	430b      	orrs	r3, r1
 800595c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005968:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005970:	041a      	lsls	r2, r3, #16
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	4413      	add	r3, r2
 8005986:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005990:	4b86      	ldr	r3, [pc, #536]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005992:	4013      	ands	r3, r2
 8005994:	68ba      	ldr	r2, [r7, #8]
 8005996:	0091      	lsls	r1, r2, #2
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	6812      	ldr	r2, [r2, #0]
 800599c:	430b      	orrs	r3, r1
 800599e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059aa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b2:	041a      	lsls	r2, r3, #16
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	430a      	orrs	r2, r1
 80059ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80059c6:	fb02 f303 	mul.w	r3, r2, r3
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	4413      	add	r3, r2
 80059ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80059d8:	4b74      	ldr	r3, [pc, #464]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80059da:	4013      	ands	r3, r2
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	0091      	lsls	r1, r2, #2
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	6812      	ldr	r2, [r2, #0]
 80059e4:	430b      	orrs	r3, r1
 80059e6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80059f2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059fa:	041a      	lsls	r2, r3, #16
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005a0e:	fb02 f303 	mul.w	r3, r2, r3
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	4413      	add	r3, r2
 8005a16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005a20:	4b62      	ldr	r3, [pc, #392]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a22:	4013      	ands	r3, r2
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	0091      	lsls	r1, r2, #2
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	430b      	orrs	r3, r1
 8005a2e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005a3a:	fb02 f303 	mul.w	r3, r2, r3
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	4413      	add	r3, r2
 8005a42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005a4c:	4b57      	ldr	r3, [pc, #348]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a4e:	4013      	ands	r3, r2
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	0091      	lsls	r1, r2, #2
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	430b      	orrs	r3, r1
 8005a5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a66:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a6e:	041a      	lsls	r2, r3, #16
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a7e:	005b      	lsls	r3, r3, #1
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	4413      	add	r3, r2
 8005a84:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005a8e:	4b47      	ldr	r3, [pc, #284]	@ (8005bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a90:	4013      	ands	r3, r2
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	0091      	lsls	r1, r2, #2
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	6812      	ldr	r2, [r2, #0]
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005aa8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab0:	041a      	lsls	r2, r3, #16
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005ac4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005acc:	061a      	lsls	r2, r3, #24
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005adc:	4b34      	ldr	r3, [pc, #208]	@ (8005bb0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005ade:	4413      	add	r3, r2
 8005ae0:	009a      	lsls	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	441a      	add	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	441a      	add	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0e:	6879      	ldr	r1, [r7, #4]
 8005b10:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005b12:	fb01 f303 	mul.w	r3, r1, r3
 8005b16:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005b18:	441a      	add	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b26:	6879      	ldr	r1, [r7, #4]
 8005b28:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005b2a:	fb01 f303 	mul.w	r3, r1, r3
 8005b2e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005b30:	441a      	add	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b3e:	6879      	ldr	r1, [r7, #4]
 8005b40:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005b42:	fb01 f303 	mul.w	r3, r1, r3
 8005b46:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005b48:	441a      	add	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b5a:	00db      	lsls	r3, r3, #3
 8005b5c:	441a      	add	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b6e:	6879      	ldr	r1, [r7, #4]
 8005b70:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005b72:	fb01 f303 	mul.w	r3, r1, r3
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	441a      	add	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b8a:	6879      	ldr	r1, [r7, #4]
 8005b8c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005b8e:	fb01 f303 	mul.w	r3, r1, r3
 8005b92:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005b94:	441a      	add	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba2:	4a04      	ldr	r2, [pc, #16]	@ (8005bb4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d915      	bls.n	8005bd4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005ba8:	e006      	b.n	8005bb8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005baa:	bf00      	nop
 8005bac:	ffff0003 	.word	0xffff0003
 8005bb0:	10002b00 	.word	0x10002b00
 8005bb4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bbe:	f043 0220 	orr.w	r2, r3, #32
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2203      	movs	r2, #3
 8005bcc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e010      	b.n	8005bf6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bd8:	60fb      	str	r3, [r7, #12]
 8005bda:	e005      	b.n	8005be8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	3304      	adds	r3, #4
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d3f3      	bcc.n	8005bdc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3714      	adds	r7, #20
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop

08005c04 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b089      	sub	sp, #36	@ 0x24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
 8005c10:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10a      	bne.n	8005c30 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005c22:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	e00a      	b.n	8005c46 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005c38:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005c3e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c44:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c50:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005c56:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005c5c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c72:	6839      	ldr	r1, [r7, #0]
 8005c74:	fb01 f303 	mul.w	r3, r1, r3
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	3304      	adds	r3, #4
 8005c88:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	3304      	adds	r3, #4
 8005c94:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005c96:	2300      	movs	r3, #0
 8005c98:	617b      	str	r3, [r7, #20]
 8005c9a:	e020      	b.n	8005cde <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	3303      	adds	r3, #3
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	3302      	adds	r3, #2
 8005cac:	6879      	ldr	r1, [r7, #4]
 8005cae:	440b      	add	r3, r1
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005cb4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	440b      	add	r3, r1
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005cc2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005cc4:	6879      	ldr	r1, [r7, #4]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	440a      	add	r2, r1
 8005cca:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005ccc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	3304      	adds	r3, #4
 8005cd6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	617b      	str	r3, [r7, #20]
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	4a06      	ldr	r2, [pc, #24]	@ (8005cfc <FDCAN_CopyMessageToRAM+0xf8>)
 8005ce4:	5cd3      	ldrb	r3, [r2, r3]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d3d6      	bcc.n	8005c9c <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005cee:	bf00      	nop
 8005cf0:	bf00      	nop
 8005cf2:	3724      	adds	r7, #36	@ 0x24
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	0800b994 	.word	0x0800b994

08005d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b089      	sub	sp, #36	@ 0x24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005d0e:	4b86      	ldr	r3, [pc, #536]	@ (8005f28 <HAL_GPIO_Init+0x228>)
 8005d10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005d12:	e18c      	b.n	800602e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	2101      	movs	r1, #1
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d20:	4013      	ands	r3, r2
 8005d22:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 817e 	beq.w	8006028 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f003 0303 	and.w	r3, r3, #3
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d005      	beq.n	8005d44 <HAL_GPIO_Init+0x44>
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f003 0303 	and.w	r3, r3, #3
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d130      	bne.n	8005da6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	2203      	movs	r2, #3
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	68da      	ldr	r2, [r3, #12]
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	fa02 f303 	lsl.w	r3, r2, r3
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d82:	43db      	mvns	r3, r3
 8005d84:	69ba      	ldr	r2, [r7, #24]
 8005d86:	4013      	ands	r3, r2
 8005d88:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	091b      	lsrs	r3, r3, #4
 8005d90:	f003 0201 	and.w	r2, r3, #1
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	69ba      	ldr	r2, [r7, #24]
 8005da4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f003 0303 	and.w	r3, r3, #3
 8005dae:	2b03      	cmp	r3, #3
 8005db0:	d017      	beq.n	8005de2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	2203      	movs	r2, #3
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	43db      	mvns	r3, r3
 8005dc4:	69ba      	ldr	r2, [r7, #24]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	689a      	ldr	r2, [r3, #8]
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d123      	bne.n	8005e36 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	08da      	lsrs	r2, r3, #3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	3208      	adds	r2, #8
 8005df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	220f      	movs	r2, #15
 8005e06:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0a:	43db      	mvns	r3, r3
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	691a      	ldr	r2, [r3, #16]
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	f003 0307 	and.w	r3, r3, #7
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	08da      	lsrs	r2, r3, #3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	3208      	adds	r2, #8
 8005e30:	69b9      	ldr	r1, [r7, #24]
 8005e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	005b      	lsls	r3, r3, #1
 8005e40:	2203      	movs	r2, #3
 8005e42:	fa02 f303 	lsl.w	r3, r2, r3
 8005e46:	43db      	mvns	r3, r3
 8005e48:	69ba      	ldr	r2, [r7, #24]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f003 0203 	and.w	r2, r3, #3
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5e:	69ba      	ldr	r2, [r7, #24]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 80d8 	beq.w	8006028 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e78:	4b2c      	ldr	r3, [pc, #176]	@ (8005f2c <HAL_GPIO_Init+0x22c>)
 8005e7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8005f2c <HAL_GPIO_Init+0x22c>)
 8005e80:	f043 0302 	orr.w	r3, r3, #2
 8005e84:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005e88:	4b28      	ldr	r3, [pc, #160]	@ (8005f2c <HAL_GPIO_Init+0x22c>)
 8005e8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e96:	4a26      	ldr	r2, [pc, #152]	@ (8005f30 <HAL_GPIO_Init+0x230>)
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	089b      	lsrs	r3, r3, #2
 8005e9c:	3302      	adds	r3, #2
 8005e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	f003 0303 	and.w	r3, r3, #3
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	220f      	movs	r2, #15
 8005eae:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb2:	43db      	mvns	r3, r3
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8005f34 <HAL_GPIO_Init+0x234>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d04a      	beq.n	8005f58 <HAL_GPIO_Init+0x258>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8005f38 <HAL_GPIO_Init+0x238>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d02b      	beq.n	8005f22 <HAL_GPIO_Init+0x222>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f3c <HAL_GPIO_Init+0x23c>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d025      	beq.n	8005f1e <HAL_GPIO_Init+0x21e>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8005f40 <HAL_GPIO_Init+0x240>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d01f      	beq.n	8005f1a <HAL_GPIO_Init+0x21a>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a19      	ldr	r2, [pc, #100]	@ (8005f44 <HAL_GPIO_Init+0x244>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d019      	beq.n	8005f16 <HAL_GPIO_Init+0x216>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a18      	ldr	r2, [pc, #96]	@ (8005f48 <HAL_GPIO_Init+0x248>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d013      	beq.n	8005f12 <HAL_GPIO_Init+0x212>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a17      	ldr	r2, [pc, #92]	@ (8005f4c <HAL_GPIO_Init+0x24c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00d      	beq.n	8005f0e <HAL_GPIO_Init+0x20e>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a16      	ldr	r2, [pc, #88]	@ (8005f50 <HAL_GPIO_Init+0x250>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d007      	beq.n	8005f0a <HAL_GPIO_Init+0x20a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a15      	ldr	r2, [pc, #84]	@ (8005f54 <HAL_GPIO_Init+0x254>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d101      	bne.n	8005f06 <HAL_GPIO_Init+0x206>
 8005f02:	2309      	movs	r3, #9
 8005f04:	e029      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f06:	230a      	movs	r3, #10
 8005f08:	e027      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f0a:	2307      	movs	r3, #7
 8005f0c:	e025      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f0e:	2306      	movs	r3, #6
 8005f10:	e023      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f12:	2305      	movs	r3, #5
 8005f14:	e021      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f16:	2304      	movs	r3, #4
 8005f18:	e01f      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e01d      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	e01b      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f22:	2301      	movs	r3, #1
 8005f24:	e019      	b.n	8005f5a <HAL_GPIO_Init+0x25a>
 8005f26:	bf00      	nop
 8005f28:	58000080 	.word	0x58000080
 8005f2c:	58024400 	.word	0x58024400
 8005f30:	58000400 	.word	0x58000400
 8005f34:	58020000 	.word	0x58020000
 8005f38:	58020400 	.word	0x58020400
 8005f3c:	58020800 	.word	0x58020800
 8005f40:	58020c00 	.word	0x58020c00
 8005f44:	58021000 	.word	0x58021000
 8005f48:	58021400 	.word	0x58021400
 8005f4c:	58021800 	.word	0x58021800
 8005f50:	58021c00 	.word	0x58021c00
 8005f54:	58022400 	.word	0x58022400
 8005f58:	2300      	movs	r3, #0
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	f002 0203 	and.w	r2, r2, #3
 8005f60:	0092      	lsls	r2, r2, #2
 8005f62:	4093      	lsls	r3, r2
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f6a:	4938      	ldr	r1, [pc, #224]	@ (800604c <HAL_GPIO_Init+0x34c>)
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	089b      	lsrs	r3, r3, #2
 8005f70:	3302      	adds	r3, #2
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	43db      	mvns	r3, r3
 8005f84:	69ba      	ldr	r2, [r7, #24]
 8005f86:	4013      	ands	r3, r2
 8005f88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d003      	beq.n	8005f9e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005f9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	43db      	mvns	r3, r3
 8005fb2:	69ba      	ldr	r2, [r7, #24]
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d003      	beq.n	8005fcc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005fcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	69ba      	ldr	r2, [r7, #24]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d003      	beq.n	8005ff8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	69ba      	ldr	r2, [r7, #24]
 8005ffc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	43db      	mvns	r3, r3
 8006008:	69ba      	ldr	r2, [r7, #24]
 800600a:	4013      	ands	r3, r2
 800600c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800601a:	69ba      	ldr	r2, [r7, #24]
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	4313      	orrs	r3, r2
 8006020:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	3301      	adds	r3, #1
 800602c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	fa22 f303 	lsr.w	r3, r2, r3
 8006038:	2b00      	cmp	r3, #0
 800603a:	f47f ae6b 	bne.w	8005d14 <HAL_GPIO_Init+0x14>
  }
}
 800603e:	bf00      	nop
 8006040:	bf00      	nop
 8006042:	3724      	adds	r7, #36	@ 0x24
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	58000400 	.word	0x58000400

08006050 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	460b      	mov	r3, r1
 800605a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	887b      	ldrh	r3, [r7, #2]
 8006062:	4013      	ands	r3, r2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d002      	beq.n	800606e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006068:	2301      	movs	r3, #1
 800606a:	73fb      	strb	r3, [r7, #15]
 800606c:	e001      	b.n	8006072 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800606e:	2300      	movs	r3, #0
 8006070:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006072:	7bfb      	ldrb	r3, [r7, #15]
}
 8006074:	4618      	mov	r0, r3
 8006076:	3714      	adds	r7, #20
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	460b      	mov	r3, r1
 800608a:	807b      	strh	r3, [r7, #2]
 800608c:	4613      	mov	r3, r2
 800608e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006090:	787b      	ldrb	r3, [r7, #1]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006096:	887a      	ldrh	r2, [r7, #2]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800609c:	e003      	b.n	80060a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800609e:	887b      	ldrh	r3, [r7, #2]
 80060a0:	041a      	lsls	r2, r3, #16
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	619a      	str	r2, [r3, #24]
}
 80060a6:	bf00      	nop
 80060a8:	370c      	adds	r7, #12
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
	...

080060b4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80060bc:	4b19      	ldr	r3, [pc, #100]	@ (8006124 <HAL_PWREx_ConfigSupply+0x70>)
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f003 0304 	and.w	r3, r3, #4
 80060c4:	2b04      	cmp	r3, #4
 80060c6:	d00a      	beq.n	80060de <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80060c8:	4b16      	ldr	r3, [pc, #88]	@ (8006124 <HAL_PWREx_ConfigSupply+0x70>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f003 0307 	and.w	r3, r3, #7
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d001      	beq.n	80060da <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e01f      	b.n	800611a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80060da:	2300      	movs	r3, #0
 80060dc:	e01d      	b.n	800611a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80060de:	4b11      	ldr	r3, [pc, #68]	@ (8006124 <HAL_PWREx_ConfigSupply+0x70>)
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f023 0207 	bic.w	r2, r3, #7
 80060e6:	490f      	ldr	r1, [pc, #60]	@ (8006124 <HAL_PWREx_ConfigSupply+0x70>)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80060ee:	f7fc fb7f 	bl	80027f0 <HAL_GetTick>
 80060f2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80060f4:	e009      	b.n	800610a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80060f6:	f7fc fb7b 	bl	80027f0 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006104:	d901      	bls.n	800610a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e007      	b.n	800611a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800610a:	4b06      	ldr	r3, [pc, #24]	@ (8006124 <HAL_PWREx_ConfigSupply+0x70>)
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006116:	d1ee      	bne.n	80060f6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	58024800 	.word	0x58024800

08006128 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b08c      	sub	sp, #48	@ 0x30
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e3c8      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0301 	and.w	r3, r3, #1
 8006142:	2b00      	cmp	r3, #0
 8006144:	f000 8087 	beq.w	8006256 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006148:	4b88      	ldr	r3, [pc, #544]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006152:	4b86      	ldr	r3, [pc, #536]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006156:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615a:	2b10      	cmp	r3, #16
 800615c:	d007      	beq.n	800616e <HAL_RCC_OscConfig+0x46>
 800615e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006160:	2b18      	cmp	r3, #24
 8006162:	d110      	bne.n	8006186 <HAL_RCC_OscConfig+0x5e>
 8006164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006166:	f003 0303 	and.w	r3, r3, #3
 800616a:	2b02      	cmp	r3, #2
 800616c:	d10b      	bne.n	8006186 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800616e:	4b7f      	ldr	r3, [pc, #508]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d06c      	beq.n	8006254 <HAL_RCC_OscConfig+0x12c>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d168      	bne.n	8006254 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e3a2      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800618e:	d106      	bne.n	800619e <HAL_RCC_OscConfig+0x76>
 8006190:	4b76      	ldr	r3, [pc, #472]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a75      	ldr	r2, [pc, #468]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	e02e      	b.n	80061fc <HAL_RCC_OscConfig+0xd4>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d10c      	bne.n	80061c0 <HAL_RCC_OscConfig+0x98>
 80061a6:	4b71      	ldr	r3, [pc, #452]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a70      	ldr	r2, [pc, #448]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061b0:	6013      	str	r3, [r2, #0]
 80061b2:	4b6e      	ldr	r3, [pc, #440]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a6d      	ldr	r2, [pc, #436]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061bc:	6013      	str	r3, [r2, #0]
 80061be:	e01d      	b.n	80061fc <HAL_RCC_OscConfig+0xd4>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061c8:	d10c      	bne.n	80061e4 <HAL_RCC_OscConfig+0xbc>
 80061ca:	4b68      	ldr	r3, [pc, #416]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a67      	ldr	r2, [pc, #412]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061d4:	6013      	str	r3, [r2, #0]
 80061d6:	4b65      	ldr	r3, [pc, #404]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a64      	ldr	r2, [pc, #400]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061e0:	6013      	str	r3, [r2, #0]
 80061e2:	e00b      	b.n	80061fc <HAL_RCC_OscConfig+0xd4>
 80061e4:	4b61      	ldr	r3, [pc, #388]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a60      	ldr	r2, [pc, #384]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061ee:	6013      	str	r3, [r2, #0]
 80061f0:	4b5e      	ldr	r3, [pc, #376]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a5d      	ldr	r2, [pc, #372]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80061f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d013      	beq.n	800622c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006204:	f7fc faf4 	bl	80027f0 <HAL_GetTick>
 8006208:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800620a:	e008      	b.n	800621e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800620c:	f7fc faf0 	bl	80027f0 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	2b64      	cmp	r3, #100	@ 0x64
 8006218:	d901      	bls.n	800621e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e356      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800621e:	4b53      	ldr	r3, [pc, #332]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d0f0      	beq.n	800620c <HAL_RCC_OscConfig+0xe4>
 800622a:	e014      	b.n	8006256 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622c:	f7fc fae0 	bl	80027f0 <HAL_GetTick>
 8006230:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006234:	f7fc fadc 	bl	80027f0 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b64      	cmp	r3, #100	@ 0x64
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e342      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006246:	4b49      	ldr	r3, [pc, #292]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f0      	bne.n	8006234 <HAL_RCC_OscConfig+0x10c>
 8006252:	e000      	b.n	8006256 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	f000 808c 	beq.w	800637c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006264:	4b41      	ldr	r3, [pc, #260]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800626c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800626e:	4b3f      	ldr	r3, [pc, #252]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006272:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d007      	beq.n	800628a <HAL_RCC_OscConfig+0x162>
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	2b18      	cmp	r3, #24
 800627e:	d137      	bne.n	80062f0 <HAL_RCC_OscConfig+0x1c8>
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d132      	bne.n	80062f0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800628a:	4b38      	ldr	r3, [pc, #224]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0304 	and.w	r3, r3, #4
 8006292:	2b00      	cmp	r3, #0
 8006294:	d005      	beq.n	80062a2 <HAL_RCC_OscConfig+0x17a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e314      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80062a2:	4b32      	ldr	r3, [pc, #200]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f023 0219 	bic.w	r2, r3, #25
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	492f      	ldr	r1, [pc, #188]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80062b0:	4313      	orrs	r3, r2
 80062b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b4:	f7fc fa9c 	bl	80027f0 <HAL_GetTick>
 80062b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062ba:	e008      	b.n	80062ce <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062bc:	f7fc fa98 	bl	80027f0 <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d901      	bls.n	80062ce <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e2fe      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062ce:	4b27      	ldr	r3, [pc, #156]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0f0      	beq.n	80062bc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062da:	4b24      	ldr	r3, [pc, #144]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	061b      	lsls	r3, r3, #24
 80062e8:	4920      	ldr	r1, [pc, #128]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062ee:	e045      	b.n	800637c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d026      	beq.n	8006346 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80062f8:	4b1c      	ldr	r3, [pc, #112]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f023 0219 	bic.w	r2, r3, #25
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	4919      	ldr	r1, [pc, #100]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006306:	4313      	orrs	r3, r2
 8006308:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800630a:	f7fc fa71 	bl	80027f0 <HAL_GetTick>
 800630e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006310:	e008      	b.n	8006324 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006312:	f7fc fa6d 	bl	80027f0 <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	2b02      	cmp	r3, #2
 800631e:	d901      	bls.n	8006324 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006320:	2303      	movs	r3, #3
 8006322:	e2d3      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006324:	4b11      	ldr	r3, [pc, #68]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0304 	and.w	r3, r3, #4
 800632c:	2b00      	cmp	r3, #0
 800632e:	d0f0      	beq.n	8006312 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006330:	4b0e      	ldr	r3, [pc, #56]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	691b      	ldr	r3, [r3, #16]
 800633c:	061b      	lsls	r3, r3, #24
 800633e:	490b      	ldr	r1, [pc, #44]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006340:	4313      	orrs	r3, r2
 8006342:	604b      	str	r3, [r1, #4]
 8006344:	e01a      	b.n	800637c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006346:	4b09      	ldr	r3, [pc, #36]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a08      	ldr	r2, [pc, #32]	@ (800636c <HAL_RCC_OscConfig+0x244>)
 800634c:	f023 0301 	bic.w	r3, r3, #1
 8006350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006352:	f7fc fa4d 	bl	80027f0 <HAL_GetTick>
 8006356:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006358:	e00a      	b.n	8006370 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800635a:	f7fc fa49 	bl	80027f0 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d903      	bls.n	8006370 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e2af      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
 800636c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006370:	4b96      	ldr	r3, [pc, #600]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1ee      	bne.n	800635a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0310 	and.w	r3, r3, #16
 8006384:	2b00      	cmp	r3, #0
 8006386:	d06a      	beq.n	800645e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006388:	4b90      	ldr	r3, [pc, #576]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006390:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006392:	4b8e      	ldr	r3, [pc, #568]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006396:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	2b08      	cmp	r3, #8
 800639c:	d007      	beq.n	80063ae <HAL_RCC_OscConfig+0x286>
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	2b18      	cmp	r3, #24
 80063a2:	d11b      	bne.n	80063dc <HAL_RCC_OscConfig+0x2b4>
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	f003 0303 	and.w	r3, r3, #3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d116      	bne.n	80063dc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80063ae:	4b87      	ldr	r3, [pc, #540]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d005      	beq.n	80063c6 <HAL_RCC_OscConfig+0x29e>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	2b80      	cmp	r3, #128	@ 0x80
 80063c0:	d001      	beq.n	80063c6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e282      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80063c6:	4b81      	ldr	r3, [pc, #516]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	061b      	lsls	r3, r3, #24
 80063d4:	497d      	ldr	r1, [pc, #500]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80063da:	e040      	b.n	800645e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d023      	beq.n	800642c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80063e4:	4b79      	ldr	r3, [pc, #484]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a78      	ldr	r2, [pc, #480]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80063ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f0:	f7fc f9fe 	bl	80027f0 <HAL_GetTick>
 80063f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80063f6:	e008      	b.n	800640a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80063f8:	f7fc f9fa 	bl	80027f0 <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	2b02      	cmp	r3, #2
 8006404:	d901      	bls.n	800640a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e260      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800640a:	4b70      	ldr	r3, [pc, #448]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0f0      	beq.n	80063f8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006416:	4b6d      	ldr	r3, [pc, #436]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	061b      	lsls	r3, r3, #24
 8006424:	4969      	ldr	r1, [pc, #420]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006426:	4313      	orrs	r3, r2
 8006428:	60cb      	str	r3, [r1, #12]
 800642a:	e018      	b.n	800645e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800642c:	4b67      	ldr	r3, [pc, #412]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a66      	ldr	r2, [pc, #408]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006432:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006438:	f7fc f9da 	bl	80027f0 <HAL_GetTick>
 800643c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006440:	f7fc f9d6 	bl	80027f0 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e23c      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006452:	4b5e      	ldr	r3, [pc, #376]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1f0      	bne.n	8006440 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0308 	and.w	r3, r3, #8
 8006466:	2b00      	cmp	r3, #0
 8006468:	d036      	beq.n	80064d8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d019      	beq.n	80064a6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006472:	4b56      	ldr	r3, [pc, #344]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006474:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006476:	4a55      	ldr	r2, [pc, #340]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006478:	f043 0301 	orr.w	r3, r3, #1
 800647c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800647e:	f7fc f9b7 	bl	80027f0 <HAL_GetTick>
 8006482:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006484:	e008      	b.n	8006498 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006486:	f7fc f9b3 	bl	80027f0 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648e:	1ad3      	subs	r3, r2, r3
 8006490:	2b02      	cmp	r3, #2
 8006492:	d901      	bls.n	8006498 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e219      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006498:	4b4c      	ldr	r3, [pc, #304]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 800649a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d0f0      	beq.n	8006486 <HAL_RCC_OscConfig+0x35e>
 80064a4:	e018      	b.n	80064d8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064a6:	4b49      	ldr	r3, [pc, #292]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80064a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064aa:	4a48      	ldr	r2, [pc, #288]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80064ac:	f023 0301 	bic.w	r3, r3, #1
 80064b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b2:	f7fc f99d 	bl	80027f0 <HAL_GetTick>
 80064b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80064b8:	e008      	b.n	80064cc <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064ba:	f7fc f999 	bl	80027f0 <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d901      	bls.n	80064cc <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e1ff      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80064cc:	4b3f      	ldr	r3, [pc, #252]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80064ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1f0      	bne.n	80064ba <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0320 	and.w	r3, r3, #32
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d036      	beq.n	8006552 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d019      	beq.n	8006520 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80064ec:	4b37      	ldr	r3, [pc, #220]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a36      	ldr	r2, [pc, #216]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80064f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80064f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80064f8:	f7fc f97a 	bl	80027f0 <HAL_GetTick>
 80064fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064fe:	e008      	b.n	8006512 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006500:	f7fc f976 	bl	80027f0 <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	2b02      	cmp	r3, #2
 800650c:	d901      	bls.n	8006512 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e1dc      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006512:	4b2e      	ldr	r3, [pc, #184]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d0f0      	beq.n	8006500 <HAL_RCC_OscConfig+0x3d8>
 800651e:	e018      	b.n	8006552 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006520:	4b2a      	ldr	r3, [pc, #168]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a29      	ldr	r2, [pc, #164]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006526:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800652a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800652c:	f7fc f960 	bl	80027f0 <HAL_GetTick>
 8006530:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006534:	f7fc f95c 	bl	80027f0 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b02      	cmp	r3, #2
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e1c2      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006546:	4b21      	ldr	r3, [pc, #132]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1f0      	bne.n	8006534 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 0304 	and.w	r3, r3, #4
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 8086 	beq.w	800666c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006560:	4b1b      	ldr	r3, [pc, #108]	@ (80065d0 <HAL_RCC_OscConfig+0x4a8>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a1a      	ldr	r2, [pc, #104]	@ (80065d0 <HAL_RCC_OscConfig+0x4a8>)
 8006566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800656a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800656c:	f7fc f940 	bl	80027f0 <HAL_GetTick>
 8006570:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006572:	e008      	b.n	8006586 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006574:	f7fc f93c 	bl	80027f0 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	2b64      	cmp	r3, #100	@ 0x64
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e1a2      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006586:	4b12      	ldr	r3, [pc, #72]	@ (80065d0 <HAL_RCC_OscConfig+0x4a8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658e:	2b00      	cmp	r3, #0
 8006590:	d0f0      	beq.n	8006574 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b01      	cmp	r3, #1
 8006598:	d106      	bne.n	80065a8 <HAL_RCC_OscConfig+0x480>
 800659a:	4b0c      	ldr	r3, [pc, #48]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 800659c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659e:	4a0b      	ldr	r2, [pc, #44]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80065a0:	f043 0301 	orr.w	r3, r3, #1
 80065a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80065a6:	e032      	b.n	800660e <HAL_RCC_OscConfig+0x4e6>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d111      	bne.n	80065d4 <HAL_RCC_OscConfig+0x4ac>
 80065b0:	4b06      	ldr	r3, [pc, #24]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80065b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b4:	4a05      	ldr	r2, [pc, #20]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80065b6:	f023 0301 	bic.w	r3, r3, #1
 80065ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80065bc:	4b03      	ldr	r3, [pc, #12]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80065be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c0:	4a02      	ldr	r2, [pc, #8]	@ (80065cc <HAL_RCC_OscConfig+0x4a4>)
 80065c2:	f023 0304 	bic.w	r3, r3, #4
 80065c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80065c8:	e021      	b.n	800660e <HAL_RCC_OscConfig+0x4e6>
 80065ca:	bf00      	nop
 80065cc:	58024400 	.word	0x58024400
 80065d0:	58024800 	.word	0x58024800
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	2b05      	cmp	r3, #5
 80065da:	d10c      	bne.n	80065f6 <HAL_RCC_OscConfig+0x4ce>
 80065dc:	4b83      	ldr	r3, [pc, #524]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80065de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e0:	4a82      	ldr	r2, [pc, #520]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80065e2:	f043 0304 	orr.w	r3, r3, #4
 80065e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80065e8:	4b80      	ldr	r3, [pc, #512]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80065ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ec:	4a7f      	ldr	r2, [pc, #508]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80065ee:	f043 0301 	orr.w	r3, r3, #1
 80065f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80065f4:	e00b      	b.n	800660e <HAL_RCC_OscConfig+0x4e6>
 80065f6:	4b7d      	ldr	r3, [pc, #500]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80065f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fa:	4a7c      	ldr	r2, [pc, #496]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80065fc:	f023 0301 	bic.w	r3, r3, #1
 8006600:	6713      	str	r3, [r2, #112]	@ 0x70
 8006602:	4b7a      	ldr	r3, [pc, #488]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006606:	4a79      	ldr	r2, [pc, #484]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006608:	f023 0304 	bic.w	r3, r3, #4
 800660c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d015      	beq.n	8006642 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006616:	f7fc f8eb 	bl	80027f0 <HAL_GetTick>
 800661a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800661c:	e00a      	b.n	8006634 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800661e:	f7fc f8e7 	bl	80027f0 <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	f241 3288 	movw	r2, #5000	@ 0x1388
 800662c:	4293      	cmp	r3, r2
 800662e:	d901      	bls.n	8006634 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006630:	2303      	movs	r3, #3
 8006632:	e14b      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006634:	4b6d      	ldr	r3, [pc, #436]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006638:	f003 0302 	and.w	r3, r3, #2
 800663c:	2b00      	cmp	r3, #0
 800663e:	d0ee      	beq.n	800661e <HAL_RCC_OscConfig+0x4f6>
 8006640:	e014      	b.n	800666c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006642:	f7fc f8d5 	bl	80027f0 <HAL_GetTick>
 8006646:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006648:	e00a      	b.n	8006660 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800664a:	f7fc f8d1 	bl	80027f0 <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006658:	4293      	cmp	r3, r2
 800665a:	d901      	bls.n	8006660 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e135      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006660:	4b62      	ldr	r3, [pc, #392]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006664:	f003 0302 	and.w	r3, r3, #2
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1ee      	bne.n	800664a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006670:	2b00      	cmp	r3, #0
 8006672:	f000 812a 	beq.w	80068ca <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006676:	4b5d      	ldr	r3, [pc, #372]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800667e:	2b18      	cmp	r3, #24
 8006680:	f000 80ba 	beq.w	80067f8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	2b02      	cmp	r3, #2
 800668a:	f040 8095 	bne.w	80067b8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800668e:	4b57      	ldr	r3, [pc, #348]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a56      	ldr	r2, [pc, #344]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006694:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006698:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800669a:	f7fc f8a9 	bl	80027f0 <HAL_GetTick>
 800669e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066a2:	f7fc f8a5 	bl	80027f0 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e10b      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80066b4:	4b4d      	ldr	r3, [pc, #308]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f0      	bne.n	80066a2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066c0:	4b4a      	ldr	r3, [pc, #296]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80066c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066c4:	4b4a      	ldr	r3, [pc, #296]	@ (80067f0 <HAL_RCC_OscConfig+0x6c8>)
 80066c6:	4013      	ands	r3, r2
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80066d0:	0112      	lsls	r2, r2, #4
 80066d2:	430a      	orrs	r2, r1
 80066d4:	4945      	ldr	r1, [pc, #276]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	628b      	str	r3, [r1, #40]	@ 0x28
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066de:	3b01      	subs	r3, #1
 80066e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e8:	3b01      	subs	r3, #1
 80066ea:	025b      	lsls	r3, r3, #9
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f4:	3b01      	subs	r3, #1
 80066f6:	041b      	lsls	r3, r3, #16
 80066f8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80066fc:	431a      	orrs	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006702:	3b01      	subs	r3, #1
 8006704:	061b      	lsls	r3, r3, #24
 8006706:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800670a:	4938      	ldr	r1, [pc, #224]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800670c:	4313      	orrs	r3, r2
 800670e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006710:	4b36      	ldr	r3, [pc, #216]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	4a35      	ldr	r2, [pc, #212]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006716:	f023 0301 	bic.w	r3, r3, #1
 800671a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800671c:	4b33      	ldr	r3, [pc, #204]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800671e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006720:	4b34      	ldr	r3, [pc, #208]	@ (80067f4 <HAL_RCC_OscConfig+0x6cc>)
 8006722:	4013      	ands	r3, r2
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006728:	00d2      	lsls	r2, r2, #3
 800672a:	4930      	ldr	r1, [pc, #192]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800672c:	4313      	orrs	r3, r2
 800672e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006730:	4b2e      	ldr	r3, [pc, #184]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006734:	f023 020c 	bic.w	r2, r3, #12
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673c:	492b      	ldr	r1, [pc, #172]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800673e:	4313      	orrs	r3, r2
 8006740:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006742:	4b2a      	ldr	r3, [pc, #168]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006746:	f023 0202 	bic.w	r2, r3, #2
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800674e:	4927      	ldr	r1, [pc, #156]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006750:	4313      	orrs	r3, r2
 8006752:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006754:	4b25      	ldr	r3, [pc, #148]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006758:	4a24      	ldr	r2, [pc, #144]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800675a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800675e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006760:	4b22      	ldr	r3, [pc, #136]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006764:	4a21      	ldr	r2, [pc, #132]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800676a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800676c:	4b1f      	ldr	r3, [pc, #124]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800676e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006770:	4a1e      	ldr	r2, [pc, #120]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006772:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006776:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006778:	4b1c      	ldr	r3, [pc, #112]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800677a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677c:	4a1b      	ldr	r2, [pc, #108]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800677e:	f043 0301 	orr.w	r3, r3, #1
 8006782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006784:	4b19      	ldr	r3, [pc, #100]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a18      	ldr	r2, [pc, #96]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 800678a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800678e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006790:	f7fc f82e 	bl	80027f0 <HAL_GetTick>
 8006794:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006796:	e008      	b.n	80067aa <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006798:	f7fc f82a 	bl	80027f0 <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d901      	bls.n	80067aa <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e090      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80067aa:	4b10      	ldr	r3, [pc, #64]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d0f0      	beq.n	8006798 <HAL_RCC_OscConfig+0x670>
 80067b6:	e088      	b.n	80068ca <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067b8:	4b0c      	ldr	r3, [pc, #48]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a0b      	ldr	r2, [pc, #44]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80067be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c4:	f7fc f814 	bl	80027f0 <HAL_GetTick>
 80067c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067ca:	e008      	b.n	80067de <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067cc:	f7fc f810 	bl	80027f0 <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d901      	bls.n	80067de <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e076      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067de:	4b03      	ldr	r3, [pc, #12]	@ (80067ec <HAL_RCC_OscConfig+0x6c4>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1f0      	bne.n	80067cc <HAL_RCC_OscConfig+0x6a4>
 80067ea:	e06e      	b.n	80068ca <HAL_RCC_OscConfig+0x7a2>
 80067ec:	58024400 	.word	0x58024400
 80067f0:	fffffc0c 	.word	0xfffffc0c
 80067f4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80067f8:	4b36      	ldr	r3, [pc, #216]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 80067fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80067fe:	4b35      	ldr	r3, [pc, #212]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 8006800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006802:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006808:	2b01      	cmp	r3, #1
 800680a:	d031      	beq.n	8006870 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	f003 0203 	and.w	r2, r3, #3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006816:	429a      	cmp	r2, r3
 8006818:	d12a      	bne.n	8006870 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	091b      	lsrs	r3, r3, #4
 800681e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006826:	429a      	cmp	r2, r3
 8006828:	d122      	bne.n	8006870 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006834:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006836:	429a      	cmp	r2, r3
 8006838:	d11a      	bne.n	8006870 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	0a5b      	lsrs	r3, r3, #9
 800683e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006846:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006848:	429a      	cmp	r2, r3
 800684a:	d111      	bne.n	8006870 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	0c1b      	lsrs	r3, r3, #16
 8006850:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006858:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800685a:	429a      	cmp	r2, r3
 800685c:	d108      	bne.n	8006870 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	0e1b      	lsrs	r3, r3, #24
 8006862:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800686a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800686c:	429a      	cmp	r2, r3
 800686e:	d001      	beq.n	8006874 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e02b      	b.n	80068cc <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006874:	4b17      	ldr	r3, [pc, #92]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 8006876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006878:	08db      	lsrs	r3, r3, #3
 800687a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800687e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	429a      	cmp	r2, r3
 8006888:	d01f      	beq.n	80068ca <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800688a:	4b12      	ldr	r3, [pc, #72]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	4a11      	ldr	r2, [pc, #68]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 8006890:	f023 0301 	bic.w	r3, r3, #1
 8006894:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006896:	f7fb ffab 	bl	80027f0 <HAL_GetTick>
 800689a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800689c:	bf00      	nop
 800689e:	f7fb ffa7 	bl	80027f0 <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d0f9      	beq.n	800689e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068aa:	4b0a      	ldr	r3, [pc, #40]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 80068ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068ae:	4b0a      	ldr	r3, [pc, #40]	@ (80068d8 <HAL_RCC_OscConfig+0x7b0>)
 80068b0:	4013      	ands	r3, r2
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068b6:	00d2      	lsls	r2, r2, #3
 80068b8:	4906      	ldr	r1, [pc, #24]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80068be:	4b05      	ldr	r3, [pc, #20]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 80068c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c2:	4a04      	ldr	r2, [pc, #16]	@ (80068d4 <HAL_RCC_OscConfig+0x7ac>)
 80068c4:	f043 0301 	orr.w	r3, r3, #1
 80068c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3730      	adds	r7, #48	@ 0x30
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	58024400 	.word	0x58024400
 80068d8:	ffff0007 	.word	0xffff0007

080068dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b086      	sub	sp, #24
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d101      	bne.n	80068f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e19c      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068f0:	4b8a      	ldr	r3, [pc, #552]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 030f 	and.w	r3, r3, #15
 80068f8:	683a      	ldr	r2, [r7, #0]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d910      	bls.n	8006920 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068fe:	4b87      	ldr	r3, [pc, #540]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f023 020f 	bic.w	r2, r3, #15
 8006906:	4985      	ldr	r1, [pc, #532]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	4313      	orrs	r3, r2
 800690c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800690e:	4b83      	ldr	r3, [pc, #524]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 030f 	and.w	r3, r3, #15
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	429a      	cmp	r2, r3
 800691a:	d001      	beq.n	8006920 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e184      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0304 	and.w	r3, r3, #4
 8006928:	2b00      	cmp	r3, #0
 800692a:	d010      	beq.n	800694e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	691a      	ldr	r2, [r3, #16]
 8006930:	4b7b      	ldr	r3, [pc, #492]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006932:	699b      	ldr	r3, [r3, #24]
 8006934:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006938:	429a      	cmp	r2, r3
 800693a:	d908      	bls.n	800694e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800693c:	4b78      	ldr	r3, [pc, #480]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	4975      	ldr	r1, [pc, #468]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 800694a:	4313      	orrs	r3, r2
 800694c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0308 	and.w	r3, r3, #8
 8006956:	2b00      	cmp	r3, #0
 8006958:	d010      	beq.n	800697c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	695a      	ldr	r2, [r3, #20]
 800695e:	4b70      	ldr	r3, [pc, #448]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006960:	69db      	ldr	r3, [r3, #28]
 8006962:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006966:	429a      	cmp	r2, r3
 8006968:	d908      	bls.n	800697c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800696a:	4b6d      	ldr	r3, [pc, #436]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 800696c:	69db      	ldr	r3, [r3, #28]
 800696e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	496a      	ldr	r1, [pc, #424]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006978:	4313      	orrs	r3, r2
 800697a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0310 	and.w	r3, r3, #16
 8006984:	2b00      	cmp	r3, #0
 8006986:	d010      	beq.n	80069aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	699a      	ldr	r2, [r3, #24]
 800698c:	4b64      	ldr	r3, [pc, #400]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 800698e:	69db      	ldr	r3, [r3, #28]
 8006990:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006994:	429a      	cmp	r2, r3
 8006996:	d908      	bls.n	80069aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006998:	4b61      	ldr	r3, [pc, #388]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 800699a:	69db      	ldr	r3, [r3, #28]
 800699c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	495e      	ldr	r1, [pc, #376]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 80069a6:	4313      	orrs	r3, r2
 80069a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d010      	beq.n	80069d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	69da      	ldr	r2, [r3, #28]
 80069ba:	4b59      	ldr	r3, [pc, #356]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d908      	bls.n	80069d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80069c6:	4b56      	ldr	r3, [pc, #344]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	69db      	ldr	r3, [r3, #28]
 80069d2:	4953      	ldr	r1, [pc, #332]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d010      	beq.n	8006a06 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68da      	ldr	r2, [r3, #12]
 80069e8:	4b4d      	ldr	r3, [pc, #308]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	f003 030f 	and.w	r3, r3, #15
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d908      	bls.n	8006a06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069f4:	4b4a      	ldr	r3, [pc, #296]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	f023 020f 	bic.w	r2, r3, #15
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	4947      	ldr	r1, [pc, #284]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d055      	beq.n	8006abe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006a12:	4b43      	ldr	r3, [pc, #268]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	4940      	ldr	r1, [pc, #256]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d107      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006a2c:	4b3c      	ldr	r3, [pc, #240]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d121      	bne.n	8006a7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e0f6      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	2b03      	cmp	r3, #3
 8006a42:	d107      	bne.n	8006a54 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a44:	4b36      	ldr	r3, [pc, #216]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d115      	bne.n	8006a7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e0ea      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d107      	bne.n	8006a6c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a5c:	4b30      	ldr	r3, [pc, #192]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d109      	bne.n	8006a7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e0de      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0304 	and.w	r3, r3, #4
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d101      	bne.n	8006a7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e0d6      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a7c:	4b28      	ldr	r3, [pc, #160]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	f023 0207 	bic.w	r2, r3, #7
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	4925      	ldr	r1, [pc, #148]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a8e:	f7fb feaf 	bl	80027f0 <HAL_GetTick>
 8006a92:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a94:	e00a      	b.n	8006aac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a96:	f7fb feab 	bl	80027f0 <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e0be      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aac:	4b1c      	ldr	r3, [pc, #112]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	00db      	lsls	r3, r3, #3
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d1eb      	bne.n	8006a96 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0302 	and.w	r3, r3, #2
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d010      	beq.n	8006aec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	4b14      	ldr	r3, [pc, #80]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006ad0:	699b      	ldr	r3, [r3, #24]
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d208      	bcs.n	8006aec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ada:	4b11      	ldr	r3, [pc, #68]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	f023 020f 	bic.w	r2, r3, #15
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	490e      	ldr	r1, [pc, #56]	@ (8006b20 <HAL_RCC_ClockConfig+0x244>)
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006aec:	4b0b      	ldr	r3, [pc, #44]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f003 030f 	and.w	r3, r3, #15
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d214      	bcs.n	8006b24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006afa:	4b08      	ldr	r3, [pc, #32]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f023 020f 	bic.w	r2, r3, #15
 8006b02:	4906      	ldr	r1, [pc, #24]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b0a:	4b04      	ldr	r3, [pc, #16]	@ (8006b1c <HAL_RCC_ClockConfig+0x240>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 030f 	and.w	r3, r3, #15
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d005      	beq.n	8006b24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e086      	b.n	8006c2a <HAL_RCC_ClockConfig+0x34e>
 8006b1c:	52002000 	.word	0x52002000
 8006b20:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d010      	beq.n	8006b52 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	4b3f      	ldr	r3, [pc, #252]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d208      	bcs.n	8006b52 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b40:	4b3c      	ldr	r3, [pc, #240]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	4939      	ldr	r1, [pc, #228]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0308 	and.w	r3, r3, #8
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d010      	beq.n	8006b80 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	695a      	ldr	r2, [r3, #20]
 8006b62:	4b34      	ldr	r3, [pc, #208]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d208      	bcs.n	8006b80 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b6e:	4b31      	ldr	r3, [pc, #196]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	695b      	ldr	r3, [r3, #20]
 8006b7a:	492e      	ldr	r1, [pc, #184]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0310 	and.w	r3, r3, #16
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d010      	beq.n	8006bae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699a      	ldr	r2, [r3, #24]
 8006b90:	4b28      	ldr	r3, [pc, #160]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b92:	69db      	ldr	r3, [r3, #28]
 8006b94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d208      	bcs.n	8006bae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b9c:	4b25      	ldr	r3, [pc, #148]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	4922      	ldr	r1, [pc, #136]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006baa:	4313      	orrs	r3, r2
 8006bac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0320 	and.w	r3, r3, #32
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d010      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69da      	ldr	r2, [r3, #28]
 8006bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d208      	bcs.n	8006bdc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006bca:	4b1a      	ldr	r3, [pc, #104]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	4917      	ldr	r1, [pc, #92]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006bdc:	f000 f834 	bl	8006c48 <HAL_RCC_GetSysClockFreq>
 8006be0:	4602      	mov	r2, r0
 8006be2:	4b14      	ldr	r3, [pc, #80]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	0a1b      	lsrs	r3, r3, #8
 8006be8:	f003 030f 	and.w	r3, r3, #15
 8006bec:	4912      	ldr	r1, [pc, #72]	@ (8006c38 <HAL_RCC_ClockConfig+0x35c>)
 8006bee:	5ccb      	ldrb	r3, [r1, r3]
 8006bf0:	f003 031f 	and.w	r3, r3, #31
 8006bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bf8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8006c34 <HAL_RCC_ClockConfig+0x358>)
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	f003 030f 	and.w	r3, r3, #15
 8006c02:	4a0d      	ldr	r2, [pc, #52]	@ (8006c38 <HAL_RCC_ClockConfig+0x35c>)
 8006c04:	5cd3      	ldrb	r3, [r2, r3]
 8006c06:	f003 031f 	and.w	r3, r3, #31
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c10:	4a0a      	ldr	r2, [pc, #40]	@ (8006c3c <HAL_RCC_ClockConfig+0x360>)
 8006c12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c14:	4a0a      	ldr	r2, [pc, #40]	@ (8006c40 <HAL_RCC_ClockConfig+0x364>)
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c44 <HAL_RCC_ClockConfig+0x368>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fb fd9c 	bl	800275c <HAL_InitTick>
 8006c24:	4603      	mov	r3, r0
 8006c26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3718      	adds	r7, #24
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	58024400 	.word	0x58024400
 8006c38:	0800b984 	.word	0x0800b984
 8006c3c:	2400000c 	.word	0x2400000c
 8006c40:	24000008 	.word	0x24000008
 8006c44:	24000010 	.word	0x24000010

08006c48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b089      	sub	sp, #36	@ 0x24
 8006c4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c4e:	4bb3      	ldr	r3, [pc, #716]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c56:	2b18      	cmp	r3, #24
 8006c58:	f200 8155 	bhi.w	8006f06 <HAL_RCC_GetSysClockFreq+0x2be>
 8006c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c64 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c62:	bf00      	nop
 8006c64:	08006cc9 	.word	0x08006cc9
 8006c68:	08006f07 	.word	0x08006f07
 8006c6c:	08006f07 	.word	0x08006f07
 8006c70:	08006f07 	.word	0x08006f07
 8006c74:	08006f07 	.word	0x08006f07
 8006c78:	08006f07 	.word	0x08006f07
 8006c7c:	08006f07 	.word	0x08006f07
 8006c80:	08006f07 	.word	0x08006f07
 8006c84:	08006cef 	.word	0x08006cef
 8006c88:	08006f07 	.word	0x08006f07
 8006c8c:	08006f07 	.word	0x08006f07
 8006c90:	08006f07 	.word	0x08006f07
 8006c94:	08006f07 	.word	0x08006f07
 8006c98:	08006f07 	.word	0x08006f07
 8006c9c:	08006f07 	.word	0x08006f07
 8006ca0:	08006f07 	.word	0x08006f07
 8006ca4:	08006cf5 	.word	0x08006cf5
 8006ca8:	08006f07 	.word	0x08006f07
 8006cac:	08006f07 	.word	0x08006f07
 8006cb0:	08006f07 	.word	0x08006f07
 8006cb4:	08006f07 	.word	0x08006f07
 8006cb8:	08006f07 	.word	0x08006f07
 8006cbc:	08006f07 	.word	0x08006f07
 8006cc0:	08006f07 	.word	0x08006f07
 8006cc4:	08006cfb 	.word	0x08006cfb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cc8:	4b94      	ldr	r3, [pc, #592]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0320 	and.w	r3, r3, #32
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d009      	beq.n	8006ce8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cd4:	4b91      	ldr	r3, [pc, #580]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	08db      	lsrs	r3, r3, #3
 8006cda:	f003 0303 	and.w	r3, r3, #3
 8006cde:	4a90      	ldr	r2, [pc, #576]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ce4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006ce6:	e111      	b.n	8006f0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006ce8:	4b8d      	ldr	r3, [pc, #564]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006cea:	61bb      	str	r3, [r7, #24]
      break;
 8006cec:	e10e      	b.n	8006f0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006cee:	4b8d      	ldr	r3, [pc, #564]	@ (8006f24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006cf0:	61bb      	str	r3, [r7, #24]
      break;
 8006cf2:	e10b      	b.n	8006f0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006cf4:	4b8c      	ldr	r3, [pc, #560]	@ (8006f28 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006cf6:	61bb      	str	r3, [r7, #24]
      break;
 8006cf8:	e108      	b.n	8006f0c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006cfa:	4b88      	ldr	r3, [pc, #544]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfe:	f003 0303 	and.w	r3, r3, #3
 8006d02:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006d04:	4b85      	ldr	r3, [pc, #532]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d08:	091b      	lsrs	r3, r3, #4
 8006d0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d0e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006d10:	4b82      	ldr	r3, [pc, #520]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	f003 0301 	and.w	r3, r3, #1
 8006d18:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006d1a:	4b80      	ldr	r3, [pc, #512]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1e:	08db      	lsrs	r3, r3, #3
 8006d20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	fb02 f303 	mul.w	r3, r2, r3
 8006d2a:	ee07 3a90 	vmov	s15, r3
 8006d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d32:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f000 80e1 	beq.w	8006f00 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	f000 8083 	beq.w	8006e4c <HAL_RCC_GetSysClockFreq+0x204>
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	2b02      	cmp	r3, #2
 8006d4a:	f200 80a1 	bhi.w	8006e90 <HAL_RCC_GetSysClockFreq+0x248>
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <HAL_RCC_GetSysClockFreq+0x114>
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d056      	beq.n	8006e08 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006d5a:	e099      	b.n	8006e90 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0320 	and.w	r3, r3, #32
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d02d      	beq.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d68:	4b6c      	ldr	r3, [pc, #432]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	08db      	lsrs	r3, r3, #3
 8006d6e:	f003 0303 	and.w	r3, r3, #3
 8006d72:	4a6b      	ldr	r2, [pc, #428]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d74:	fa22 f303 	lsr.w	r3, r2, r3
 8006d78:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	ee07 3a90 	vmov	s15, r3
 8006d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	ee07 3a90 	vmov	s15, r3
 8006d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d92:	4b62      	ldr	r3, [pc, #392]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d9a:	ee07 3a90 	vmov	s15, r3
 8006d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006da6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dbe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006dc2:	e087      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	ee07 3a90 	vmov	s15, r3
 8006dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006f30 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dd6:	4b51      	ldr	r3, [pc, #324]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dde:	ee07 3a90 	vmov	s15, r3
 8006de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006de6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006dea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e06:	e065      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	ee07 3a90 	vmov	s15, r3
 8006e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e12:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006f34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e1a:	4b40      	ldr	r3, [pc, #256]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e22:	ee07 3a90 	vmov	s15, r3
 8006e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e2e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e4a:	e043      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	ee07 3a90 	vmov	s15, r3
 8006e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e56:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006f38 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e66:	ee07 3a90 	vmov	s15, r3
 8006e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e72:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e8e:	e021      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	ee07 3a90 	vmov	s15, r3
 8006e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006f34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eaa:	ee07 3a90 	vmov	s15, r3
 8006eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006eb6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ece:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ed2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006ed4:	4b11      	ldr	r3, [pc, #68]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed8:	0a5b      	lsrs	r3, r3, #9
 8006eda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ede:	3301      	adds	r3, #1
 8006ee0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	ee07 3a90 	vmov	s15, r3
 8006ee8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ef8:	ee17 3a90 	vmov	r3, s15
 8006efc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006efe:	e005      	b.n	8006f0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	61bb      	str	r3, [r7, #24]
      break;
 8006f04:	e002      	b.n	8006f0c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006f06:	4b07      	ldr	r3, [pc, #28]	@ (8006f24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006f08:	61bb      	str	r3, [r7, #24]
      break;
 8006f0a:	bf00      	nop
  }

  return sysclockfreq;
 8006f0c:	69bb      	ldr	r3, [r7, #24]
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3724      	adds	r7, #36	@ 0x24
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	58024400 	.word	0x58024400
 8006f20:	03d09000 	.word	0x03d09000
 8006f24:	003d0900 	.word	0x003d0900
 8006f28:	016e3600 	.word	0x016e3600
 8006f2c:	46000000 	.word	0x46000000
 8006f30:	4c742400 	.word	0x4c742400
 8006f34:	4a742400 	.word	0x4a742400
 8006f38:	4bb71b00 	.word	0x4bb71b00

08006f3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006f42:	f7ff fe81 	bl	8006c48 <HAL_RCC_GetSysClockFreq>
 8006f46:	4602      	mov	r2, r0
 8006f48:	4b10      	ldr	r3, [pc, #64]	@ (8006f8c <HAL_RCC_GetHCLKFreq+0x50>)
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	0a1b      	lsrs	r3, r3, #8
 8006f4e:	f003 030f 	and.w	r3, r3, #15
 8006f52:	490f      	ldr	r1, [pc, #60]	@ (8006f90 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f54:	5ccb      	ldrb	r3, [r1, r3]
 8006f56:	f003 031f 	and.w	r3, r3, #31
 8006f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f5e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f60:	4b0a      	ldr	r3, [pc, #40]	@ (8006f8c <HAL_RCC_GetHCLKFreq+0x50>)
 8006f62:	699b      	ldr	r3, [r3, #24]
 8006f64:	f003 030f 	and.w	r3, r3, #15
 8006f68:	4a09      	ldr	r2, [pc, #36]	@ (8006f90 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f6a:	5cd3      	ldrb	r3, [r2, r3]
 8006f6c:	f003 031f 	and.w	r3, r3, #31
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	fa22 f303 	lsr.w	r3, r2, r3
 8006f76:	4a07      	ldr	r2, [pc, #28]	@ (8006f94 <HAL_RCC_GetHCLKFreq+0x58>)
 8006f78:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006f7a:	4a07      	ldr	r2, [pc, #28]	@ (8006f98 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006f80:	4b04      	ldr	r3, [pc, #16]	@ (8006f94 <HAL_RCC_GetHCLKFreq+0x58>)
 8006f82:	681b      	ldr	r3, [r3, #0]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3708      	adds	r7, #8
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	58024400 	.word	0x58024400
 8006f90:	0800b984 	.word	0x0800b984
 8006f94:	2400000c 	.word	0x2400000c
 8006f98:	24000008 	.word	0x24000008

08006f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006fa0:	f7ff ffcc 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	4b06      	ldr	r3, [pc, #24]	@ (8006fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	091b      	lsrs	r3, r3, #4
 8006fac:	f003 0307 	and.w	r3, r3, #7
 8006fb0:	4904      	ldr	r1, [pc, #16]	@ (8006fc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006fb2:	5ccb      	ldrb	r3, [r1, r3]
 8006fb4:	f003 031f 	and.w	r3, r3, #31
 8006fb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	58024400 	.word	0x58024400
 8006fc4:	0800b984 	.word	0x0800b984

08006fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006fcc:	f7ff ffb6 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	4b06      	ldr	r3, [pc, #24]	@ (8006fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	0a1b      	lsrs	r3, r3, #8
 8006fd8:	f003 0307 	and.w	r3, r3, #7
 8006fdc:	4904      	ldr	r1, [pc, #16]	@ (8006ff0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006fde:	5ccb      	ldrb	r3, [r1, r3]
 8006fe0:	f003 031f 	and.w	r3, r3, #31
 8006fe4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	58024400 	.word	0x58024400
 8006ff0:	0800b984 	.word	0x0800b984

08006ff4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ff8:	b0c6      	sub	sp, #280	@ 0x118
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007000:	2300      	movs	r3, #0
 8007002:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007006:	2300      	movs	r3, #0
 8007008:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800700c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007014:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007018:	2500      	movs	r5, #0
 800701a:	ea54 0305 	orrs.w	r3, r4, r5
 800701e:	d049      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007024:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007026:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800702a:	d02f      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800702c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007030:	d828      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007032:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007036:	d01a      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007038:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800703c:	d822      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800703e:	2b00      	cmp	r3, #0
 8007040:	d003      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007042:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007046:	d007      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007048:	e01c      	b.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800704a:	4bab      	ldr	r3, [pc, #684]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800704c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704e:	4aaa      	ldr	r2, [pc, #680]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007050:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007054:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007056:	e01a      	b.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007058:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800705c:	3308      	adds	r3, #8
 800705e:	2102      	movs	r1, #2
 8007060:	4618      	mov	r0, r3
 8007062:	f002 fa49 	bl	80094f8 <RCCEx_PLL2_Config>
 8007066:	4603      	mov	r3, r0
 8007068:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800706c:	e00f      	b.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800706e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007072:	3328      	adds	r3, #40	@ 0x28
 8007074:	2102      	movs	r1, #2
 8007076:	4618      	mov	r0, r3
 8007078:	f002 faf0 	bl	800965c <RCCEx_PLL3_Config>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007082:	e004      	b.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800708a:	e000      	b.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800708c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800708e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10a      	bne.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007096:	4b98      	ldr	r3, [pc, #608]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800709a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800709e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070a4:	4a94      	ldr	r2, [pc, #592]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070a6:	430b      	orrs	r3, r1
 80070a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80070aa:	e003      	b.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80070b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80070c0:	f04f 0900 	mov.w	r9, #0
 80070c4:	ea58 0309 	orrs.w	r3, r8, r9
 80070c8:	d047      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80070ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d0:	2b04      	cmp	r3, #4
 80070d2:	d82a      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80070d4:	a201      	add	r2, pc, #4	@ (adr r2, 80070dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80070d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070da:	bf00      	nop
 80070dc:	080070f1 	.word	0x080070f1
 80070e0:	080070ff 	.word	0x080070ff
 80070e4:	08007115 	.word	0x08007115
 80070e8:	08007133 	.word	0x08007133
 80070ec:	08007133 	.word	0x08007133
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070f0:	4b81      	ldr	r3, [pc, #516]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f4:	4a80      	ldr	r2, [pc, #512]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80070fc:	e01a      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007102:	3308      	adds	r3, #8
 8007104:	2100      	movs	r1, #0
 8007106:	4618      	mov	r0, r3
 8007108:	f002 f9f6 	bl	80094f8 <RCCEx_PLL2_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007112:	e00f      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007114:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007118:	3328      	adds	r3, #40	@ 0x28
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f002 fa9d 	bl	800965c <RCCEx_PLL3_Config>
 8007122:	4603      	mov	r3, r0
 8007124:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007128:	e004      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007130:	e000      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007134:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007138:	2b00      	cmp	r3, #0
 800713a:	d10a      	bne.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800713c:	4b6e      	ldr	r3, [pc, #440]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800713e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007140:	f023 0107 	bic.w	r1, r3, #7
 8007144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800714a:	4a6b      	ldr	r2, [pc, #428]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800714c:	430b      	orrs	r3, r1
 800714e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007150:	e003      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007152:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007156:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800715a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007162:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007166:	f04f 0b00 	mov.w	fp, #0
 800716a:	ea5a 030b 	orrs.w	r3, sl, fp
 800716e:	d05b      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007174:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007178:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800717c:	d03b      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800717e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007182:	d834      	bhi.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007184:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007188:	d037      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800718a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800718e:	d82e      	bhi.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007190:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007194:	d033      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007196:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800719a:	d828      	bhi.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800719c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071a0:	d01a      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80071a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071a6:	d822      	bhi.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d003      	beq.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80071ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071b0:	d007      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80071b2:	e01c      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071b4:	4b50      	ldr	r3, [pc, #320]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b8:	4a4f      	ldr	r2, [pc, #316]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071c0:	e01e      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c6:	3308      	adds	r3, #8
 80071c8:	2100      	movs	r1, #0
 80071ca:	4618      	mov	r0, r3
 80071cc:	f002 f994 	bl	80094f8 <RCCEx_PLL2_Config>
 80071d0:	4603      	mov	r3, r0
 80071d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80071d6:	e013      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071dc:	3328      	adds	r3, #40	@ 0x28
 80071de:	2100      	movs	r1, #0
 80071e0:	4618      	mov	r0, r3
 80071e2:	f002 fa3b 	bl	800965c <RCCEx_PLL3_Config>
 80071e6:	4603      	mov	r3, r0
 80071e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071ec:	e008      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071f4:	e004      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80071f6:	bf00      	nop
 80071f8:	e002      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80071fa:	bf00      	nop
 80071fc:	e000      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80071fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007200:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10b      	bne.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007208:	4b3b      	ldr	r3, [pc, #236]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800720a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800720c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007214:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007218:	4a37      	ldr	r2, [pc, #220]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800721a:	430b      	orrs	r3, r1
 800721c:	6593      	str	r3, [r2, #88]	@ 0x58
 800721e:	e003      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007220:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007224:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007230:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007234:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007238:	2300      	movs	r3, #0
 800723a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800723e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007242:	460b      	mov	r3, r1
 8007244:	4313      	orrs	r3, r2
 8007246:	d05d      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007250:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007254:	d03b      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8007256:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800725a:	d834      	bhi.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800725c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007260:	d037      	beq.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007262:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007266:	d82e      	bhi.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007268:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800726c:	d033      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800726e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007272:	d828      	bhi.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007274:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007278:	d01a      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800727a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800727e:	d822      	bhi.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007280:	2b00      	cmp	r3, #0
 8007282:	d003      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007284:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007288:	d007      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800728a:	e01c      	b.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800728c:	4b1a      	ldr	r3, [pc, #104]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800728e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007290:	4a19      	ldr	r2, [pc, #100]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007296:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007298:	e01e      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800729a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729e:	3308      	adds	r3, #8
 80072a0:	2100      	movs	r1, #0
 80072a2:	4618      	mov	r0, r3
 80072a4:	f002 f928 	bl	80094f8 <RCCEx_PLL2_Config>
 80072a8:	4603      	mov	r3, r0
 80072aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80072ae:	e013      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b4:	3328      	adds	r3, #40	@ 0x28
 80072b6:	2100      	movs	r1, #0
 80072b8:	4618      	mov	r0, r3
 80072ba:	f002 f9cf 	bl	800965c <RCCEx_PLL3_Config>
 80072be:	4603      	mov	r3, r0
 80072c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072c4:	e008      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072cc:	e004      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80072ce:	bf00      	nop
 80072d0:	e002      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80072d2:	bf00      	nop
 80072d4:	e000      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80072d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10d      	bne.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80072e0:	4b05      	ldr	r3, [pc, #20]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80072e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80072f0:	4a01      	ldr	r2, [pc, #4]	@ (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072f2:	430b      	orrs	r3, r1
 80072f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80072f6:	e005      	b.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80072f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007300:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007310:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007314:	2300      	movs	r3, #0
 8007316:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800731a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800731e:	460b      	mov	r3, r1
 8007320:	4313      	orrs	r3, r2
 8007322:	d03a      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800732a:	2b30      	cmp	r3, #48	@ 0x30
 800732c:	d01f      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800732e:	2b30      	cmp	r3, #48	@ 0x30
 8007330:	d819      	bhi.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007332:	2b20      	cmp	r3, #32
 8007334:	d00c      	beq.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007336:	2b20      	cmp	r3, #32
 8007338:	d815      	bhi.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800733a:	2b00      	cmp	r3, #0
 800733c:	d019      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800733e:	2b10      	cmp	r3, #16
 8007340:	d111      	bne.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007342:	4baa      	ldr	r3, [pc, #680]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007346:	4aa9      	ldr	r2, [pc, #676]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800734c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800734e:	e011      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007354:	3308      	adds	r3, #8
 8007356:	2102      	movs	r1, #2
 8007358:	4618      	mov	r0, r3
 800735a:	f002 f8cd 	bl	80094f8 <RCCEx_PLL2_Config>
 800735e:	4603      	mov	r3, r0
 8007360:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007364:	e006      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800736c:	e002      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800736e:	bf00      	nop
 8007370:	e000      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007374:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10a      	bne.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800737c:	4b9b      	ldr	r3, [pc, #620]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800737e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007380:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800738a:	4a98      	ldr	r2, [pc, #608]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800738c:	430b      	orrs	r3, r1
 800738e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007390:	e003      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007392:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007396:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800739a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800739e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80073a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073aa:	2300      	movs	r3, #0
 80073ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80073b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80073b4:	460b      	mov	r3, r1
 80073b6:	4313      	orrs	r3, r2
 80073b8:	d051      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80073ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073c4:	d035      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80073c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073ca:	d82e      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80073cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073d0:	d031      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80073d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073d6:	d828      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80073d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073dc:	d01a      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80073de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073e2:	d822      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80073e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073ec:	d007      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80073ee:	e01c      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073f0:	4b7e      	ldr	r3, [pc, #504]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f4:	4a7d      	ldr	r2, [pc, #500]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80073fc:	e01c      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007402:	3308      	adds	r3, #8
 8007404:	2100      	movs	r1, #0
 8007406:	4618      	mov	r0, r3
 8007408:	f002 f876 	bl	80094f8 <RCCEx_PLL2_Config>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007412:	e011      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007418:	3328      	adds	r3, #40	@ 0x28
 800741a:	2100      	movs	r1, #0
 800741c:	4618      	mov	r0, r3
 800741e:	f002 f91d 	bl	800965c <RCCEx_PLL3_Config>
 8007422:	4603      	mov	r3, r0
 8007424:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007428:	e006      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007430:	e002      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007432:	bf00      	nop
 8007434:	e000      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007436:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007438:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800743c:	2b00      	cmp	r3, #0
 800743e:	d10a      	bne.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007440:	4b6a      	ldr	r3, [pc, #424]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007444:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007448:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800744e:	4a67      	ldr	r2, [pc, #412]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007450:	430b      	orrs	r3, r1
 8007452:	6513      	str	r3, [r2, #80]	@ 0x50
 8007454:	e003      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007456:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800745a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800745e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007466:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800746a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800746e:	2300      	movs	r3, #0
 8007470:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007474:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007478:	460b      	mov	r3, r1
 800747a:	4313      	orrs	r3, r2
 800747c:	d053      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800747e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007484:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007488:	d033      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800748a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800748e:	d82c      	bhi.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007490:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007494:	d02f      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007496:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800749a:	d826      	bhi.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800749c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074a0:	d02b      	beq.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x506>
 80074a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074a6:	d820      	bhi.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80074a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074ac:	d012      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80074ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074b2:	d81a      	bhi.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d022      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80074b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074bc:	d115      	bne.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c2:	3308      	adds	r3, #8
 80074c4:	2101      	movs	r1, #1
 80074c6:	4618      	mov	r0, r3
 80074c8:	f002 f816 	bl	80094f8 <RCCEx_PLL2_Config>
 80074cc:	4603      	mov	r3, r0
 80074ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80074d2:	e015      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d8:	3328      	adds	r3, #40	@ 0x28
 80074da:	2101      	movs	r1, #1
 80074dc:	4618      	mov	r0, r3
 80074de:	f002 f8bd 	bl	800965c <RCCEx_PLL3_Config>
 80074e2:	4603      	mov	r3, r0
 80074e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80074e8:	e00a      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074f0:	e006      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80074f2:	bf00      	nop
 80074f4:	e004      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80074f6:	bf00      	nop
 80074f8:	e002      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80074fa:	bf00      	nop
 80074fc:	e000      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80074fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007500:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10a      	bne.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007508:	4b38      	ldr	r3, [pc, #224]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800750a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800750c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007516:	4a35      	ldr	r2, [pc, #212]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007518:	430b      	orrs	r3, r1
 800751a:	6513      	str	r3, [r2, #80]	@ 0x50
 800751c:	e003      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800751e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007522:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007532:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007536:	2300      	movs	r3, #0
 8007538:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800753c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007540:	460b      	mov	r3, r1
 8007542:	4313      	orrs	r3, r2
 8007544:	d058      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800754a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800754e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007552:	d033      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007554:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007558:	d82c      	bhi.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800755a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800755e:	d02f      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007564:	d826      	bhi.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007566:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800756a:	d02b      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800756c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007570:	d820      	bhi.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007576:	d012      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007578:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800757c:	d81a      	bhi.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800757e:	2b00      	cmp	r3, #0
 8007580:	d022      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007582:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007586:	d115      	bne.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007588:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800758c:	3308      	adds	r3, #8
 800758e:	2101      	movs	r1, #1
 8007590:	4618      	mov	r0, r3
 8007592:	f001 ffb1 	bl	80094f8 <RCCEx_PLL2_Config>
 8007596:	4603      	mov	r3, r0
 8007598:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800759c:	e015      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800759e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a2:	3328      	adds	r3, #40	@ 0x28
 80075a4:	2101      	movs	r1, #1
 80075a6:	4618      	mov	r0, r3
 80075a8:	f002 f858 	bl	800965c <RCCEx_PLL3_Config>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80075b2:	e00a      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075ba:	e006      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80075bc:	bf00      	nop
 80075be:	e004      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80075c0:	bf00      	nop
 80075c2:	e002      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80075c4:	bf00      	nop
 80075c6:	e000      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80075c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10e      	bne.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80075d2:	4b06      	ldr	r3, [pc, #24]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80075da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80075e2:	4a02      	ldr	r2, [pc, #8]	@ (80075ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075e4:	430b      	orrs	r3, r1
 80075e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80075e8:	e006      	b.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80075ea:	bf00      	nop
 80075ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80075f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007600:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007604:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007608:	2300      	movs	r3, #0
 800760a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800760e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007612:	460b      	mov	r3, r1
 8007614:	4313      	orrs	r3, r2
 8007616:	d037      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800761c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800761e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007622:	d00e      	beq.n	8007642 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007628:	d816      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800762a:	2b00      	cmp	r3, #0
 800762c:	d018      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800762e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007632:	d111      	bne.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007634:	4bc4      	ldr	r3, [pc, #784]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007638:	4ac3      	ldr	r2, [pc, #780]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800763a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800763e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007640:	e00f      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007646:	3308      	adds	r3, #8
 8007648:	2101      	movs	r1, #1
 800764a:	4618      	mov	r0, r3
 800764c:	f001 ff54 	bl	80094f8 <RCCEx_PLL2_Config>
 8007650:	4603      	mov	r3, r0
 8007652:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007656:	e004      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800765e:	e000      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007662:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10a      	bne.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800766a:	4bb7      	ldr	r3, [pc, #732]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800766c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800766e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007678:	4ab3      	ldr	r2, [pc, #716]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800767a:	430b      	orrs	r3, r1
 800767c:	6513      	str	r3, [r2, #80]	@ 0x50
 800767e:	e003      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007680:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007684:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800768c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007690:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007694:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007698:	2300      	movs	r3, #0
 800769a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800769e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80076a2:	460b      	mov	r3, r1
 80076a4:	4313      	orrs	r3, r2
 80076a6:	d039      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80076a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d81c      	bhi.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80076b2:	a201      	add	r2, pc, #4	@ (adr r2, 80076b8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80076b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b8:	080076f5 	.word	0x080076f5
 80076bc:	080076c9 	.word	0x080076c9
 80076c0:	080076d7 	.word	0x080076d7
 80076c4:	080076f5 	.word	0x080076f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076c8:	4b9f      	ldr	r3, [pc, #636]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076cc:	4a9e      	ldr	r2, [pc, #632]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80076d4:	e00f      	b.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80076d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076da:	3308      	adds	r3, #8
 80076dc:	2102      	movs	r1, #2
 80076de:	4618      	mov	r0, r3
 80076e0:	f001 ff0a 	bl	80094f8 <RCCEx_PLL2_Config>
 80076e4:	4603      	mov	r3, r0
 80076e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80076ea:	e004      	b.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076f2:	e000      	b.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80076f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d10a      	bne.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80076fe:	4b92      	ldr	r3, [pc, #584]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007702:	f023 0103 	bic.w	r1, r3, #3
 8007706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800770a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800770c:	4a8e      	ldr	r2, [pc, #568]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800770e:	430b      	orrs	r3, r1
 8007710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007712:	e003      	b.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800771c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007728:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800772c:	2300      	movs	r3, #0
 800772e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007732:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007736:	460b      	mov	r3, r1
 8007738:	4313      	orrs	r3, r2
 800773a:	f000 8099 	beq.w	8007870 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800773e:	4b83      	ldr	r3, [pc, #524]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a82      	ldr	r2, [pc, #520]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007748:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800774a:	f7fb f851 	bl	80027f0 <HAL_GetTick>
 800774e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007752:	e00b      	b.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007754:	f7fb f84c 	bl	80027f0 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800775e:	1ad3      	subs	r3, r2, r3
 8007760:	2b64      	cmp	r3, #100	@ 0x64
 8007762:	d903      	bls.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800776a:	e005      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800776c:	4b77      	ldr	r3, [pc, #476]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007774:	2b00      	cmp	r3, #0
 8007776:	d0ed      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007778:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800777c:	2b00      	cmp	r3, #0
 800777e:	d173      	bne.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007780:	4b71      	ldr	r3, [pc, #452]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007782:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007788:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800778c:	4053      	eors	r3, r2
 800778e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007792:	2b00      	cmp	r3, #0
 8007794:	d015      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007796:	4b6c      	ldr	r3, [pc, #432]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800779a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800779e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80077a2:	4b69      	ldr	r3, [pc, #420]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077a6:	4a68      	ldr	r2, [pc, #416]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80077ae:	4b66      	ldr	r3, [pc, #408]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077b2:	4a65      	ldr	r2, [pc, #404]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80077ba:	4a63      	ldr	r2, [pc, #396]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80077c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80077c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077ce:	d118      	bne.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d0:	f7fb f80e 	bl	80027f0 <HAL_GetTick>
 80077d4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077d8:	e00d      	b.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077da:	f7fb f809 	bl	80027f0 <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80077e4:	1ad2      	subs	r2, r2, r3
 80077e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d903      	bls.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80077f4:	e005      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077f6:	4b54      	ldr	r3, [pc, #336]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077fa:	f003 0302 	and.w	r3, r3, #2
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d0eb      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007802:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007806:	2b00      	cmp	r3, #0
 8007808:	d129      	bne.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800780a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007816:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800781a:	d10e      	bne.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800781c:	4b4a      	ldr	r3, [pc, #296]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007828:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800782c:	091a      	lsrs	r2, r3, #4
 800782e:	4b48      	ldr	r3, [pc, #288]	@ (8007950 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007830:	4013      	ands	r3, r2
 8007832:	4a45      	ldr	r2, [pc, #276]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007834:	430b      	orrs	r3, r1
 8007836:	6113      	str	r3, [r2, #16]
 8007838:	e005      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800783a:	4b43      	ldr	r3, [pc, #268]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	4a42      	ldr	r2, [pc, #264]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007840:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007844:	6113      	str	r3, [r2, #16]
 8007846:	4b40      	ldr	r3, [pc, #256]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007848:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800784a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800784e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007856:	4a3c      	ldr	r2, [pc, #240]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007858:	430b      	orrs	r3, r1
 800785a:	6713      	str	r3, [r2, #112]	@ 0x70
 800785c:	e008      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800785e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007862:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007866:	e003      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007868:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800786c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007878:	f002 0301 	and.w	r3, r2, #1
 800787c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007880:	2300      	movs	r3, #0
 8007882:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007886:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800788a:	460b      	mov	r3, r1
 800788c:	4313      	orrs	r3, r2
 800788e:	f000 808f 	beq.w	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007896:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007898:	2b28      	cmp	r3, #40	@ 0x28
 800789a:	d871      	bhi.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800789c:	a201      	add	r2, pc, #4	@ (adr r2, 80078a4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800789e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a2:	bf00      	nop
 80078a4:	08007989 	.word	0x08007989
 80078a8:	08007981 	.word	0x08007981
 80078ac:	08007981 	.word	0x08007981
 80078b0:	08007981 	.word	0x08007981
 80078b4:	08007981 	.word	0x08007981
 80078b8:	08007981 	.word	0x08007981
 80078bc:	08007981 	.word	0x08007981
 80078c0:	08007981 	.word	0x08007981
 80078c4:	08007955 	.word	0x08007955
 80078c8:	08007981 	.word	0x08007981
 80078cc:	08007981 	.word	0x08007981
 80078d0:	08007981 	.word	0x08007981
 80078d4:	08007981 	.word	0x08007981
 80078d8:	08007981 	.word	0x08007981
 80078dc:	08007981 	.word	0x08007981
 80078e0:	08007981 	.word	0x08007981
 80078e4:	0800796b 	.word	0x0800796b
 80078e8:	08007981 	.word	0x08007981
 80078ec:	08007981 	.word	0x08007981
 80078f0:	08007981 	.word	0x08007981
 80078f4:	08007981 	.word	0x08007981
 80078f8:	08007981 	.word	0x08007981
 80078fc:	08007981 	.word	0x08007981
 8007900:	08007981 	.word	0x08007981
 8007904:	08007989 	.word	0x08007989
 8007908:	08007981 	.word	0x08007981
 800790c:	08007981 	.word	0x08007981
 8007910:	08007981 	.word	0x08007981
 8007914:	08007981 	.word	0x08007981
 8007918:	08007981 	.word	0x08007981
 800791c:	08007981 	.word	0x08007981
 8007920:	08007981 	.word	0x08007981
 8007924:	08007989 	.word	0x08007989
 8007928:	08007981 	.word	0x08007981
 800792c:	08007981 	.word	0x08007981
 8007930:	08007981 	.word	0x08007981
 8007934:	08007981 	.word	0x08007981
 8007938:	08007981 	.word	0x08007981
 800793c:	08007981 	.word	0x08007981
 8007940:	08007981 	.word	0x08007981
 8007944:	08007989 	.word	0x08007989
 8007948:	58024400 	.word	0x58024400
 800794c:	58024800 	.word	0x58024800
 8007950:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007958:	3308      	adds	r3, #8
 800795a:	2101      	movs	r1, #1
 800795c:	4618      	mov	r0, r3
 800795e:	f001 fdcb 	bl	80094f8 <RCCEx_PLL2_Config>
 8007962:	4603      	mov	r3, r0
 8007964:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007968:	e00f      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800796a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800796e:	3328      	adds	r3, #40	@ 0x28
 8007970:	2101      	movs	r1, #1
 8007972:	4618      	mov	r0, r3
 8007974:	f001 fe72 	bl	800965c <RCCEx_PLL3_Config>
 8007978:	4603      	mov	r3, r0
 800797a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800797e:	e004      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007986:	e000      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007988:	bf00      	nop
    }

    if (ret == HAL_OK)
 800798a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10a      	bne.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007992:	4bbf      	ldr	r3, [pc, #764]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007996:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800799a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800799e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079a0:	4abb      	ldr	r2, [pc, #748]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80079a2:	430b      	orrs	r3, r1
 80079a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80079a6:	e003      	b.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80079b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b8:	f002 0302 	and.w	r3, r2, #2
 80079bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80079c0:	2300      	movs	r3, #0
 80079c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079c6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80079ca:	460b      	mov	r3, r1
 80079cc:	4313      	orrs	r3, r2
 80079ce:	d041      	beq.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80079d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079d6:	2b05      	cmp	r3, #5
 80079d8:	d824      	bhi.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80079da:	a201      	add	r2, pc, #4	@ (adr r2, 80079e0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80079dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e0:	08007a2d 	.word	0x08007a2d
 80079e4:	080079f9 	.word	0x080079f9
 80079e8:	08007a0f 	.word	0x08007a0f
 80079ec:	08007a2d 	.word	0x08007a2d
 80079f0:	08007a2d 	.word	0x08007a2d
 80079f4:	08007a2d 	.word	0x08007a2d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079fc:	3308      	adds	r3, #8
 80079fe:	2101      	movs	r1, #1
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 fd79 	bl	80094f8 <RCCEx_PLL2_Config>
 8007a06:	4603      	mov	r3, r0
 8007a08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a0c:	e00f      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a12:	3328      	adds	r3, #40	@ 0x28
 8007a14:	2101      	movs	r1, #1
 8007a16:	4618      	mov	r0, r3
 8007a18:	f001 fe20 	bl	800965c <RCCEx_PLL3_Config>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a22:	e004      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a2a:	e000      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d10a      	bne.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007a36:	4b96      	ldr	r3, [pc, #600]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a3a:	f023 0107 	bic.w	r1, r3, #7
 8007a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a44:	4a92      	ldr	r2, [pc, #584]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a46:	430b      	orrs	r3, r1
 8007a48:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a4a:	e003      	b.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	f002 0304 	and.w	r3, r2, #4
 8007a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a64:	2300      	movs	r3, #0
 8007a66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007a6a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007a6e:	460b      	mov	r3, r1
 8007a70:	4313      	orrs	r3, r2
 8007a72:	d044      	beq.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a7c:	2b05      	cmp	r3, #5
 8007a7e:	d825      	bhi.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007a80:	a201      	add	r2, pc, #4	@ (adr r2, 8007a88 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a86:	bf00      	nop
 8007a88:	08007ad5 	.word	0x08007ad5
 8007a8c:	08007aa1 	.word	0x08007aa1
 8007a90:	08007ab7 	.word	0x08007ab7
 8007a94:	08007ad5 	.word	0x08007ad5
 8007a98:	08007ad5 	.word	0x08007ad5
 8007a9c:	08007ad5 	.word	0x08007ad5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa4:	3308      	adds	r3, #8
 8007aa6:	2101      	movs	r1, #1
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f001 fd25 	bl	80094f8 <RCCEx_PLL2_Config>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007ab4:	e00f      	b.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aba:	3328      	adds	r3, #40	@ 0x28
 8007abc:	2101      	movs	r1, #1
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f001 fdcc 	bl	800965c <RCCEx_PLL3_Config>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007aca:	e004      	b.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ad2:	e000      	b.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ad6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10b      	bne.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ade:	4b6c      	ldr	r3, [pc, #432]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ae2:	f023 0107 	bic.w	r1, r3, #7
 8007ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aee:	4a68      	ldr	r2, [pc, #416]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007af0:	430b      	orrs	r3, r1
 8007af2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007af4:	e003      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007af6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007afa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b06:	f002 0320 	and.w	r3, r2, #32
 8007b0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b0e:	2300      	movs	r3, #0
 8007b10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b14:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007b18:	460b      	mov	r3, r1
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	d055      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b2a:	d033      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b30:	d82c      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007b32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b36:	d02f      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b3c:	d826      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007b3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b42:	d02b      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007b44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b48:	d820      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007b4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b4e:	d012      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007b50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b54:	d81a      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d022      	beq.n	8007ba0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007b5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b5e:	d115      	bne.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b64:	3308      	adds	r3, #8
 8007b66:	2100      	movs	r1, #0
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f001 fcc5 	bl	80094f8 <RCCEx_PLL2_Config>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007b74:	e015      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b7a:	3328      	adds	r3, #40	@ 0x28
 8007b7c:	2102      	movs	r1, #2
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f001 fd6c 	bl	800965c <RCCEx_PLL3_Config>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007b8a:	e00a      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b92:	e006      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007b94:	bf00      	nop
 8007b96:	e004      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007b98:	bf00      	nop
 8007b9a:	e002      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007b9c:	bf00      	nop
 8007b9e:	e000      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ba2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10b      	bne.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007baa:	4b39      	ldr	r3, [pc, #228]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bba:	4a35      	ldr	r2, [pc, #212]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bbc:	430b      	orrs	r3, r1
 8007bbe:	6553      	str	r3, [r2, #84]	@ 0x54
 8007bc0:	e003      	b.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007bca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007bd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007bda:	2300      	movs	r3, #0
 8007bdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007be0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007be4:	460b      	mov	r3, r1
 8007be6:	4313      	orrs	r3, r2
 8007be8:	d058      	beq.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007bf2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007bf6:	d033      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007bf8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007bfc:	d82c      	bhi.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007bfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c02:	d02f      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c08:	d826      	bhi.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c0e:	d02b      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007c10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c14:	d820      	bhi.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c1a:	d012      	beq.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007c1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c20:	d81a      	bhi.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d022      	beq.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007c26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c2a:	d115      	bne.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c30:	3308      	adds	r3, #8
 8007c32:	2100      	movs	r1, #0
 8007c34:	4618      	mov	r0, r3
 8007c36:	f001 fc5f 	bl	80094f8 <RCCEx_PLL2_Config>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007c40:	e015      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c46:	3328      	adds	r3, #40	@ 0x28
 8007c48:	2102      	movs	r1, #2
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f001 fd06 	bl	800965c <RCCEx_PLL3_Config>
 8007c50:	4603      	mov	r3, r0
 8007c52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007c56:	e00a      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c5e:	e006      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007c60:	bf00      	nop
 8007c62:	e004      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007c64:	bf00      	nop
 8007c66:	e002      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007c68:	bf00      	nop
 8007c6a:	e000      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007c6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10e      	bne.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c76:	4b06      	ldr	r3, [pc, #24]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c7a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c86:	4a02      	ldr	r2, [pc, #8]	@ (8007c90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c88:	430b      	orrs	r3, r1
 8007c8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c8c:	e006      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007c8e:	bf00      	nop
 8007c90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007ca8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007cac:	2300      	movs	r3, #0
 8007cae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007cb2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007cb6:	460b      	mov	r3, r1
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	d055      	beq.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cc4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007cc8:	d033      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007cca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007cce:	d82c      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007cd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cd4:	d02f      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007cd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cda:	d826      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007cdc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ce0:	d02b      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007ce2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ce6:	d820      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cec:	d012      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007cee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cf2:	d81a      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d022      	beq.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007cf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cfc:	d115      	bne.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d02:	3308      	adds	r3, #8
 8007d04:	2100      	movs	r1, #0
 8007d06:	4618      	mov	r0, r3
 8007d08:	f001 fbf6 	bl	80094f8 <RCCEx_PLL2_Config>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d12:	e015      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d18:	3328      	adds	r3, #40	@ 0x28
 8007d1a:	2102      	movs	r1, #2
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f001 fc9d 	bl	800965c <RCCEx_PLL3_Config>
 8007d22:	4603      	mov	r3, r0
 8007d24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d28:	e00a      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d30:	e006      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007d32:	bf00      	nop
 8007d34:	e004      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007d36:	bf00      	nop
 8007d38:	e002      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007d3a:	bf00      	nop
 8007d3c:	e000      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007d3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10b      	bne.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007d48:	4ba0      	ldr	r3, [pc, #640]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d4c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d58:	4a9c      	ldr	r2, [pc, #624]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007d5a:	430b      	orrs	r3, r1
 8007d5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d5e:	e003      	b.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d70:	f002 0308 	and.w	r3, r2, #8
 8007d74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007d7e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007d82:	460b      	mov	r3, r1
 8007d84:	4313      	orrs	r3, r2
 8007d86:	d01e      	beq.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d94:	d10c      	bne.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d9a:	3328      	adds	r3, #40	@ 0x28
 8007d9c:	2102      	movs	r1, #2
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f001 fc5c 	bl	800965c <RCCEx_PLL3_Config>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d002      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007db0:	4b86      	ldr	r3, [pc, #536]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007db4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007db8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007dc0:	4a82      	ldr	r2, [pc, #520]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007dc2:	430b      	orrs	r3, r1
 8007dc4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dce:	f002 0310 	and.w	r3, r2, #16
 8007dd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ddc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007de0:	460b      	mov	r3, r1
 8007de2:	4313      	orrs	r3, r2
 8007de4:	d01e      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007df2:	d10c      	bne.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df8:	3328      	adds	r3, #40	@ 0x28
 8007dfa:	2102      	movs	r1, #2
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f001 fc2d 	bl	800965c <RCCEx_PLL3_Config>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d002      	beq.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e0e:	4b6f      	ldr	r3, [pc, #444]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e12:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e1e:	4a6b      	ldr	r2, [pc, #428]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e20:	430b      	orrs	r3, r1
 8007e22:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007e30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e32:	2300      	movs	r3, #0
 8007e34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e36:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	d03e      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e4c:	d022      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007e4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e52:	d81b      	bhi.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d003      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e5c:	d00b      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007e5e:	e015      	b.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e64:	3308      	adds	r3, #8
 8007e66:	2100      	movs	r1, #0
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f001 fb45 	bl	80094f8 <RCCEx_PLL2_Config>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007e74:	e00f      	b.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e7a:	3328      	adds	r3, #40	@ 0x28
 8007e7c:	2102      	movs	r1, #2
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f001 fbec 	bl	800965c <RCCEx_PLL3_Config>
 8007e84:	4603      	mov	r3, r0
 8007e86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007e8a:	e004      	b.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e92:	e000      	b.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10b      	bne.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e9e:	4b4b      	ldr	r3, [pc, #300]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007eae:	4a47      	ldr	r2, [pc, #284]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007eb0:	430b      	orrs	r3, r1
 8007eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007eb4:	e003      	b.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007eba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007ebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007eca:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ecc:	2300      	movs	r3, #0
 8007ece:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ed0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	d03b      	beq.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ee2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ee6:	d01f      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007ee8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007eec:	d818      	bhi.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007eee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ef2:	d003      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007ef4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ef8:	d007      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007efa:	e011      	b.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007efc:	4b33      	ldr	r3, [pc, #204]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f00:	4a32      	ldr	r2, [pc, #200]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f08:	e00f      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f0e:	3328      	adds	r3, #40	@ 0x28
 8007f10:	2101      	movs	r1, #1
 8007f12:	4618      	mov	r0, r3
 8007f14:	f001 fba2 	bl	800965c <RCCEx_PLL3_Config>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f1e:	e004      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f26:	e000      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007f28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10b      	bne.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f32:	4b26      	ldr	r3, [pc, #152]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f36:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f42:	4a22      	ldr	r2, [pc, #136]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f44:	430b      	orrs	r3, r1
 8007f46:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f48:	e003      	b.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007f5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f60:	2300      	movs	r3, #0
 8007f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f64:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007f68:	460b      	mov	r3, r1
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	d034      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d003      	beq.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f7c:	d007      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007f7e:	e011      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f80:	4b12      	ldr	r3, [pc, #72]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f84:	4a11      	ldr	r2, [pc, #68]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007f8c:	e00e      	b.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f92:	3308      	adds	r3, #8
 8007f94:	2102      	movs	r1, #2
 8007f96:	4618      	mov	r0, r3
 8007f98:	f001 faae 	bl	80094f8 <RCCEx_PLL2_Config>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007fa2:	e003      	b.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007faa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10d      	bne.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007fb4:	4b05      	ldr	r3, [pc, #20]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fb8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fc2:	4a02      	ldr	r2, [pc, #8]	@ (8007fcc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fc4:	430b      	orrs	r3, r1
 8007fc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007fc8:	e006      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007fca:	bf00      	nop
 8007fcc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007fe4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007fea:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	d00c      	beq.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff8:	3328      	adds	r3, #40	@ 0x28
 8007ffa:	2102      	movs	r1, #2
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f001 fb2d 	bl	800965c <RCCEx_PLL3_Config>
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d002      	beq.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800800e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008016:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800801a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800801c:	2300      	movs	r3, #0
 800801e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008020:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008024:	460b      	mov	r3, r1
 8008026:	4313      	orrs	r3, r2
 8008028:	d036      	beq.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800802a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800802e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008030:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008034:	d018      	beq.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008036:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800803a:	d811      	bhi.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800803c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008040:	d014      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008046:	d80b      	bhi.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008048:	2b00      	cmp	r3, #0
 800804a:	d011      	beq.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800804c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008050:	d106      	bne.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008052:	4bb7      	ldr	r3, [pc, #732]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008056:	4ab6      	ldr	r2, [pc, #728]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800805c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800805e:	e008      	b.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008066:	e004      	b.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008068:	bf00      	nop
 800806a:	e002      	b.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800806c:	bf00      	nop
 800806e:	e000      	b.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008070:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008072:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10a      	bne.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800807a:	4bad      	ldr	r3, [pc, #692]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800807c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800807e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008082:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008086:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008088:	4aa9      	ldr	r2, [pc, #676]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800808a:	430b      	orrs	r3, r1
 800808c:	6553      	str	r3, [r2, #84]	@ 0x54
 800808e:	e003      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008090:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008094:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800809c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80080a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80080a6:	2300      	movs	r3, #0
 80080a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80080aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80080ae:	460b      	mov	r3, r1
 80080b0:	4313      	orrs	r3, r2
 80080b2:	d009      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80080b4:	4b9e      	ldr	r3, [pc, #632]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80080bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080c2:	4a9b      	ldr	r2, [pc, #620]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080c4:	430b      	orrs	r3, r1
 80080c6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80080c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80080d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080d6:	2300      	movs	r3, #0
 80080d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080da:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80080de:	460b      	mov	r3, r1
 80080e0:	4313      	orrs	r3, r2
 80080e2:	d009      	beq.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80080e4:	4b92      	ldr	r3, [pc, #584]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080e8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80080ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080f2:	4a8f      	ldr	r2, [pc, #572]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080f4:	430b      	orrs	r3, r1
 80080f6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80080f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008104:	643b      	str	r3, [r7, #64]	@ 0x40
 8008106:	2300      	movs	r3, #0
 8008108:	647b      	str	r3, [r7, #68]	@ 0x44
 800810a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800810e:	460b      	mov	r3, r1
 8008110:	4313      	orrs	r3, r2
 8008112:	d00e      	beq.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008114:	4b86      	ldr	r3, [pc, #536]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	4a85      	ldr	r2, [pc, #532]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800811a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800811e:	6113      	str	r3, [r2, #16]
 8008120:	4b83      	ldr	r3, [pc, #524]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008122:	6919      	ldr	r1, [r3, #16]
 8008124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008128:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800812c:	4a80      	ldr	r2, [pc, #512]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800812e:	430b      	orrs	r3, r1
 8008130:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800813e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008140:	2300      	movs	r3, #0
 8008142:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008144:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008148:	460b      	mov	r3, r1
 800814a:	4313      	orrs	r3, r2
 800814c:	d009      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800814e:	4b78      	ldr	r3, [pc, #480]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008152:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800815a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800815c:	4a74      	ldr	r2, [pc, #464]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800815e:	430b      	orrs	r3, r1
 8008160:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008162:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800816e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008170:	2300      	movs	r3, #0
 8008172:	637b      	str	r3, [r7, #52]	@ 0x34
 8008174:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008178:	460b      	mov	r3, r1
 800817a:	4313      	orrs	r3, r2
 800817c:	d00a      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800817e:	4b6c      	ldr	r3, [pc, #432]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008182:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800818a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800818e:	4a68      	ldr	r2, [pc, #416]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008190:	430b      	orrs	r3, r1
 8008192:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	2100      	movs	r1, #0
 800819e:	62b9      	str	r1, [r7, #40]	@ 0x28
 80081a0:	f003 0301 	and.w	r3, r3, #1
 80081a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081a6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80081aa:	460b      	mov	r3, r1
 80081ac:	4313      	orrs	r3, r2
 80081ae:	d011      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b4:	3308      	adds	r3, #8
 80081b6:	2100      	movs	r1, #0
 80081b8:	4618      	mov	r0, r3
 80081ba:	f001 f99d 	bl	80094f8 <RCCEx_PLL2_Config>
 80081be:	4603      	mov	r3, r0
 80081c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80081c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d003      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80081d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	2100      	movs	r1, #0
 80081de:	6239      	str	r1, [r7, #32]
 80081e0:	f003 0302 	and.w	r3, r3, #2
 80081e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80081e6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80081ea:	460b      	mov	r3, r1
 80081ec:	4313      	orrs	r3, r2
 80081ee:	d011      	beq.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80081f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081f4:	3308      	adds	r3, #8
 80081f6:	2101      	movs	r1, #1
 80081f8:	4618      	mov	r0, r3
 80081fa:	f001 f97d 	bl	80094f8 <RCCEx_PLL2_Config>
 80081fe:	4603      	mov	r3, r0
 8008200:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008204:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008208:	2b00      	cmp	r3, #0
 800820a:	d003      	beq.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800820c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008210:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821c:	2100      	movs	r1, #0
 800821e:	61b9      	str	r1, [r7, #24]
 8008220:	f003 0304 	and.w	r3, r3, #4
 8008224:	61fb      	str	r3, [r7, #28]
 8008226:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800822a:	460b      	mov	r3, r1
 800822c:	4313      	orrs	r3, r2
 800822e:	d011      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008234:	3308      	adds	r3, #8
 8008236:	2102      	movs	r1, #2
 8008238:	4618      	mov	r0, r3
 800823a:	f001 f95d 	bl	80094f8 <RCCEx_PLL2_Config>
 800823e:	4603      	mov	r3, r0
 8008240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008244:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800824c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008250:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825c:	2100      	movs	r1, #0
 800825e:	6139      	str	r1, [r7, #16]
 8008260:	f003 0308 	and.w	r3, r3, #8
 8008264:	617b      	str	r3, [r7, #20]
 8008266:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800826a:	460b      	mov	r3, r1
 800826c:	4313      	orrs	r3, r2
 800826e:	d011      	beq.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008274:	3328      	adds	r3, #40	@ 0x28
 8008276:	2100      	movs	r1, #0
 8008278:	4618      	mov	r0, r3
 800827a:	f001 f9ef 	bl	800965c <RCCEx_PLL3_Config>
 800827e:	4603      	mov	r3, r0
 8008280:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008284:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008288:	2b00      	cmp	r3, #0
 800828a:	d003      	beq.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800828c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008290:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829c:	2100      	movs	r1, #0
 800829e:	60b9      	str	r1, [r7, #8]
 80082a0:	f003 0310 	and.w	r3, r3, #16
 80082a4:	60fb      	str	r3, [r7, #12]
 80082a6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80082aa:	460b      	mov	r3, r1
 80082ac:	4313      	orrs	r3, r2
 80082ae:	d011      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80082b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082b4:	3328      	adds	r3, #40	@ 0x28
 80082b6:	2101      	movs	r1, #1
 80082b8:	4618      	mov	r0, r3
 80082ba:	f001 f9cf 	bl	800965c <RCCEx_PLL3_Config>
 80082be:	4603      	mov	r3, r0
 80082c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80082c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80082d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082dc:	2100      	movs	r1, #0
 80082de:	6039      	str	r1, [r7, #0]
 80082e0:	f003 0320 	and.w	r3, r3, #32
 80082e4:	607b      	str	r3, [r7, #4]
 80082e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80082ea:	460b      	mov	r3, r1
 80082ec:	4313      	orrs	r3, r2
 80082ee:	d011      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80082f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082f4:	3328      	adds	r3, #40	@ 0x28
 80082f6:	2102      	movs	r1, #2
 80082f8:	4618      	mov	r0, r3
 80082fa:	f001 f9af 	bl	800965c <RCCEx_PLL3_Config>
 80082fe:	4603      	mov	r3, r0
 8008300:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008304:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008308:	2b00      	cmp	r3, #0
 800830a:	d003      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800830c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008310:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008314:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800831c:	2300      	movs	r3, #0
 800831e:	e000      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
}
 8008322:	4618      	mov	r0, r3
 8008324:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008328:	46bd      	mov	sp, r7
 800832a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800832e:	bf00      	nop
 8008330:	58024400 	.word	0x58024400

08008334 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b090      	sub	sp, #64	@ 0x40
 8008338:	af00      	add	r7, sp, #0
 800833a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800833e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008342:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008346:	430b      	orrs	r3, r1
 8008348:	f040 8094 	bne.w	8008474 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800834c:	4b9b      	ldr	r3, [pc, #620]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800834e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008350:	f003 0307 	and.w	r3, r3, #7
 8008354:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008358:	2b04      	cmp	r3, #4
 800835a:	f200 8087 	bhi.w	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800835e:	a201      	add	r2, pc, #4	@ (adr r2, 8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008364:	08008379 	.word	0x08008379
 8008368:	080083a1 	.word	0x080083a1
 800836c:	080083c9 	.word	0x080083c9
 8008370:	08008465 	.word	0x08008465
 8008374:	080083f1 	.word	0x080083f1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008378:	4b90      	ldr	r3, [pc, #576]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008380:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008384:	d108      	bne.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800838a:	4618      	mov	r0, r3
 800838c:	f000 ff62 	bl	8009254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008394:	f000 bc93 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008398:	2300      	movs	r3, #0
 800839a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800839c:	f000 bc8f 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083a0:	4b86      	ldr	r3, [pc, #536]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083ac:	d108      	bne.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083ae:	f107 0318 	add.w	r3, r7, #24
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 fca6 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083bc:	f000 bc7f 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c4:	f000 bc7b 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80083c8:	4b7c      	ldr	r3, [pc, #496]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083d4:	d108      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083d6:	f107 030c 	add.w	r3, r7, #12
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 fde6 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083e4:	f000 bc6b 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80083e8:	2300      	movs	r3, #0
 80083ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083ec:	f000 bc67 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083f0:	4b72      	ldr	r3, [pc, #456]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80083f8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083fa:	4b70      	ldr	r3, [pc, #448]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0304 	and.w	r3, r3, #4
 8008402:	2b04      	cmp	r3, #4
 8008404:	d10c      	bne.n	8008420 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008408:	2b00      	cmp	r3, #0
 800840a:	d109      	bne.n	8008420 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800840c:	4b6b      	ldr	r3, [pc, #428]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	08db      	lsrs	r3, r3, #3
 8008412:	f003 0303 	and.w	r3, r3, #3
 8008416:	4a6a      	ldr	r2, [pc, #424]	@ (80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008418:	fa22 f303 	lsr.w	r3, r2, r3
 800841c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800841e:	e01f      	b.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008420:	4b66      	ldr	r3, [pc, #408]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008428:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800842c:	d106      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800842e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008430:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008434:	d102      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008436:	4b63      	ldr	r3, [pc, #396]	@ (80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008438:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800843a:	e011      	b.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800843c:	4b5f      	ldr	r3, [pc, #380]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008448:	d106      	bne.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800844a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800844c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008450:	d102      	bne.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008452:	4b5d      	ldr	r3, [pc, #372]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008456:	e003      	b.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800845c:	f000 bc2f 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008460:	f000 bc2d 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008464:	4b59      	ldr	r3, [pc, #356]	@ (80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008468:	f000 bc29 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800846c:	2300      	movs	r3, #0
 800846e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008470:	f000 bc25 	b.w	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008478:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800847c:	430b      	orrs	r3, r1
 800847e:	f040 80a7 	bne.w	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008482:	4b4e      	ldr	r3, [pc, #312]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008486:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800848a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008492:	d054      	beq.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800849a:	f200 808b 	bhi.w	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800849e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80084a4:	f000 8083 	beq.w	80085ae <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80084a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80084ae:	f200 8081 	bhi.w	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80084b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084b8:	d02f      	beq.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80084ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084c0:	d878      	bhi.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80084c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d004      	beq.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80084c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80084ce:	d012      	beq.n	80084f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80084d0:	e070      	b.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084d2:	4b3a      	ldr	r3, [pc, #232]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084de:	d107      	bne.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084e4:	4618      	mov	r0, r3
 80084e6:	f000 feb5 	bl	8009254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084ee:	e3e6      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084f0:	2300      	movs	r3, #0
 80084f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084f4:	e3e3      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084f6:	4b31      	ldr	r3, [pc, #196]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008502:	d107      	bne.n	8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008504:	f107 0318 	add.w	r3, r7, #24
 8008508:	4618      	mov	r0, r3
 800850a:	f000 fbfb 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008512:	e3d4      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008514:	2300      	movs	r3, #0
 8008516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008518:	e3d1      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800851a:	4b28      	ldr	r3, [pc, #160]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008522:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008526:	d107      	bne.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008528:	f107 030c 	add.w	r3, r7, #12
 800852c:	4618      	mov	r0, r3
 800852e:	f000 fd3d 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008536:	e3c2      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008538:	2300      	movs	r3, #0
 800853a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800853c:	e3bf      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800853e:	4b1f      	ldr	r3, [pc, #124]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008542:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008546:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008548:	4b1c      	ldr	r3, [pc, #112]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 0304 	and.w	r3, r3, #4
 8008550:	2b04      	cmp	r3, #4
 8008552:	d10c      	bne.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8008554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008556:	2b00      	cmp	r3, #0
 8008558:	d109      	bne.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800855a:	4b18      	ldr	r3, [pc, #96]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	08db      	lsrs	r3, r3, #3
 8008560:	f003 0303 	and.w	r3, r3, #3
 8008564:	4a16      	ldr	r2, [pc, #88]	@ (80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008566:	fa22 f303 	lsr.w	r3, r2, r3
 800856a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800856c:	e01e      	b.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800856e:	4b13      	ldr	r3, [pc, #76]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800857a:	d106      	bne.n	800858a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800857c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800857e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008582:	d102      	bne.n	800858a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008584:	4b0f      	ldr	r3, [pc, #60]	@ (80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008586:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008588:	e010      	b.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800858a:	4b0c      	ldr	r3, [pc, #48]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008592:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008596:	d106      	bne.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8008598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800859a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800859e:	d102      	bne.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80085a0:	4b09      	ldr	r3, [pc, #36]	@ (80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085a4:	e002      	b.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80085a6:	2300      	movs	r3, #0
 80085a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80085aa:	e388      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80085ac:	e387      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80085ae:	4b07      	ldr	r3, [pc, #28]	@ (80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80085b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085b2:	e384      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80085b4:	2300      	movs	r3, #0
 80085b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085b8:	e381      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80085ba:	bf00      	nop
 80085bc:	58024400 	.word	0x58024400
 80085c0:	03d09000 	.word	0x03d09000
 80085c4:	003d0900 	.word	0x003d0900
 80085c8:	016e3600 	.word	0x016e3600
 80085cc:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80085d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085d4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80085d8:	430b      	orrs	r3, r1
 80085da:	f040 809c 	bne.w	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80085de:	4b9e      	ldr	r3, [pc, #632]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80085e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085e2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80085e6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085ee:	d054      	beq.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80085f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085f6:	f200 808b 	bhi.w	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008600:	f000 8083 	beq.w	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008606:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800860a:	f200 8081 	bhi.w	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800860e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008610:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008614:	d02f      	beq.n	8008676 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008618:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800861c:	d878      	bhi.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	2b00      	cmp	r3, #0
 8008622:	d004      	beq.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800862a:	d012      	beq.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800862c:	e070      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800862e:	4b8a      	ldr	r3, [pc, #552]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008636:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800863a:	d107      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800863c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008640:	4618      	mov	r0, r3
 8008642:	f000 fe07 	bl	8009254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800864a:	e338      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800864c:	2300      	movs	r3, #0
 800864e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008650:	e335      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008652:	4b81      	ldr	r3, [pc, #516]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800865a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800865e:	d107      	bne.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008660:	f107 0318 	add.w	r3, r7, #24
 8008664:	4618      	mov	r0, r3
 8008666:	f000 fb4d 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800866e:	e326      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008670:	2300      	movs	r3, #0
 8008672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008674:	e323      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008676:	4b78      	ldr	r3, [pc, #480]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800867e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008682:	d107      	bne.n	8008694 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008684:	f107 030c 	add.w	r3, r7, #12
 8008688:	4618      	mov	r0, r3
 800868a:	f000 fc8f 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008692:	e314      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008694:	2300      	movs	r3, #0
 8008696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008698:	e311      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800869a:	4b6f      	ldr	r3, [pc, #444]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800869c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800869e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80086a2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086a4:	4b6c      	ldr	r3, [pc, #432]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 0304 	and.w	r3, r3, #4
 80086ac:	2b04      	cmp	r3, #4
 80086ae:	d10c      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80086b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d109      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086b6:	4b68      	ldr	r3, [pc, #416]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	08db      	lsrs	r3, r3, #3
 80086bc:	f003 0303 	and.w	r3, r3, #3
 80086c0:	4a66      	ldr	r2, [pc, #408]	@ (800885c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80086c2:	fa22 f303 	lsr.w	r3, r2, r3
 80086c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086c8:	e01e      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086ca:	4b63      	ldr	r3, [pc, #396]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086d6:	d106      	bne.n	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80086d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086de:	d102      	bne.n	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80086e0:	4b5f      	ldr	r3, [pc, #380]	@ (8008860 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80086e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086e4:	e010      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086e6:	4b5c      	ldr	r3, [pc, #368]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086f2:	d106      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80086f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086fa:	d102      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80086fc:	4b59      	ldr	r3, [pc, #356]	@ (8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008700:	e002      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008702:	2300      	movs	r3, #0
 8008704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008706:	e2da      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008708:	e2d9      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800870a:	4b57      	ldr	r3, [pc, #348]	@ (8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800870c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800870e:	e2d6      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008710:	2300      	movs	r3, #0
 8008712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008714:	e2d3      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008716:	e9d7 2300 	ldrd	r2, r3, [r7]
 800871a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800871e:	430b      	orrs	r3, r1
 8008720:	f040 80a7 	bne.w	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008724:	4b4c      	ldr	r3, [pc, #304]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008728:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800872c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800872e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008730:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008734:	d055      	beq.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8008736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008738:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800873c:	f200 8096 	bhi.w	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008742:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008746:	f000 8084 	beq.w	8008852 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800874a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800874c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008750:	f200 808c 	bhi.w	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008756:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800875a:	d030      	beq.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800875c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800875e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008762:	f200 8083 	bhi.w	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008768:	2b00      	cmp	r3, #0
 800876a:	d004      	beq.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800876c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008772:	d012      	beq.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008774:	e07a      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008776:	4b38      	ldr	r3, [pc, #224]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800877e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008782:	d107      	bne.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008784:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008788:	4618      	mov	r0, r3
 800878a:	f000 fd63 	bl	8009254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008792:	e294      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008794:	2300      	movs	r3, #0
 8008796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008798:	e291      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800879a:	4b2f      	ldr	r3, [pc, #188]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087a6:	d107      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087a8:	f107 0318 	add.w	r3, r7, #24
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 faa9 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087b6:	e282      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087b8:	2300      	movs	r3, #0
 80087ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087bc:	e27f      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087be:	4b26      	ldr	r3, [pc, #152]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087ca:	d107      	bne.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087cc:	f107 030c 	add.w	r3, r7, #12
 80087d0:	4618      	mov	r0, r3
 80087d2:	f000 fbeb 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087da:	e270      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087dc:	2300      	movs	r3, #0
 80087de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087e0:	e26d      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087e2:	4b1d      	ldr	r3, [pc, #116]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80087ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087ec:	4b1a      	ldr	r3, [pc, #104]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 0304 	and.w	r3, r3, #4
 80087f4:	2b04      	cmp	r3, #4
 80087f6:	d10c      	bne.n	8008812 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80087f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d109      	bne.n	8008812 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087fe:	4b16      	ldr	r3, [pc, #88]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	08db      	lsrs	r3, r3, #3
 8008804:	f003 0303 	and.w	r3, r3, #3
 8008808:	4a14      	ldr	r2, [pc, #80]	@ (800885c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800880a:	fa22 f303 	lsr.w	r3, r2, r3
 800880e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008810:	e01e      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008812:	4b11      	ldr	r3, [pc, #68]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800881a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800881e:	d106      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008826:	d102      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008828:	4b0d      	ldr	r3, [pc, #52]	@ (8008860 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800882c:	e010      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800882e:	4b0a      	ldr	r3, [pc, #40]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008836:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800883a:	d106      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800883c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800883e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008842:	d102      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008844:	4b07      	ldr	r3, [pc, #28]	@ (8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008848:	e002      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800884a:	2300      	movs	r3, #0
 800884c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800884e:	e236      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008850:	e235      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008852:	4b05      	ldr	r3, [pc, #20]	@ (8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008856:	e232      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008858:	58024400 	.word	0x58024400
 800885c:	03d09000 	.word	0x03d09000
 8008860:	003d0900 	.word	0x003d0900
 8008864:	016e3600 	.word	0x016e3600
 8008868:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800886c:	2300      	movs	r3, #0
 800886e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008870:	e225      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008876:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800887a:	430b      	orrs	r3, r1
 800887c:	f040 8085 	bne.w	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008880:	4b9c      	ldr	r3, [pc, #624]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008884:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008888:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800888a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008890:	d06b      	beq.n	800896a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008894:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008898:	d874      	bhi.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800889a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088a0:	d056      	beq.n	8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80088a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088a8:	d86c      	bhi.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80088aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088b0:	d03b      	beq.n	800892a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80088b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088b8:	d864      	bhi.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80088ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088c0:	d021      	beq.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80088c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088c8:	d85c      	bhi.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80088ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d004      	beq.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80088d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088d6:	d004      	beq.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80088d8:	e054      	b.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80088da:	f7fe fb5f 	bl	8006f9c <HAL_RCC_GetPCLK1Freq>
 80088de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088e0:	e1ed      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088e2:	4b84      	ldr	r3, [pc, #528]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088ee:	d107      	bne.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088f0:	f107 0318 	add.w	r3, r7, #24
 80088f4:	4618      	mov	r0, r3
 80088f6:	f000 fa05 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088fe:	e1de      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008904:	e1db      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008906:	4b7b      	ldr	r3, [pc, #492]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800890e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008912:	d107      	bne.n	8008924 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008914:	f107 030c 	add.w	r3, r7, #12
 8008918:	4618      	mov	r0, r3
 800891a:	f000 fb47 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008922:	e1cc      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008924:	2300      	movs	r3, #0
 8008926:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008928:	e1c9      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800892a:	4b72      	ldr	r3, [pc, #456]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0304 	and.w	r3, r3, #4
 8008932:	2b04      	cmp	r3, #4
 8008934:	d109      	bne.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008936:	4b6f      	ldr	r3, [pc, #444]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	08db      	lsrs	r3, r3, #3
 800893c:	f003 0303 	and.w	r3, r3, #3
 8008940:	4a6d      	ldr	r2, [pc, #436]	@ (8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008942:	fa22 f303 	lsr.w	r3, r2, r3
 8008946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008948:	e1b9      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800894a:	2300      	movs	r3, #0
 800894c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800894e:	e1b6      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008950:	4b68      	ldr	r3, [pc, #416]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008958:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800895c:	d102      	bne.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800895e:	4b67      	ldr	r3, [pc, #412]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008962:	e1ac      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008964:	2300      	movs	r3, #0
 8008966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008968:	e1a9      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800896a:	4b62      	ldr	r3, [pc, #392]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008972:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008976:	d102      	bne.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008978:	4b61      	ldr	r3, [pc, #388]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800897a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800897c:	e19f      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800897e:	2300      	movs	r3, #0
 8008980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008982:	e19c      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008984:	2300      	movs	r3, #0
 8008986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008988:	e199      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800898a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800898e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008992:	430b      	orrs	r3, r1
 8008994:	d173      	bne.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008996:	4b57      	ldr	r3, [pc, #348]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800899a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800899e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80089a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089a6:	d02f      	beq.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80089a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ae:	d863      	bhi.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80089b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d004      	beq.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089bc:	d012      	beq.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80089be:	e05b      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089c0:	4b4c      	ldr	r3, [pc, #304]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089cc:	d107      	bne.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089ce:	f107 0318 	add.w	r3, r7, #24
 80089d2:	4618      	mov	r0, r3
 80089d4:	f000 f996 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089dc:	e16f      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089de:	2300      	movs	r3, #0
 80089e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089e2:	e16c      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80089e4:	4b43      	ldr	r3, [pc, #268]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089f0:	d107      	bne.n	8008a02 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089f2:	f107 030c 	add.w	r3, r7, #12
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 fad8 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a00:	e15d      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a02:	2300      	movs	r3, #0
 8008a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a06:	e15a      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a08:	4b3a      	ldr	r3, [pc, #232]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a10:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a12:	4b38      	ldr	r3, [pc, #224]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f003 0304 	and.w	r3, r3, #4
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	d10c      	bne.n	8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d109      	bne.n	8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a24:	4b33      	ldr	r3, [pc, #204]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	08db      	lsrs	r3, r3, #3
 8008a2a:	f003 0303 	and.w	r3, r3, #3
 8008a2e:	4a32      	ldr	r2, [pc, #200]	@ (8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008a30:	fa22 f303 	lsr.w	r3, r2, r3
 8008a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a36:	e01e      	b.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a38:	4b2e      	ldr	r3, [pc, #184]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a44:	d106      	bne.n	8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a4c:	d102      	bne.n	8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a52:	e010      	b.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a54:	4b27      	ldr	r3, [pc, #156]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a60:	d106      	bne.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a68:	d102      	bne.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008a6a:	4b25      	ldr	r3, [pc, #148]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a6e:	e002      	b.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008a70:	2300      	movs	r3, #0
 8008a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008a74:	e123      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008a76:	e122      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a7c:	e11f      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008a7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a82:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008a86:	430b      	orrs	r3, r1
 8008a88:	d13c      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a92:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d004      	beq.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aa0:	d012      	beq.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008aa2:	e023      	b.n	8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008aa4:	4b13      	ldr	r3, [pc, #76]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008aac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ab0:	d107      	bne.n	8008ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f000 fbcc 	bl	8009254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ac0:	e0fd      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ac6:	e0fa      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ad0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ad4:	d107      	bne.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ad6:	f107 0318 	add.w	r3, r7, #24
 8008ada:	4618      	mov	r0, r3
 8008adc:	f000 f912 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008ae0:	6a3b      	ldr	r3, [r7, #32]
 8008ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ae4:	e0eb      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aea:	e0e8      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008aec:	2300      	movs	r3, #0
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af0:	e0e5      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008af2:	bf00      	nop
 8008af4:	58024400 	.word	0x58024400
 8008af8:	03d09000 	.word	0x03d09000
 8008afc:	003d0900 	.word	0x003d0900
 8008b00:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b08:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008b0c:	430b      	orrs	r3, r1
 8008b0e:	f040 8085 	bne.w	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008b12:	4b6d      	ldr	r3, [pc, #436]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b16:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008b1a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b22:	d06b      	beq.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b2a:	d874      	bhi.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b32:	d056      	beq.n	8008be2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b3a:	d86c      	bhi.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008b42:	d03b      	beq.n	8008bbc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008b4a:	d864      	bhi.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b52:	d021      	beq.n	8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b5a:	d85c      	bhi.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d004      	beq.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b68:	d004      	beq.n	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008b6a:	e054      	b.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008b6c:	f000 f8b4 	bl	8008cd8 <HAL_RCCEx_GetD3PCLK1Freq>
 8008b70:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b72:	e0a4      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b74:	4b54      	ldr	r3, [pc, #336]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b80:	d107      	bne.n	8008b92 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b82:	f107 0318 	add.w	r3, r7, #24
 8008b86:	4618      	mov	r0, r3
 8008b88:	f000 f8bc 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b90:	e095      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b92:	2300      	movs	r3, #0
 8008b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b96:	e092      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b98:	4b4b      	ldr	r3, [pc, #300]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ba0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ba4:	d107      	bne.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ba6:	f107 030c 	add.w	r3, r7, #12
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 f9fe 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bb4:	e083      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bba:	e080      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008bbc:	4b42      	ldr	r3, [pc, #264]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f003 0304 	and.w	r3, r3, #4
 8008bc4:	2b04      	cmp	r3, #4
 8008bc6:	d109      	bne.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bc8:	4b3f      	ldr	r3, [pc, #252]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	08db      	lsrs	r3, r3, #3
 8008bce:	f003 0303 	and.w	r3, r3, #3
 8008bd2:	4a3e      	ldr	r2, [pc, #248]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bda:	e070      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008be0:	e06d      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008be2:	4b39      	ldr	r3, [pc, #228]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bee:	d102      	bne.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008bf0:	4b37      	ldr	r3, [pc, #220]	@ (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bf4:	e063      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bfa:	e060      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008bfc:	4b32      	ldr	r3, [pc, #200]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c08:	d102      	bne.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008c0a:	4b32      	ldr	r3, [pc, #200]	@ (8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c0e:	e056      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c10:	2300      	movs	r3, #0
 8008c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c14:	e053      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008c16:	2300      	movs	r3, #0
 8008c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c1a:	e050      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008c1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c20:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008c24:	430b      	orrs	r3, r1
 8008c26:	d148      	bne.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008c28:	4b27      	ldr	r3, [pc, #156]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008c30:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c38:	d02a      	beq.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c40:	d838      	bhi.n	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d004      	beq.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c4e:	d00d      	beq.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008c50:	e030      	b.n	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008c52:	4b1d      	ldr	r3, [pc, #116]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c5e:	d102      	bne.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008c60:	4b1c      	ldr	r3, [pc, #112]	@ (8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c64:	e02b      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c66:	2300      	movs	r3, #0
 8008c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c6a:	e028      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c6c:	4b16      	ldr	r3, [pc, #88]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c78:	d107      	bne.n	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 fae8 	bl	8009254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c88:	e019      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c8e:	e016      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c90:	4b0d      	ldr	r3, [pc, #52]	@ (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c9c:	d107      	bne.n	8008cae <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c9e:	f107 0318 	add.w	r3, r7, #24
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 f82e 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ca8:	69fb      	ldr	r3, [r7, #28]
 8008caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cac:	e007      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cb2:	e004      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cb8:	e001      	b.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3740      	adds	r7, #64	@ 0x40
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	58024400 	.word	0x58024400
 8008ccc:	03d09000 	.word	0x03d09000
 8008cd0:	003d0900 	.word	0x003d0900
 8008cd4:	016e3600 	.word	0x016e3600

08008cd8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008cdc:	f7fe f92e 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	4b06      	ldr	r3, [pc, #24]	@ (8008cfc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	091b      	lsrs	r3, r3, #4
 8008ce8:	f003 0307 	and.w	r3, r3, #7
 8008cec:	4904      	ldr	r1, [pc, #16]	@ (8008d00 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008cee:	5ccb      	ldrb	r3, [r1, r3]
 8008cf0:	f003 031f 	and.w	r3, r3, #31
 8008cf4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	58024400 	.word	0x58024400
 8008d00:	0800b984 	.word	0x0800b984

08008d04 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b089      	sub	sp, #36	@ 0x24
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d0c:	4ba1      	ldr	r3, [pc, #644]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d10:	f003 0303 	and.w	r3, r3, #3
 8008d14:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008d16:	4b9f      	ldr	r3, [pc, #636]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d1a:	0b1b      	lsrs	r3, r3, #12
 8008d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d20:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008d22:	4b9c      	ldr	r3, [pc, #624]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d26:	091b      	lsrs	r3, r3, #4
 8008d28:	f003 0301 	and.w	r3, r3, #1
 8008d2c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008d2e:	4b99      	ldr	r3, [pc, #612]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d32:	08db      	lsrs	r3, r3, #3
 8008d34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d38:	693a      	ldr	r2, [r7, #16]
 8008d3a:	fb02 f303 	mul.w	r3, r2, r3
 8008d3e:	ee07 3a90 	vmov	s15, r3
 8008d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f000 8111 	beq.w	8008f74 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	f000 8083 	beq.w	8008e60 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	f200 80a1 	bhi.w	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d003      	beq.n	8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d056      	beq.n	8008e1c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008d6e:	e099      	b.n	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d70:	4b88      	ldr	r3, [pc, #544]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 0320 	and.w	r3, r3, #32
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d02d      	beq.n	8008dd8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d7c:	4b85      	ldr	r3, [pc, #532]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	08db      	lsrs	r3, r3, #3
 8008d82:	f003 0303 	and.w	r3, r3, #3
 8008d86:	4a84      	ldr	r2, [pc, #528]	@ (8008f98 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008d88:	fa22 f303 	lsr.w	r3, r2, r3
 8008d8c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	ee07 3a90 	vmov	s15, r3
 8008d94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	ee07 3a90 	vmov	s15, r3
 8008d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008da6:	4b7b      	ldr	r3, [pc, #492]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dae:	ee07 3a90 	vmov	s15, r3
 8008db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008db6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dd2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008dd6:	e087      	b.n	8008ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	ee07 3a90 	vmov	s15, r3
 8008dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008de2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dea:	4b6a      	ldr	r3, [pc, #424]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008df2:	ee07 3a90 	vmov	s15, r3
 8008df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dfe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e1a:	e065      	b.n	8008ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	ee07 3a90 	vmov	s15, r3
 8008e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e26:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e2e:	4b59      	ldr	r3, [pc, #356]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e36:	ee07 3a90 	vmov	s15, r3
 8008e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e42:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e5e:	e043      	b.n	8008ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	ee07 3a90 	vmov	s15, r3
 8008e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e6a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e72:	4b48      	ldr	r3, [pc, #288]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e7a:	ee07 3a90 	vmov	s15, r3
 8008e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e82:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e86:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ea2:	e021      	b.n	8008ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	ee07 3a90 	vmov	s15, r3
 8008eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eb6:	4b37      	ldr	r3, [pc, #220]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ebe:	ee07 3a90 	vmov	s15, r3
 8008ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ec6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ee2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ee6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eec:	0a5b      	lsrs	r3, r3, #9
 8008eee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ef2:	ee07 3a90 	vmov	s15, r3
 8008ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008efa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008efe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f02:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f0e:	ee17 2a90 	vmov	r2, s15
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008f16:	4b1f      	ldr	r3, [pc, #124]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1a:	0c1b      	lsrs	r3, r3, #16
 8008f1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f20:	ee07 3a90 	vmov	s15, r3
 8008f24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f30:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f3c:	ee17 2a90 	vmov	r2, s15
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008f44:	4b13      	ldr	r3, [pc, #76]	@ (8008f94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f48:	0e1b      	lsrs	r3, r3, #24
 8008f4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f4e:	ee07 3a90 	vmov	s15, r3
 8008f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f6a:	ee17 2a90 	vmov	r2, s15
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008f72:	e008      	b.n	8008f86 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	609a      	str	r2, [r3, #8]
}
 8008f86:	bf00      	nop
 8008f88:	3724      	adds	r7, #36	@ 0x24
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	58024400 	.word	0x58024400
 8008f98:	03d09000 	.word	0x03d09000
 8008f9c:	46000000 	.word	0x46000000
 8008fa0:	4c742400 	.word	0x4c742400
 8008fa4:	4a742400 	.word	0x4a742400
 8008fa8:	4bb71b00 	.word	0x4bb71b00

08008fac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b089      	sub	sp, #36	@ 0x24
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008fb4:	4ba1      	ldr	r3, [pc, #644]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb8:	f003 0303 	and.w	r3, r3, #3
 8008fbc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008fbe:	4b9f      	ldr	r3, [pc, #636]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc2:	0d1b      	lsrs	r3, r3, #20
 8008fc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fc8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008fca:	4b9c      	ldr	r3, [pc, #624]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fce:	0a1b      	lsrs	r3, r3, #8
 8008fd0:	f003 0301 	and.w	r3, r3, #1
 8008fd4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008fd6:	4b99      	ldr	r3, [pc, #612]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fda:	08db      	lsrs	r3, r3, #3
 8008fdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	fb02 f303 	mul.w	r3, r2, r3
 8008fe6:	ee07 3a90 	vmov	s15, r3
 8008fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 8111 	beq.w	800921c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	f000 8083 	beq.w	8009108 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	2b02      	cmp	r3, #2
 8009006:	f200 80a1 	bhi.w	800914c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d003      	beq.n	8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	2b01      	cmp	r3, #1
 8009014:	d056      	beq.n	80090c4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009016:	e099      	b.n	800914c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009018:	4b88      	ldr	r3, [pc, #544]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 0320 	and.w	r3, r3, #32
 8009020:	2b00      	cmp	r3, #0
 8009022:	d02d      	beq.n	8009080 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009024:	4b85      	ldr	r3, [pc, #532]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	08db      	lsrs	r3, r3, #3
 800902a:	f003 0303 	and.w	r3, r3, #3
 800902e:	4a84      	ldr	r2, [pc, #528]	@ (8009240 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009030:	fa22 f303 	lsr.w	r3, r2, r3
 8009034:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	ee07 3a90 	vmov	s15, r3
 800903c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	ee07 3a90 	vmov	s15, r3
 8009046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800904a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800904e:	4b7b      	ldr	r3, [pc, #492]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009056:	ee07 3a90 	vmov	s15, r3
 800905a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800905e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009062:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009066:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800906a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800906e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009072:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800907a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800907e:	e087      	b.n	8009190 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	ee07 3a90 	vmov	s15, r3
 8009086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800908a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009248 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800908e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009092:	4b6a      	ldr	r3, [pc, #424]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800909a:	ee07 3a90 	vmov	s15, r3
 800909e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80090a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80090aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090c2:	e065      	b.n	8009190 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	ee07 3a90 	vmov	s15, r3
 80090ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80090d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090d6:	4b59      	ldr	r3, [pc, #356]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090de:	ee07 3a90 	vmov	s15, r3
 80090e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80090ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80090ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009102:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009106:	e043      	b.n	8009190 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	ee07 3a90 	vmov	s15, r3
 800910e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009112:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800911a:	4b48      	ldr	r3, [pc, #288]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800911c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800911e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009122:	ee07 3a90 	vmov	s15, r3
 8009126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800912a:	ed97 6a03 	vldr	s12, [r7, #12]
 800912e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800913a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800913e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009146:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800914a:	e021      	b.n	8009190 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	ee07 3a90 	vmov	s15, r3
 8009152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009156:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800915a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800915e:	4b37      	ldr	r3, [pc, #220]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009166:	ee07 3a90 	vmov	s15, r3
 800916a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800916e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009172:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800917a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800917e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800918a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800918e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009190:	4b2a      	ldr	r3, [pc, #168]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009194:	0a5b      	lsrs	r3, r3, #9
 8009196:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800919a:	ee07 3a90 	vmov	s15, r3
 800919e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80091ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091b6:	ee17 2a90 	vmov	r2, s15
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80091be:	4b1f      	ldr	r3, [pc, #124]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c2:	0c1b      	lsrs	r3, r3, #16
 80091c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091c8:	ee07 3a90 	vmov	s15, r3
 80091cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80091dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091e4:	ee17 2a90 	vmov	r2, s15
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80091ec:	4b13      	ldr	r3, [pc, #76]	@ (800923c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f0:	0e1b      	lsrs	r3, r3, #24
 80091f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091f6:	ee07 3a90 	vmov	s15, r3
 80091fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009202:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009206:	edd7 6a07 	vldr	s13, [r7, #28]
 800920a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800920e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009212:	ee17 2a90 	vmov	r2, s15
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800921a:	e008      	b.n	800922e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	609a      	str	r2, [r3, #8]
}
 800922e:	bf00      	nop
 8009230:	3724      	adds	r7, #36	@ 0x24
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	58024400 	.word	0x58024400
 8009240:	03d09000 	.word	0x03d09000
 8009244:	46000000 	.word	0x46000000
 8009248:	4c742400 	.word	0x4c742400
 800924c:	4a742400 	.word	0x4a742400
 8009250:	4bb71b00 	.word	0x4bb71b00

08009254 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009254:	b480      	push	{r7}
 8009256:	b089      	sub	sp, #36	@ 0x24
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800925c:	4ba0      	ldr	r3, [pc, #640]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800925e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009260:	f003 0303 	and.w	r3, r3, #3
 8009264:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009266:	4b9e      	ldr	r3, [pc, #632]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926a:	091b      	lsrs	r3, r3, #4
 800926c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009270:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009272:	4b9b      	ldr	r3, [pc, #620]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009276:	f003 0301 	and.w	r3, r3, #1
 800927a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800927c:	4b98      	ldr	r3, [pc, #608]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800927e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009280:	08db      	lsrs	r3, r3, #3
 8009282:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	fb02 f303 	mul.w	r3, r2, r3
 800928c:	ee07 3a90 	vmov	s15, r3
 8009290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009294:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	2b00      	cmp	r3, #0
 800929c:	f000 8111 	beq.w	80094c2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	2b02      	cmp	r3, #2
 80092a4:	f000 8083 	beq.w	80093ae <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80092a8:	69bb      	ldr	r3, [r7, #24]
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	f200 80a1 	bhi.w	80093f2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80092b0:	69bb      	ldr	r3, [r7, #24]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d003      	beq.n	80092be <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d056      	beq.n	800936a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80092bc:	e099      	b.n	80093f2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092be:	4b88      	ldr	r3, [pc, #544]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f003 0320 	and.w	r3, r3, #32
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d02d      	beq.n	8009326 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80092ca:	4b85      	ldr	r3, [pc, #532]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	08db      	lsrs	r3, r3, #3
 80092d0:	f003 0303 	and.w	r3, r3, #3
 80092d4:	4a83      	ldr	r2, [pc, #524]	@ (80094e4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80092d6:	fa22 f303 	lsr.w	r3, r2, r3
 80092da:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	ee07 3a90 	vmov	s15, r3
 80092e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	ee07 3a90 	vmov	s15, r3
 80092ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092f4:	4b7a      	ldr	r3, [pc, #488]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092fc:	ee07 3a90 	vmov	s15, r3
 8009300:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009304:	ed97 6a03 	vldr	s12, [r7, #12]
 8009308:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80094e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800930c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009310:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009314:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009318:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800931c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009320:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009324:	e087      	b.n	8009436 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	ee07 3a90 	vmov	s15, r3
 800932c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009330:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80094ec <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009334:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009338:	4b69      	ldr	r3, [pc, #420]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800933a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800933c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009340:	ee07 3a90 	vmov	s15, r3
 8009344:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009348:	ed97 6a03 	vldr	s12, [r7, #12]
 800934c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80094e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009350:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009354:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009358:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800935c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009360:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009364:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009368:	e065      	b.n	8009436 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	ee07 3a90 	vmov	s15, r3
 8009370:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009374:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80094f0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009378:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800937c:	4b58      	ldr	r3, [pc, #352]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800937e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009384:	ee07 3a90 	vmov	s15, r3
 8009388:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800938c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009390:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80094e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009394:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009398:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800939c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093a8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093ac:	e043      	b.n	8009436 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	ee07 3a90 	vmov	s15, r3
 80093b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093b8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80094f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80093bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093c0:	4b47      	ldr	r3, [pc, #284]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093c8:	ee07 3a90 	vmov	s15, r3
 80093cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80093d4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80094e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80093d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093f0:	e021      	b.n	8009436 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	ee07 3a90 	vmov	s15, r3
 80093f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093fc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80094ec <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009400:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009404:	4b36      	ldr	r3, [pc, #216]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800940c:	ee07 3a90 	vmov	s15, r3
 8009410:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009414:	ed97 6a03 	vldr	s12, [r7, #12]
 8009418:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80094e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800941c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009420:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009424:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009428:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800942c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009430:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009434:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009436:	4b2a      	ldr	r3, [pc, #168]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800943a:	0a5b      	lsrs	r3, r3, #9
 800943c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009440:	ee07 3a90 	vmov	s15, r3
 8009444:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009448:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800944c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009450:	edd7 6a07 	vldr	s13, [r7, #28]
 8009454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009458:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800945c:	ee17 2a90 	vmov	r2, s15
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009464:	4b1e      	ldr	r3, [pc, #120]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	0c1b      	lsrs	r3, r3, #16
 800946a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800946e:	ee07 3a90 	vmov	s15, r3
 8009472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009476:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800947a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800947e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009482:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800948a:	ee17 2a90 	vmov	r2, s15
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009492:	4b13      	ldr	r3, [pc, #76]	@ (80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009496:	0e1b      	lsrs	r3, r3, #24
 8009498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800949c:	ee07 3a90 	vmov	s15, r3
 80094a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80094a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80094b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094b8:	ee17 2a90 	vmov	r2, s15
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80094c0:	e008      	b.n	80094d4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	609a      	str	r2, [r3, #8]
}
 80094d4:	bf00      	nop
 80094d6:	3724      	adds	r7, #36	@ 0x24
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr
 80094e0:	58024400 	.word	0x58024400
 80094e4:	03d09000 	.word	0x03d09000
 80094e8:	46000000 	.word	0x46000000
 80094ec:	4c742400 	.word	0x4c742400
 80094f0:	4a742400 	.word	0x4a742400
 80094f4:	4bb71b00 	.word	0x4bb71b00

080094f8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009502:	2300      	movs	r3, #0
 8009504:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009506:	4b53      	ldr	r3, [pc, #332]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800950a:	f003 0303 	and.w	r3, r3, #3
 800950e:	2b03      	cmp	r3, #3
 8009510:	d101      	bne.n	8009516 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	e099      	b.n	800964a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009516:	4b4f      	ldr	r3, [pc, #316]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a4e      	ldr	r2, [pc, #312]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800951c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009520:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009522:	f7f9 f965 	bl	80027f0 <HAL_GetTick>
 8009526:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009528:	e008      	b.n	800953c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800952a:	f7f9 f961 	bl	80027f0 <HAL_GetTick>
 800952e:	4602      	mov	r2, r0
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	2b02      	cmp	r3, #2
 8009536:	d901      	bls.n	800953c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009538:	2303      	movs	r3, #3
 800953a:	e086      	b.n	800964a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800953c:	4b45      	ldr	r3, [pc, #276]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009544:	2b00      	cmp	r3, #0
 8009546:	d1f0      	bne.n	800952a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009548:	4b42      	ldr	r3, [pc, #264]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800954a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	031b      	lsls	r3, r3, #12
 8009556:	493f      	ldr	r1, [pc, #252]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009558:	4313      	orrs	r3, r2
 800955a:	628b      	str	r3, [r1, #40]	@ 0x28
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	3b01      	subs	r3, #1
 8009562:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	689b      	ldr	r3, [r3, #8]
 800956a:	3b01      	subs	r3, #1
 800956c:	025b      	lsls	r3, r3, #9
 800956e:	b29b      	uxth	r3, r3
 8009570:	431a      	orrs	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	3b01      	subs	r3, #1
 8009578:	041b      	lsls	r3, r3, #16
 800957a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800957e:	431a      	orrs	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	3b01      	subs	r3, #1
 8009586:	061b      	lsls	r3, r3, #24
 8009588:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800958c:	4931      	ldr	r1, [pc, #196]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800958e:	4313      	orrs	r3, r2
 8009590:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009592:	4b30      	ldr	r3, [pc, #192]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009596:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	695b      	ldr	r3, [r3, #20]
 800959e:	492d      	ldr	r1, [pc, #180]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095a0:	4313      	orrs	r3, r2
 80095a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80095a4:	4b2b      	ldr	r3, [pc, #172]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a8:	f023 0220 	bic.w	r2, r3, #32
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	4928      	ldr	r1, [pc, #160]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095b2:	4313      	orrs	r3, r2
 80095b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80095b6:	4b27      	ldr	r3, [pc, #156]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ba:	4a26      	ldr	r2, [pc, #152]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095bc:	f023 0310 	bic.w	r3, r3, #16
 80095c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80095c2:	4b24      	ldr	r3, [pc, #144]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095c6:	4b24      	ldr	r3, [pc, #144]	@ (8009658 <RCCEx_PLL2_Config+0x160>)
 80095c8:	4013      	ands	r3, r2
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	69d2      	ldr	r2, [r2, #28]
 80095ce:	00d2      	lsls	r2, r2, #3
 80095d0:	4920      	ldr	r1, [pc, #128]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095d2:	4313      	orrs	r3, r2
 80095d4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80095d6:	4b1f      	ldr	r3, [pc, #124]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095da:	4a1e      	ldr	r2, [pc, #120]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095dc:	f043 0310 	orr.w	r3, r3, #16
 80095e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d106      	bne.n	80095f6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80095e8:	4b1a      	ldr	r3, [pc, #104]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ec:	4a19      	ldr	r2, [pc, #100]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80095f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80095f4:	e00f      	b.n	8009616 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d106      	bne.n	800960a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80095fc:	4b15      	ldr	r3, [pc, #84]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 80095fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009600:	4a14      	ldr	r2, [pc, #80]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009606:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009608:	e005      	b.n	8009616 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800960a:	4b12      	ldr	r3, [pc, #72]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800960c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960e:	4a11      	ldr	r2, [pc, #68]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009610:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009614:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009616:	4b0f      	ldr	r3, [pc, #60]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4a0e      	ldr	r2, [pc, #56]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800961c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009620:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009622:	f7f9 f8e5 	bl	80027f0 <HAL_GetTick>
 8009626:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009628:	e008      	b.n	800963c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800962a:	f7f9 f8e1 	bl	80027f0 <HAL_GetTick>
 800962e:	4602      	mov	r2, r0
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	1ad3      	subs	r3, r2, r3
 8009634:	2b02      	cmp	r3, #2
 8009636:	d901      	bls.n	800963c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	e006      	b.n	800964a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800963c:	4b05      	ldr	r3, [pc, #20]	@ (8009654 <RCCEx_PLL2_Config+0x15c>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009644:	2b00      	cmp	r3, #0
 8009646:	d0f0      	beq.n	800962a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009648:	7bfb      	ldrb	r3, [r7, #15]
}
 800964a:	4618      	mov	r0, r3
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	58024400 	.word	0x58024400
 8009658:	ffff0007 	.word	0xffff0007

0800965c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009666:	2300      	movs	r3, #0
 8009668:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800966a:	4b53      	ldr	r3, [pc, #332]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800966c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800966e:	f003 0303 	and.w	r3, r3, #3
 8009672:	2b03      	cmp	r3, #3
 8009674:	d101      	bne.n	800967a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	e099      	b.n	80097ae <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800967a:	4b4f      	ldr	r3, [pc, #316]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a4e      	ldr	r2, [pc, #312]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009680:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009684:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009686:	f7f9 f8b3 	bl	80027f0 <HAL_GetTick>
 800968a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800968c:	e008      	b.n	80096a0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800968e:	f7f9 f8af 	bl	80027f0 <HAL_GetTick>
 8009692:	4602      	mov	r2, r0
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	1ad3      	subs	r3, r2, r3
 8009698:	2b02      	cmp	r3, #2
 800969a:	d901      	bls.n	80096a0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800969c:	2303      	movs	r3, #3
 800969e:	e086      	b.n	80097ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096a0:	4b45      	ldr	r3, [pc, #276]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d1f0      	bne.n	800968e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80096ac:	4b42      	ldr	r3, [pc, #264]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 80096ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	051b      	lsls	r3, r3, #20
 80096ba:	493f      	ldr	r1, [pc, #252]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 80096bc:	4313      	orrs	r3, r2
 80096be:	628b      	str	r3, [r1, #40]	@ 0x28
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	3b01      	subs	r3, #1
 80096c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	3b01      	subs	r3, #1
 80096d0:	025b      	lsls	r3, r3, #9
 80096d2:	b29b      	uxth	r3, r3
 80096d4:	431a      	orrs	r2, r3
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	3b01      	subs	r3, #1
 80096dc:	041b      	lsls	r3, r3, #16
 80096de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80096e2:	431a      	orrs	r2, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	691b      	ldr	r3, [r3, #16]
 80096e8:	3b01      	subs	r3, #1
 80096ea:	061b      	lsls	r3, r3, #24
 80096ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80096f0:	4931      	ldr	r1, [pc, #196]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 80096f2:	4313      	orrs	r3, r2
 80096f4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80096f6:	4b30      	ldr	r3, [pc, #192]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 80096f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	492d      	ldr	r1, [pc, #180]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009704:	4313      	orrs	r3, r2
 8009706:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009708:	4b2b      	ldr	r3, [pc, #172]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800970a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800970c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	4928      	ldr	r1, [pc, #160]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009716:	4313      	orrs	r3, r2
 8009718:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800971a:	4b27      	ldr	r3, [pc, #156]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800971c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971e:	4a26      	ldr	r2, [pc, #152]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009724:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009726:	4b24      	ldr	r3, [pc, #144]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800972a:	4b24      	ldr	r3, [pc, #144]	@ (80097bc <RCCEx_PLL3_Config+0x160>)
 800972c:	4013      	ands	r3, r2
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	69d2      	ldr	r2, [r2, #28]
 8009732:	00d2      	lsls	r2, r2, #3
 8009734:	4920      	ldr	r1, [pc, #128]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009736:	4313      	orrs	r3, r2
 8009738:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800973a:	4b1f      	ldr	r3, [pc, #124]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800973c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973e:	4a1e      	ldr	r2, [pc, #120]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009744:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d106      	bne.n	800975a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800974c:	4b1a      	ldr	r3, [pc, #104]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800974e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009750:	4a19      	ldr	r2, [pc, #100]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009752:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009756:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009758:	e00f      	b.n	800977a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d106      	bne.n	800976e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009760:	4b15      	ldr	r3, [pc, #84]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009764:	4a14      	ldr	r2, [pc, #80]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009766:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800976a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800976c:	e005      	b.n	800977a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800976e:	4b12      	ldr	r3, [pc, #72]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009772:	4a11      	ldr	r2, [pc, #68]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009774:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009778:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800977a:	4b0f      	ldr	r3, [pc, #60]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a0e      	ldr	r2, [pc, #56]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 8009780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009784:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009786:	f7f9 f833 	bl	80027f0 <HAL_GetTick>
 800978a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800978c:	e008      	b.n	80097a0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800978e:	f7f9 f82f 	bl	80027f0 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	1ad3      	subs	r3, r2, r3
 8009798:	2b02      	cmp	r3, #2
 800979a:	d901      	bls.n	80097a0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800979c:	2303      	movs	r3, #3
 800979e:	e006      	b.n	80097ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80097a0:	4b05      	ldr	r3, [pc, #20]	@ (80097b8 <RCCEx_PLL3_Config+0x15c>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d0f0      	beq.n	800978e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80097ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	58024400 	.word	0x58024400
 80097bc:	ffff0007 	.word	0xffff0007

080097c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b082      	sub	sp, #8
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d101      	bne.n	80097d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	e042      	b.n	8009858 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d106      	bne.n	80097ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f7f8 fe03 	bl	80023f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2224      	movs	r2, #36	@ 0x24
 80097ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f022 0201 	bic.w	r2, r2, #1
 8009800:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009806:	2b00      	cmp	r3, #0
 8009808:	d002      	beq.n	8009810 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 ff38 	bl	800a680 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 f8c9 	bl	80099a8 <UART_SetConfig>
 8009816:	4603      	mov	r3, r0
 8009818:	2b01      	cmp	r3, #1
 800981a:	d101      	bne.n	8009820 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	e01b      	b.n	8009858 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	685a      	ldr	r2, [r3, #4]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800982e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	689a      	ldr	r2, [r3, #8]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800983e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f042 0201 	orr.w	r2, r2, #1
 800984e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 ffb7 	bl	800a7c4 <UART_CheckIdleState>
 8009856:	4603      	mov	r3, r0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3708      	adds	r7, #8
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b08a      	sub	sp, #40	@ 0x28
 8009864:	af02      	add	r7, sp, #8
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	603b      	str	r3, [r7, #0]
 800986c:	4613      	mov	r3, r2
 800986e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009876:	2b20      	cmp	r3, #32
 8009878:	d17b      	bne.n	8009972 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d002      	beq.n	8009886 <HAL_UART_Transmit+0x26>
 8009880:	88fb      	ldrh	r3, [r7, #6]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d101      	bne.n	800988a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	e074      	b.n	8009974 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2200      	movs	r2, #0
 800988e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2221      	movs	r2, #33	@ 0x21
 8009896:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800989a:	f7f8 ffa9 	bl	80027f0 <HAL_GetTick>
 800989e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	88fa      	ldrh	r2, [r7, #6]
 80098a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	88fa      	ldrh	r2, [r7, #6]
 80098ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098b8:	d108      	bne.n	80098cc <HAL_UART_Transmit+0x6c>
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	691b      	ldr	r3, [r3, #16]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d104      	bne.n	80098cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80098c2:	2300      	movs	r3, #0
 80098c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	61bb      	str	r3, [r7, #24]
 80098ca:	e003      	b.n	80098d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098d0:	2300      	movs	r3, #0
 80098d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80098d4:	e030      	b.n	8009938 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	9300      	str	r3, [sp, #0]
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	2200      	movs	r2, #0
 80098de:	2180      	movs	r1, #128	@ 0x80
 80098e0:	68f8      	ldr	r0, [r7, #12]
 80098e2:	f001 f819 	bl	800a918 <UART_WaitOnFlagUntilTimeout>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d005      	beq.n	80098f8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2220      	movs	r2, #32
 80098f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80098f4:	2303      	movs	r3, #3
 80098f6:	e03d      	b.n	8009974 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10b      	bne.n	8009916 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098fe:	69bb      	ldr	r3, [r7, #24]
 8009900:	881b      	ldrh	r3, [r3, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800990c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	3302      	adds	r3, #2
 8009912:	61bb      	str	r3, [r7, #24]
 8009914:	e007      	b.n	8009926 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	781a      	ldrb	r2, [r3, #0]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	3301      	adds	r3, #1
 8009924:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800992c:	b29b      	uxth	r3, r3
 800992e:	3b01      	subs	r3, #1
 8009930:	b29a      	uxth	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800993e:	b29b      	uxth	r3, r3
 8009940:	2b00      	cmp	r3, #0
 8009942:	d1c8      	bne.n	80098d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	2200      	movs	r2, #0
 800994c:	2140      	movs	r1, #64	@ 0x40
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f000 ffe2 	bl	800a918 <UART_WaitOnFlagUntilTimeout>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d005      	beq.n	8009966 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2220      	movs	r2, #32
 800995e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009962:	2303      	movs	r3, #3
 8009964:	e006      	b.n	8009974 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2220      	movs	r2, #32
 800996a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800996e:	2300      	movs	r3, #0
 8009970:	e000      	b.n	8009974 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009972:	2302      	movs	r3, #2
  }
}
 8009974:	4618      	mov	r0, r3
 8009976:	3720      	adds	r7, #32
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800997c:	b480      	push	{r7}
 800997e:	b085      	sub	sp, #20
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800998a:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009992:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	4313      	orrs	r3, r2
}
 800999a:	4618      	mov	r0, r3
 800999c:	3714      	adds	r7, #20
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr
	...

080099a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099ac:	b092      	sub	sp, #72	@ 0x48
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80099b2:	2300      	movs	r3, #0
 80099b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	689a      	ldr	r2, [r3, #8]
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	431a      	orrs	r2, r3
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	695b      	ldr	r3, [r3, #20]
 80099c6:	431a      	orrs	r2, r3
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	69db      	ldr	r3, [r3, #28]
 80099cc:	4313      	orrs	r3, r2
 80099ce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	4bbe      	ldr	r3, [pc, #760]	@ (8009cd0 <UART_SetConfig+0x328>)
 80099d8:	4013      	ands	r3, r2
 80099da:	697a      	ldr	r2, [r7, #20]
 80099dc:	6812      	ldr	r2, [r2, #0]
 80099de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80099e0:	430b      	orrs	r3, r1
 80099e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	68da      	ldr	r2, [r3, #12]
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	430a      	orrs	r2, r1
 80099f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	699b      	ldr	r3, [r3, #24]
 80099fe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4ab3      	ldr	r2, [pc, #716]	@ (8009cd4 <UART_SetConfig+0x32c>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d004      	beq.n	8009a14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	6a1b      	ldr	r3, [r3, #32]
 8009a0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a10:	4313      	orrs	r3, r2
 8009a12:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	689a      	ldr	r2, [r3, #8]
 8009a1a:	4baf      	ldr	r3, [pc, #700]	@ (8009cd8 <UART_SetConfig+0x330>)
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	697a      	ldr	r2, [r7, #20]
 8009a20:	6812      	ldr	r2, [r2, #0]
 8009a22:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009a24:	430b      	orrs	r3, r1
 8009a26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2e:	f023 010f 	bic.w	r1, r3, #15
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	430a      	orrs	r2, r1
 8009a3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4aa6      	ldr	r2, [pc, #664]	@ (8009cdc <UART_SetConfig+0x334>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d177      	bne.n	8009b38 <UART_SetConfig+0x190>
 8009a48:	4ba5      	ldr	r3, [pc, #660]	@ (8009ce0 <UART_SetConfig+0x338>)
 8009a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a50:	2b28      	cmp	r3, #40	@ 0x28
 8009a52:	d86d      	bhi.n	8009b30 <UART_SetConfig+0x188>
 8009a54:	a201      	add	r2, pc, #4	@ (adr r2, 8009a5c <UART_SetConfig+0xb4>)
 8009a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a5a:	bf00      	nop
 8009a5c:	08009b01 	.word	0x08009b01
 8009a60:	08009b31 	.word	0x08009b31
 8009a64:	08009b31 	.word	0x08009b31
 8009a68:	08009b31 	.word	0x08009b31
 8009a6c:	08009b31 	.word	0x08009b31
 8009a70:	08009b31 	.word	0x08009b31
 8009a74:	08009b31 	.word	0x08009b31
 8009a78:	08009b31 	.word	0x08009b31
 8009a7c:	08009b09 	.word	0x08009b09
 8009a80:	08009b31 	.word	0x08009b31
 8009a84:	08009b31 	.word	0x08009b31
 8009a88:	08009b31 	.word	0x08009b31
 8009a8c:	08009b31 	.word	0x08009b31
 8009a90:	08009b31 	.word	0x08009b31
 8009a94:	08009b31 	.word	0x08009b31
 8009a98:	08009b31 	.word	0x08009b31
 8009a9c:	08009b11 	.word	0x08009b11
 8009aa0:	08009b31 	.word	0x08009b31
 8009aa4:	08009b31 	.word	0x08009b31
 8009aa8:	08009b31 	.word	0x08009b31
 8009aac:	08009b31 	.word	0x08009b31
 8009ab0:	08009b31 	.word	0x08009b31
 8009ab4:	08009b31 	.word	0x08009b31
 8009ab8:	08009b31 	.word	0x08009b31
 8009abc:	08009b19 	.word	0x08009b19
 8009ac0:	08009b31 	.word	0x08009b31
 8009ac4:	08009b31 	.word	0x08009b31
 8009ac8:	08009b31 	.word	0x08009b31
 8009acc:	08009b31 	.word	0x08009b31
 8009ad0:	08009b31 	.word	0x08009b31
 8009ad4:	08009b31 	.word	0x08009b31
 8009ad8:	08009b31 	.word	0x08009b31
 8009adc:	08009b21 	.word	0x08009b21
 8009ae0:	08009b31 	.word	0x08009b31
 8009ae4:	08009b31 	.word	0x08009b31
 8009ae8:	08009b31 	.word	0x08009b31
 8009aec:	08009b31 	.word	0x08009b31
 8009af0:	08009b31 	.word	0x08009b31
 8009af4:	08009b31 	.word	0x08009b31
 8009af8:	08009b31 	.word	0x08009b31
 8009afc:	08009b29 	.word	0x08009b29
 8009b00:	2301      	movs	r3, #1
 8009b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b06:	e326      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b08:	2304      	movs	r3, #4
 8009b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b0e:	e322      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b10:	2308      	movs	r3, #8
 8009b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b16:	e31e      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b18:	2310      	movs	r3, #16
 8009b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b1e:	e31a      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b20:	2320      	movs	r3, #32
 8009b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b26:	e316      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b28:	2340      	movs	r3, #64	@ 0x40
 8009b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b2e:	e312      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b30:	2380      	movs	r3, #128	@ 0x80
 8009b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b36:	e30e      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a69      	ldr	r2, [pc, #420]	@ (8009ce4 <UART_SetConfig+0x33c>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d130      	bne.n	8009ba4 <UART_SetConfig+0x1fc>
 8009b42:	4b67      	ldr	r3, [pc, #412]	@ (8009ce0 <UART_SetConfig+0x338>)
 8009b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b46:	f003 0307 	and.w	r3, r3, #7
 8009b4a:	2b05      	cmp	r3, #5
 8009b4c:	d826      	bhi.n	8009b9c <UART_SetConfig+0x1f4>
 8009b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b54 <UART_SetConfig+0x1ac>)
 8009b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b54:	08009b6d 	.word	0x08009b6d
 8009b58:	08009b75 	.word	0x08009b75
 8009b5c:	08009b7d 	.word	0x08009b7d
 8009b60:	08009b85 	.word	0x08009b85
 8009b64:	08009b8d 	.word	0x08009b8d
 8009b68:	08009b95 	.word	0x08009b95
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b72:	e2f0      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b74:	2304      	movs	r3, #4
 8009b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b7a:	e2ec      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b7c:	2308      	movs	r3, #8
 8009b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b82:	e2e8      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b84:	2310      	movs	r3, #16
 8009b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b8a:	e2e4      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b8c:	2320      	movs	r3, #32
 8009b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b92:	e2e0      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b94:	2340      	movs	r3, #64	@ 0x40
 8009b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b9a:	e2dc      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009b9c:	2380      	movs	r3, #128	@ 0x80
 8009b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ba2:	e2d8      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a4f      	ldr	r2, [pc, #316]	@ (8009ce8 <UART_SetConfig+0x340>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d130      	bne.n	8009c10 <UART_SetConfig+0x268>
 8009bae:	4b4c      	ldr	r3, [pc, #304]	@ (8009ce0 <UART_SetConfig+0x338>)
 8009bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bb2:	f003 0307 	and.w	r3, r3, #7
 8009bb6:	2b05      	cmp	r3, #5
 8009bb8:	d826      	bhi.n	8009c08 <UART_SetConfig+0x260>
 8009bba:	a201      	add	r2, pc, #4	@ (adr r2, 8009bc0 <UART_SetConfig+0x218>)
 8009bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bc0:	08009bd9 	.word	0x08009bd9
 8009bc4:	08009be1 	.word	0x08009be1
 8009bc8:	08009be9 	.word	0x08009be9
 8009bcc:	08009bf1 	.word	0x08009bf1
 8009bd0:	08009bf9 	.word	0x08009bf9
 8009bd4:	08009c01 	.word	0x08009c01
 8009bd8:	2300      	movs	r3, #0
 8009bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bde:	e2ba      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009be0:	2304      	movs	r3, #4
 8009be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009be6:	e2b6      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009be8:	2308      	movs	r3, #8
 8009bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bee:	e2b2      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009bf0:	2310      	movs	r3, #16
 8009bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bf6:	e2ae      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009bf8:	2320      	movs	r3, #32
 8009bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bfe:	e2aa      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c00:	2340      	movs	r3, #64	@ 0x40
 8009c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c06:	e2a6      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c08:	2380      	movs	r3, #128	@ 0x80
 8009c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c0e:	e2a2      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a35      	ldr	r2, [pc, #212]	@ (8009cec <UART_SetConfig+0x344>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d130      	bne.n	8009c7c <UART_SetConfig+0x2d4>
 8009c1a:	4b31      	ldr	r3, [pc, #196]	@ (8009ce0 <UART_SetConfig+0x338>)
 8009c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c1e:	f003 0307 	and.w	r3, r3, #7
 8009c22:	2b05      	cmp	r3, #5
 8009c24:	d826      	bhi.n	8009c74 <UART_SetConfig+0x2cc>
 8009c26:	a201      	add	r2, pc, #4	@ (adr r2, 8009c2c <UART_SetConfig+0x284>)
 8009c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c2c:	08009c45 	.word	0x08009c45
 8009c30:	08009c4d 	.word	0x08009c4d
 8009c34:	08009c55 	.word	0x08009c55
 8009c38:	08009c5d 	.word	0x08009c5d
 8009c3c:	08009c65 	.word	0x08009c65
 8009c40:	08009c6d 	.word	0x08009c6d
 8009c44:	2300      	movs	r3, #0
 8009c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c4a:	e284      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c4c:	2304      	movs	r3, #4
 8009c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c52:	e280      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c54:	2308      	movs	r3, #8
 8009c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c5a:	e27c      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c5c:	2310      	movs	r3, #16
 8009c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c62:	e278      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c64:	2320      	movs	r3, #32
 8009c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c6a:	e274      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c6c:	2340      	movs	r3, #64	@ 0x40
 8009c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c72:	e270      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c74:	2380      	movs	r3, #128	@ 0x80
 8009c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c7a:	e26c      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a1b      	ldr	r2, [pc, #108]	@ (8009cf0 <UART_SetConfig+0x348>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d142      	bne.n	8009d0c <UART_SetConfig+0x364>
 8009c86:	4b16      	ldr	r3, [pc, #88]	@ (8009ce0 <UART_SetConfig+0x338>)
 8009c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c8a:	f003 0307 	and.w	r3, r3, #7
 8009c8e:	2b05      	cmp	r3, #5
 8009c90:	d838      	bhi.n	8009d04 <UART_SetConfig+0x35c>
 8009c92:	a201      	add	r2, pc, #4	@ (adr r2, 8009c98 <UART_SetConfig+0x2f0>)
 8009c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c98:	08009cb1 	.word	0x08009cb1
 8009c9c:	08009cb9 	.word	0x08009cb9
 8009ca0:	08009cc1 	.word	0x08009cc1
 8009ca4:	08009cc9 	.word	0x08009cc9
 8009ca8:	08009cf5 	.word	0x08009cf5
 8009cac:	08009cfd 	.word	0x08009cfd
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cb6:	e24e      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009cb8:	2304      	movs	r3, #4
 8009cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cbe:	e24a      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009cc0:	2308      	movs	r3, #8
 8009cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cc6:	e246      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009cc8:	2310      	movs	r3, #16
 8009cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cce:	e242      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009cd0:	cfff69f3 	.word	0xcfff69f3
 8009cd4:	58000c00 	.word	0x58000c00
 8009cd8:	11fff4ff 	.word	0x11fff4ff
 8009cdc:	40011000 	.word	0x40011000
 8009ce0:	58024400 	.word	0x58024400
 8009ce4:	40004400 	.word	0x40004400
 8009ce8:	40004800 	.word	0x40004800
 8009cec:	40004c00 	.word	0x40004c00
 8009cf0:	40005000 	.word	0x40005000
 8009cf4:	2320      	movs	r3, #32
 8009cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cfa:	e22c      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009cfc:	2340      	movs	r3, #64	@ 0x40
 8009cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d02:	e228      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009d04:	2380      	movs	r3, #128	@ 0x80
 8009d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d0a:	e224      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4ab1      	ldr	r2, [pc, #708]	@ (8009fd8 <UART_SetConfig+0x630>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d176      	bne.n	8009e04 <UART_SetConfig+0x45c>
 8009d16:	4bb1      	ldr	r3, [pc, #708]	@ (8009fdc <UART_SetConfig+0x634>)
 8009d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d1e:	2b28      	cmp	r3, #40	@ 0x28
 8009d20:	d86c      	bhi.n	8009dfc <UART_SetConfig+0x454>
 8009d22:	a201      	add	r2, pc, #4	@ (adr r2, 8009d28 <UART_SetConfig+0x380>)
 8009d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d28:	08009dcd 	.word	0x08009dcd
 8009d2c:	08009dfd 	.word	0x08009dfd
 8009d30:	08009dfd 	.word	0x08009dfd
 8009d34:	08009dfd 	.word	0x08009dfd
 8009d38:	08009dfd 	.word	0x08009dfd
 8009d3c:	08009dfd 	.word	0x08009dfd
 8009d40:	08009dfd 	.word	0x08009dfd
 8009d44:	08009dfd 	.word	0x08009dfd
 8009d48:	08009dd5 	.word	0x08009dd5
 8009d4c:	08009dfd 	.word	0x08009dfd
 8009d50:	08009dfd 	.word	0x08009dfd
 8009d54:	08009dfd 	.word	0x08009dfd
 8009d58:	08009dfd 	.word	0x08009dfd
 8009d5c:	08009dfd 	.word	0x08009dfd
 8009d60:	08009dfd 	.word	0x08009dfd
 8009d64:	08009dfd 	.word	0x08009dfd
 8009d68:	08009ddd 	.word	0x08009ddd
 8009d6c:	08009dfd 	.word	0x08009dfd
 8009d70:	08009dfd 	.word	0x08009dfd
 8009d74:	08009dfd 	.word	0x08009dfd
 8009d78:	08009dfd 	.word	0x08009dfd
 8009d7c:	08009dfd 	.word	0x08009dfd
 8009d80:	08009dfd 	.word	0x08009dfd
 8009d84:	08009dfd 	.word	0x08009dfd
 8009d88:	08009de5 	.word	0x08009de5
 8009d8c:	08009dfd 	.word	0x08009dfd
 8009d90:	08009dfd 	.word	0x08009dfd
 8009d94:	08009dfd 	.word	0x08009dfd
 8009d98:	08009dfd 	.word	0x08009dfd
 8009d9c:	08009dfd 	.word	0x08009dfd
 8009da0:	08009dfd 	.word	0x08009dfd
 8009da4:	08009dfd 	.word	0x08009dfd
 8009da8:	08009ded 	.word	0x08009ded
 8009dac:	08009dfd 	.word	0x08009dfd
 8009db0:	08009dfd 	.word	0x08009dfd
 8009db4:	08009dfd 	.word	0x08009dfd
 8009db8:	08009dfd 	.word	0x08009dfd
 8009dbc:	08009dfd 	.word	0x08009dfd
 8009dc0:	08009dfd 	.word	0x08009dfd
 8009dc4:	08009dfd 	.word	0x08009dfd
 8009dc8:	08009df5 	.word	0x08009df5
 8009dcc:	2301      	movs	r3, #1
 8009dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dd2:	e1c0      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009dd4:	2304      	movs	r3, #4
 8009dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dda:	e1bc      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009ddc:	2308      	movs	r3, #8
 8009dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009de2:	e1b8      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009de4:	2310      	movs	r3, #16
 8009de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dea:	e1b4      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009dec:	2320      	movs	r3, #32
 8009dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009df2:	e1b0      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009df4:	2340      	movs	r3, #64	@ 0x40
 8009df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dfa:	e1ac      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009dfc:	2380      	movs	r3, #128	@ 0x80
 8009dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e02:	e1a8      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a75      	ldr	r2, [pc, #468]	@ (8009fe0 <UART_SetConfig+0x638>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d130      	bne.n	8009e70 <UART_SetConfig+0x4c8>
 8009e0e:	4b73      	ldr	r3, [pc, #460]	@ (8009fdc <UART_SetConfig+0x634>)
 8009e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e12:	f003 0307 	and.w	r3, r3, #7
 8009e16:	2b05      	cmp	r3, #5
 8009e18:	d826      	bhi.n	8009e68 <UART_SetConfig+0x4c0>
 8009e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009e20 <UART_SetConfig+0x478>)
 8009e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e20:	08009e39 	.word	0x08009e39
 8009e24:	08009e41 	.word	0x08009e41
 8009e28:	08009e49 	.word	0x08009e49
 8009e2c:	08009e51 	.word	0x08009e51
 8009e30:	08009e59 	.word	0x08009e59
 8009e34:	08009e61 	.word	0x08009e61
 8009e38:	2300      	movs	r3, #0
 8009e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e3e:	e18a      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e40:	2304      	movs	r3, #4
 8009e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e46:	e186      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e48:	2308      	movs	r3, #8
 8009e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e4e:	e182      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e50:	2310      	movs	r3, #16
 8009e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e56:	e17e      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e58:	2320      	movs	r3, #32
 8009e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e5e:	e17a      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e60:	2340      	movs	r3, #64	@ 0x40
 8009e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e66:	e176      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e68:	2380      	movs	r3, #128	@ 0x80
 8009e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e6e:	e172      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a5b      	ldr	r2, [pc, #364]	@ (8009fe4 <UART_SetConfig+0x63c>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d130      	bne.n	8009edc <UART_SetConfig+0x534>
 8009e7a:	4b58      	ldr	r3, [pc, #352]	@ (8009fdc <UART_SetConfig+0x634>)
 8009e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e7e:	f003 0307 	and.w	r3, r3, #7
 8009e82:	2b05      	cmp	r3, #5
 8009e84:	d826      	bhi.n	8009ed4 <UART_SetConfig+0x52c>
 8009e86:	a201      	add	r2, pc, #4	@ (adr r2, 8009e8c <UART_SetConfig+0x4e4>)
 8009e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e8c:	08009ea5 	.word	0x08009ea5
 8009e90:	08009ead 	.word	0x08009ead
 8009e94:	08009eb5 	.word	0x08009eb5
 8009e98:	08009ebd 	.word	0x08009ebd
 8009e9c:	08009ec5 	.word	0x08009ec5
 8009ea0:	08009ecd 	.word	0x08009ecd
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eaa:	e154      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009eac:	2304      	movs	r3, #4
 8009eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eb2:	e150      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009eb4:	2308      	movs	r3, #8
 8009eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eba:	e14c      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009ebc:	2310      	movs	r3, #16
 8009ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ec2:	e148      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009ec4:	2320      	movs	r3, #32
 8009ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eca:	e144      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009ecc:	2340      	movs	r3, #64	@ 0x40
 8009ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ed2:	e140      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009ed4:	2380      	movs	r3, #128	@ 0x80
 8009ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eda:	e13c      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a41      	ldr	r2, [pc, #260]	@ (8009fe8 <UART_SetConfig+0x640>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	f040 8082 	bne.w	8009fec <UART_SetConfig+0x644>
 8009ee8:	4b3c      	ldr	r3, [pc, #240]	@ (8009fdc <UART_SetConfig+0x634>)
 8009eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009ef0:	2b28      	cmp	r3, #40	@ 0x28
 8009ef2:	d86d      	bhi.n	8009fd0 <UART_SetConfig+0x628>
 8009ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8009efc <UART_SetConfig+0x554>)
 8009ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009efa:	bf00      	nop
 8009efc:	08009fa1 	.word	0x08009fa1
 8009f00:	08009fd1 	.word	0x08009fd1
 8009f04:	08009fd1 	.word	0x08009fd1
 8009f08:	08009fd1 	.word	0x08009fd1
 8009f0c:	08009fd1 	.word	0x08009fd1
 8009f10:	08009fd1 	.word	0x08009fd1
 8009f14:	08009fd1 	.word	0x08009fd1
 8009f18:	08009fd1 	.word	0x08009fd1
 8009f1c:	08009fa9 	.word	0x08009fa9
 8009f20:	08009fd1 	.word	0x08009fd1
 8009f24:	08009fd1 	.word	0x08009fd1
 8009f28:	08009fd1 	.word	0x08009fd1
 8009f2c:	08009fd1 	.word	0x08009fd1
 8009f30:	08009fd1 	.word	0x08009fd1
 8009f34:	08009fd1 	.word	0x08009fd1
 8009f38:	08009fd1 	.word	0x08009fd1
 8009f3c:	08009fb1 	.word	0x08009fb1
 8009f40:	08009fd1 	.word	0x08009fd1
 8009f44:	08009fd1 	.word	0x08009fd1
 8009f48:	08009fd1 	.word	0x08009fd1
 8009f4c:	08009fd1 	.word	0x08009fd1
 8009f50:	08009fd1 	.word	0x08009fd1
 8009f54:	08009fd1 	.word	0x08009fd1
 8009f58:	08009fd1 	.word	0x08009fd1
 8009f5c:	08009fb9 	.word	0x08009fb9
 8009f60:	08009fd1 	.word	0x08009fd1
 8009f64:	08009fd1 	.word	0x08009fd1
 8009f68:	08009fd1 	.word	0x08009fd1
 8009f6c:	08009fd1 	.word	0x08009fd1
 8009f70:	08009fd1 	.word	0x08009fd1
 8009f74:	08009fd1 	.word	0x08009fd1
 8009f78:	08009fd1 	.word	0x08009fd1
 8009f7c:	08009fc1 	.word	0x08009fc1
 8009f80:	08009fd1 	.word	0x08009fd1
 8009f84:	08009fd1 	.word	0x08009fd1
 8009f88:	08009fd1 	.word	0x08009fd1
 8009f8c:	08009fd1 	.word	0x08009fd1
 8009f90:	08009fd1 	.word	0x08009fd1
 8009f94:	08009fd1 	.word	0x08009fd1
 8009f98:	08009fd1 	.word	0x08009fd1
 8009f9c:	08009fc9 	.word	0x08009fc9
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fa6:	e0d6      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fa8:	2304      	movs	r3, #4
 8009faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fae:	e0d2      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fb0:	2308      	movs	r3, #8
 8009fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fb6:	e0ce      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fb8:	2310      	movs	r3, #16
 8009fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fbe:	e0ca      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fc0:	2320      	movs	r3, #32
 8009fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fc6:	e0c6      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fc8:	2340      	movs	r3, #64	@ 0x40
 8009fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fce:	e0c2      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fd0:	2380      	movs	r3, #128	@ 0x80
 8009fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fd6:	e0be      	b.n	800a156 <UART_SetConfig+0x7ae>
 8009fd8:	40011400 	.word	0x40011400
 8009fdc:	58024400 	.word	0x58024400
 8009fe0:	40007800 	.word	0x40007800
 8009fe4:	40007c00 	.word	0x40007c00
 8009fe8:	40011800 	.word	0x40011800
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4aad      	ldr	r2, [pc, #692]	@ (800a2a8 <UART_SetConfig+0x900>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d176      	bne.n	800a0e4 <UART_SetConfig+0x73c>
 8009ff6:	4bad      	ldr	r3, [pc, #692]	@ (800a2ac <UART_SetConfig+0x904>)
 8009ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ffa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009ffe:	2b28      	cmp	r3, #40	@ 0x28
 800a000:	d86c      	bhi.n	800a0dc <UART_SetConfig+0x734>
 800a002:	a201      	add	r2, pc, #4	@ (adr r2, 800a008 <UART_SetConfig+0x660>)
 800a004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a008:	0800a0ad 	.word	0x0800a0ad
 800a00c:	0800a0dd 	.word	0x0800a0dd
 800a010:	0800a0dd 	.word	0x0800a0dd
 800a014:	0800a0dd 	.word	0x0800a0dd
 800a018:	0800a0dd 	.word	0x0800a0dd
 800a01c:	0800a0dd 	.word	0x0800a0dd
 800a020:	0800a0dd 	.word	0x0800a0dd
 800a024:	0800a0dd 	.word	0x0800a0dd
 800a028:	0800a0b5 	.word	0x0800a0b5
 800a02c:	0800a0dd 	.word	0x0800a0dd
 800a030:	0800a0dd 	.word	0x0800a0dd
 800a034:	0800a0dd 	.word	0x0800a0dd
 800a038:	0800a0dd 	.word	0x0800a0dd
 800a03c:	0800a0dd 	.word	0x0800a0dd
 800a040:	0800a0dd 	.word	0x0800a0dd
 800a044:	0800a0dd 	.word	0x0800a0dd
 800a048:	0800a0bd 	.word	0x0800a0bd
 800a04c:	0800a0dd 	.word	0x0800a0dd
 800a050:	0800a0dd 	.word	0x0800a0dd
 800a054:	0800a0dd 	.word	0x0800a0dd
 800a058:	0800a0dd 	.word	0x0800a0dd
 800a05c:	0800a0dd 	.word	0x0800a0dd
 800a060:	0800a0dd 	.word	0x0800a0dd
 800a064:	0800a0dd 	.word	0x0800a0dd
 800a068:	0800a0c5 	.word	0x0800a0c5
 800a06c:	0800a0dd 	.word	0x0800a0dd
 800a070:	0800a0dd 	.word	0x0800a0dd
 800a074:	0800a0dd 	.word	0x0800a0dd
 800a078:	0800a0dd 	.word	0x0800a0dd
 800a07c:	0800a0dd 	.word	0x0800a0dd
 800a080:	0800a0dd 	.word	0x0800a0dd
 800a084:	0800a0dd 	.word	0x0800a0dd
 800a088:	0800a0cd 	.word	0x0800a0cd
 800a08c:	0800a0dd 	.word	0x0800a0dd
 800a090:	0800a0dd 	.word	0x0800a0dd
 800a094:	0800a0dd 	.word	0x0800a0dd
 800a098:	0800a0dd 	.word	0x0800a0dd
 800a09c:	0800a0dd 	.word	0x0800a0dd
 800a0a0:	0800a0dd 	.word	0x0800a0dd
 800a0a4:	0800a0dd 	.word	0x0800a0dd
 800a0a8:	0800a0d5 	.word	0x0800a0d5
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0b2:	e050      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0b4:	2304      	movs	r3, #4
 800a0b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ba:	e04c      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0bc:	2308      	movs	r3, #8
 800a0be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0c2:	e048      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ca:	e044      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0cc:	2320      	movs	r3, #32
 800a0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0d2:	e040      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0d4:	2340      	movs	r3, #64	@ 0x40
 800a0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0da:	e03c      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0dc:	2380      	movs	r3, #128	@ 0x80
 800a0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0e2:	e038      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a71      	ldr	r2, [pc, #452]	@ (800a2b0 <UART_SetConfig+0x908>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d130      	bne.n	800a150 <UART_SetConfig+0x7a8>
 800a0ee:	4b6f      	ldr	r3, [pc, #444]	@ (800a2ac <UART_SetConfig+0x904>)
 800a0f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0f2:	f003 0307 	and.w	r3, r3, #7
 800a0f6:	2b05      	cmp	r3, #5
 800a0f8:	d826      	bhi.n	800a148 <UART_SetConfig+0x7a0>
 800a0fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a100 <UART_SetConfig+0x758>)
 800a0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a100:	0800a119 	.word	0x0800a119
 800a104:	0800a121 	.word	0x0800a121
 800a108:	0800a129 	.word	0x0800a129
 800a10c:	0800a131 	.word	0x0800a131
 800a110:	0800a139 	.word	0x0800a139
 800a114:	0800a141 	.word	0x0800a141
 800a118:	2302      	movs	r3, #2
 800a11a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a11e:	e01a      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a120:	2304      	movs	r3, #4
 800a122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a126:	e016      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a128:	2308      	movs	r3, #8
 800a12a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a12e:	e012      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a130:	2310      	movs	r3, #16
 800a132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a136:	e00e      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a138:	2320      	movs	r3, #32
 800a13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a13e:	e00a      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a140:	2340      	movs	r3, #64	@ 0x40
 800a142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a146:	e006      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a148:	2380      	movs	r3, #128	@ 0x80
 800a14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a14e:	e002      	b.n	800a156 <UART_SetConfig+0x7ae>
 800a150:	2380      	movs	r3, #128	@ 0x80
 800a152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a55      	ldr	r2, [pc, #340]	@ (800a2b0 <UART_SetConfig+0x908>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	f040 80f8 	bne.w	800a352 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a162:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a166:	2b20      	cmp	r3, #32
 800a168:	dc46      	bgt.n	800a1f8 <UART_SetConfig+0x850>
 800a16a:	2b02      	cmp	r3, #2
 800a16c:	db75      	blt.n	800a25a <UART_SetConfig+0x8b2>
 800a16e:	3b02      	subs	r3, #2
 800a170:	2b1e      	cmp	r3, #30
 800a172:	d872      	bhi.n	800a25a <UART_SetConfig+0x8b2>
 800a174:	a201      	add	r2, pc, #4	@ (adr r2, 800a17c <UART_SetConfig+0x7d4>)
 800a176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17a:	bf00      	nop
 800a17c:	0800a1ff 	.word	0x0800a1ff
 800a180:	0800a25b 	.word	0x0800a25b
 800a184:	0800a207 	.word	0x0800a207
 800a188:	0800a25b 	.word	0x0800a25b
 800a18c:	0800a25b 	.word	0x0800a25b
 800a190:	0800a25b 	.word	0x0800a25b
 800a194:	0800a217 	.word	0x0800a217
 800a198:	0800a25b 	.word	0x0800a25b
 800a19c:	0800a25b 	.word	0x0800a25b
 800a1a0:	0800a25b 	.word	0x0800a25b
 800a1a4:	0800a25b 	.word	0x0800a25b
 800a1a8:	0800a25b 	.word	0x0800a25b
 800a1ac:	0800a25b 	.word	0x0800a25b
 800a1b0:	0800a25b 	.word	0x0800a25b
 800a1b4:	0800a227 	.word	0x0800a227
 800a1b8:	0800a25b 	.word	0x0800a25b
 800a1bc:	0800a25b 	.word	0x0800a25b
 800a1c0:	0800a25b 	.word	0x0800a25b
 800a1c4:	0800a25b 	.word	0x0800a25b
 800a1c8:	0800a25b 	.word	0x0800a25b
 800a1cc:	0800a25b 	.word	0x0800a25b
 800a1d0:	0800a25b 	.word	0x0800a25b
 800a1d4:	0800a25b 	.word	0x0800a25b
 800a1d8:	0800a25b 	.word	0x0800a25b
 800a1dc:	0800a25b 	.word	0x0800a25b
 800a1e0:	0800a25b 	.word	0x0800a25b
 800a1e4:	0800a25b 	.word	0x0800a25b
 800a1e8:	0800a25b 	.word	0x0800a25b
 800a1ec:	0800a25b 	.word	0x0800a25b
 800a1f0:	0800a25b 	.word	0x0800a25b
 800a1f4:	0800a24d 	.word	0x0800a24d
 800a1f8:	2b40      	cmp	r3, #64	@ 0x40
 800a1fa:	d02a      	beq.n	800a252 <UART_SetConfig+0x8aa>
 800a1fc:	e02d      	b.n	800a25a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a1fe:	f7fe fd6b 	bl	8008cd8 <HAL_RCCEx_GetD3PCLK1Freq>
 800a202:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a204:	e02f      	b.n	800a266 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a20a:	4618      	mov	r0, r3
 800a20c:	f7fe fd7a 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a214:	e027      	b.n	800a266 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a216:	f107 0318 	add.w	r3, r7, #24
 800a21a:	4618      	mov	r0, r3
 800a21c:	f7fe fec6 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a224:	e01f      	b.n	800a266 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a226:	4b21      	ldr	r3, [pc, #132]	@ (800a2ac <UART_SetConfig+0x904>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f003 0320 	and.w	r3, r3, #32
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d009      	beq.n	800a246 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a232:	4b1e      	ldr	r3, [pc, #120]	@ (800a2ac <UART_SetConfig+0x904>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	08db      	lsrs	r3, r3, #3
 800a238:	f003 0303 	and.w	r3, r3, #3
 800a23c:	4a1d      	ldr	r2, [pc, #116]	@ (800a2b4 <UART_SetConfig+0x90c>)
 800a23e:	fa22 f303 	lsr.w	r3, r2, r3
 800a242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a244:	e00f      	b.n	800a266 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a246:	4b1b      	ldr	r3, [pc, #108]	@ (800a2b4 <UART_SetConfig+0x90c>)
 800a248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a24a:	e00c      	b.n	800a266 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a24c:	4b1a      	ldr	r3, [pc, #104]	@ (800a2b8 <UART_SetConfig+0x910>)
 800a24e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a250:	e009      	b.n	800a266 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a258:	e005      	b.n	800a266 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a25a:	2300      	movs	r3, #0
 800a25c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a264:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 81ee 	beq.w	800a64a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a272:	4a12      	ldr	r2, [pc, #72]	@ (800a2bc <UART_SetConfig+0x914>)
 800a274:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a278:	461a      	mov	r2, r3
 800a27a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a27c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a280:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	685a      	ldr	r2, [r3, #4]
 800a286:	4613      	mov	r3, r2
 800a288:	005b      	lsls	r3, r3, #1
 800a28a:	4413      	add	r3, r2
 800a28c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a28e:	429a      	cmp	r2, r3
 800a290:	d305      	bcc.n	800a29e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d910      	bls.n	800a2c0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a2a4:	e1d1      	b.n	800a64a <UART_SetConfig+0xca2>
 800a2a6:	bf00      	nop
 800a2a8:	40011c00 	.word	0x40011c00
 800a2ac:	58024400 	.word	0x58024400
 800a2b0:	58000c00 	.word	0x58000c00
 800a2b4:	03d09000 	.word	0x03d09000
 800a2b8:	003d0900 	.word	0x003d0900
 800a2bc:	0800b9a4 	.word	0x0800b9a4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	60bb      	str	r3, [r7, #8]
 800a2c6:	60fa      	str	r2, [r7, #12]
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2cc:	4ac0      	ldr	r2, [pc, #768]	@ (800a5d0 <UART_SetConfig+0xc28>)
 800a2ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2d2:	b29b      	uxth	r3, r3
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	603b      	str	r3, [r7, #0]
 800a2d8:	607a      	str	r2, [r7, #4]
 800a2da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a2e2:	f7f6 f86d 	bl	80003c0 <__aeabi_uldivmod>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	4610      	mov	r0, r2
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	f04f 0200 	mov.w	r2, #0
 800a2f2:	f04f 0300 	mov.w	r3, #0
 800a2f6:	020b      	lsls	r3, r1, #8
 800a2f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a2fc:	0202      	lsls	r2, r0, #8
 800a2fe:	6979      	ldr	r1, [r7, #20]
 800a300:	6849      	ldr	r1, [r1, #4]
 800a302:	0849      	lsrs	r1, r1, #1
 800a304:	2000      	movs	r0, #0
 800a306:	460c      	mov	r4, r1
 800a308:	4605      	mov	r5, r0
 800a30a:	eb12 0804 	adds.w	r8, r2, r4
 800a30e:	eb43 0905 	adc.w	r9, r3, r5
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	469a      	mov	sl, r3
 800a31a:	4693      	mov	fp, r2
 800a31c:	4652      	mov	r2, sl
 800a31e:	465b      	mov	r3, fp
 800a320:	4640      	mov	r0, r8
 800a322:	4649      	mov	r1, r9
 800a324:	f7f6 f84c 	bl	80003c0 <__aeabi_uldivmod>
 800a328:	4602      	mov	r2, r0
 800a32a:	460b      	mov	r3, r1
 800a32c:	4613      	mov	r3, r2
 800a32e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a332:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a336:	d308      	bcc.n	800a34a <UART_SetConfig+0x9a2>
 800a338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a33a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a33e:	d204      	bcs.n	800a34a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a346:	60da      	str	r2, [r3, #12]
 800a348:	e17f      	b.n	800a64a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a350:	e17b      	b.n	800a64a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	69db      	ldr	r3, [r3, #28]
 800a356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a35a:	f040 80bd 	bne.w	800a4d8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800a35e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a362:	2b20      	cmp	r3, #32
 800a364:	dc48      	bgt.n	800a3f8 <UART_SetConfig+0xa50>
 800a366:	2b00      	cmp	r3, #0
 800a368:	db7b      	blt.n	800a462 <UART_SetConfig+0xaba>
 800a36a:	2b20      	cmp	r3, #32
 800a36c:	d879      	bhi.n	800a462 <UART_SetConfig+0xaba>
 800a36e:	a201      	add	r2, pc, #4	@ (adr r2, 800a374 <UART_SetConfig+0x9cc>)
 800a370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a374:	0800a3ff 	.word	0x0800a3ff
 800a378:	0800a407 	.word	0x0800a407
 800a37c:	0800a463 	.word	0x0800a463
 800a380:	0800a463 	.word	0x0800a463
 800a384:	0800a40f 	.word	0x0800a40f
 800a388:	0800a463 	.word	0x0800a463
 800a38c:	0800a463 	.word	0x0800a463
 800a390:	0800a463 	.word	0x0800a463
 800a394:	0800a41f 	.word	0x0800a41f
 800a398:	0800a463 	.word	0x0800a463
 800a39c:	0800a463 	.word	0x0800a463
 800a3a0:	0800a463 	.word	0x0800a463
 800a3a4:	0800a463 	.word	0x0800a463
 800a3a8:	0800a463 	.word	0x0800a463
 800a3ac:	0800a463 	.word	0x0800a463
 800a3b0:	0800a463 	.word	0x0800a463
 800a3b4:	0800a42f 	.word	0x0800a42f
 800a3b8:	0800a463 	.word	0x0800a463
 800a3bc:	0800a463 	.word	0x0800a463
 800a3c0:	0800a463 	.word	0x0800a463
 800a3c4:	0800a463 	.word	0x0800a463
 800a3c8:	0800a463 	.word	0x0800a463
 800a3cc:	0800a463 	.word	0x0800a463
 800a3d0:	0800a463 	.word	0x0800a463
 800a3d4:	0800a463 	.word	0x0800a463
 800a3d8:	0800a463 	.word	0x0800a463
 800a3dc:	0800a463 	.word	0x0800a463
 800a3e0:	0800a463 	.word	0x0800a463
 800a3e4:	0800a463 	.word	0x0800a463
 800a3e8:	0800a463 	.word	0x0800a463
 800a3ec:	0800a463 	.word	0x0800a463
 800a3f0:	0800a463 	.word	0x0800a463
 800a3f4:	0800a455 	.word	0x0800a455
 800a3f8:	2b40      	cmp	r3, #64	@ 0x40
 800a3fa:	d02e      	beq.n	800a45a <UART_SetConfig+0xab2>
 800a3fc:	e031      	b.n	800a462 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3fe:	f7fc fdcd 	bl	8006f9c <HAL_RCC_GetPCLK1Freq>
 800a402:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a404:	e033      	b.n	800a46e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a406:	f7fc fddf 	bl	8006fc8 <HAL_RCC_GetPCLK2Freq>
 800a40a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a40c:	e02f      	b.n	800a46e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a40e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a412:	4618      	mov	r0, r3
 800a414:	f7fe fc76 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a41c:	e027      	b.n	800a46e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a41e:	f107 0318 	add.w	r3, r7, #24
 800a422:	4618      	mov	r0, r3
 800a424:	f7fe fdc2 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a428:	69fb      	ldr	r3, [r7, #28]
 800a42a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a42c:	e01f      	b.n	800a46e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a42e:	4b69      	ldr	r3, [pc, #420]	@ (800a5d4 <UART_SetConfig+0xc2c>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f003 0320 	and.w	r3, r3, #32
 800a436:	2b00      	cmp	r3, #0
 800a438:	d009      	beq.n	800a44e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a43a:	4b66      	ldr	r3, [pc, #408]	@ (800a5d4 <UART_SetConfig+0xc2c>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	08db      	lsrs	r3, r3, #3
 800a440:	f003 0303 	and.w	r3, r3, #3
 800a444:	4a64      	ldr	r2, [pc, #400]	@ (800a5d8 <UART_SetConfig+0xc30>)
 800a446:	fa22 f303 	lsr.w	r3, r2, r3
 800a44a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a44c:	e00f      	b.n	800a46e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800a44e:	4b62      	ldr	r3, [pc, #392]	@ (800a5d8 <UART_SetConfig+0xc30>)
 800a450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a452:	e00c      	b.n	800a46e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a454:	4b61      	ldr	r3, [pc, #388]	@ (800a5dc <UART_SetConfig+0xc34>)
 800a456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a458:	e009      	b.n	800a46e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a45a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a45e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a460:	e005      	b.n	800a46e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800a462:	2300      	movs	r3, #0
 800a464:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a46c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a46e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a470:	2b00      	cmp	r3, #0
 800a472:	f000 80ea 	beq.w	800a64a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47a:	4a55      	ldr	r2, [pc, #340]	@ (800a5d0 <UART_SetConfig+0xc28>)
 800a47c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a480:	461a      	mov	r2, r3
 800a482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a484:	fbb3 f3f2 	udiv	r3, r3, r2
 800a488:	005a      	lsls	r2, r3, #1
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	085b      	lsrs	r3, r3, #1
 800a490:	441a      	add	r2, r3
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	fbb2 f3f3 	udiv	r3, r2, r3
 800a49a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a49e:	2b0f      	cmp	r3, #15
 800a4a0:	d916      	bls.n	800a4d0 <UART_SetConfig+0xb28>
 800a4a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4a8:	d212      	bcs.n	800a4d0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	f023 030f 	bic.w	r3, r3, #15
 800a4b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b6:	085b      	lsrs	r3, r3, #1
 800a4b8:	b29b      	uxth	r3, r3
 800a4ba:	f003 0307 	and.w	r3, r3, #7
 800a4be:	b29a      	uxth	r2, r3
 800a4c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a4cc:	60da      	str	r2, [r3, #12]
 800a4ce:	e0bc      	b.n	800a64a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a4d6:	e0b8      	b.n	800a64a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a4d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4dc:	2b20      	cmp	r3, #32
 800a4de:	dc4b      	bgt.n	800a578 <UART_SetConfig+0xbd0>
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f2c0 8087 	blt.w	800a5f4 <UART_SetConfig+0xc4c>
 800a4e6:	2b20      	cmp	r3, #32
 800a4e8:	f200 8084 	bhi.w	800a5f4 <UART_SetConfig+0xc4c>
 800a4ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a4f4 <UART_SetConfig+0xb4c>)
 800a4ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4f2:	bf00      	nop
 800a4f4:	0800a57f 	.word	0x0800a57f
 800a4f8:	0800a587 	.word	0x0800a587
 800a4fc:	0800a5f5 	.word	0x0800a5f5
 800a500:	0800a5f5 	.word	0x0800a5f5
 800a504:	0800a58f 	.word	0x0800a58f
 800a508:	0800a5f5 	.word	0x0800a5f5
 800a50c:	0800a5f5 	.word	0x0800a5f5
 800a510:	0800a5f5 	.word	0x0800a5f5
 800a514:	0800a59f 	.word	0x0800a59f
 800a518:	0800a5f5 	.word	0x0800a5f5
 800a51c:	0800a5f5 	.word	0x0800a5f5
 800a520:	0800a5f5 	.word	0x0800a5f5
 800a524:	0800a5f5 	.word	0x0800a5f5
 800a528:	0800a5f5 	.word	0x0800a5f5
 800a52c:	0800a5f5 	.word	0x0800a5f5
 800a530:	0800a5f5 	.word	0x0800a5f5
 800a534:	0800a5af 	.word	0x0800a5af
 800a538:	0800a5f5 	.word	0x0800a5f5
 800a53c:	0800a5f5 	.word	0x0800a5f5
 800a540:	0800a5f5 	.word	0x0800a5f5
 800a544:	0800a5f5 	.word	0x0800a5f5
 800a548:	0800a5f5 	.word	0x0800a5f5
 800a54c:	0800a5f5 	.word	0x0800a5f5
 800a550:	0800a5f5 	.word	0x0800a5f5
 800a554:	0800a5f5 	.word	0x0800a5f5
 800a558:	0800a5f5 	.word	0x0800a5f5
 800a55c:	0800a5f5 	.word	0x0800a5f5
 800a560:	0800a5f5 	.word	0x0800a5f5
 800a564:	0800a5f5 	.word	0x0800a5f5
 800a568:	0800a5f5 	.word	0x0800a5f5
 800a56c:	0800a5f5 	.word	0x0800a5f5
 800a570:	0800a5f5 	.word	0x0800a5f5
 800a574:	0800a5e7 	.word	0x0800a5e7
 800a578:	2b40      	cmp	r3, #64	@ 0x40
 800a57a:	d037      	beq.n	800a5ec <UART_SetConfig+0xc44>
 800a57c:	e03a      	b.n	800a5f4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a57e:	f7fc fd0d 	bl	8006f9c <HAL_RCC_GetPCLK1Freq>
 800a582:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a584:	e03c      	b.n	800a600 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a586:	f7fc fd1f 	bl	8006fc8 <HAL_RCC_GetPCLK2Freq>
 800a58a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a58c:	e038      	b.n	800a600 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a58e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a592:	4618      	mov	r0, r3
 800a594:	f7fe fbb6 	bl	8008d04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a59c:	e030      	b.n	800a600 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a59e:	f107 0318 	add.w	r3, r7, #24
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7fe fd02 	bl	8008fac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a5a8:	69fb      	ldr	r3, [r7, #28]
 800a5aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ac:	e028      	b.n	800a600 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5ae:	4b09      	ldr	r3, [pc, #36]	@ (800a5d4 <UART_SetConfig+0xc2c>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 0320 	and.w	r3, r3, #32
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d012      	beq.n	800a5e0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a5ba:	4b06      	ldr	r3, [pc, #24]	@ (800a5d4 <UART_SetConfig+0xc2c>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	08db      	lsrs	r3, r3, #3
 800a5c0:	f003 0303 	and.w	r3, r3, #3
 800a5c4:	4a04      	ldr	r2, [pc, #16]	@ (800a5d8 <UART_SetConfig+0xc30>)
 800a5c6:	fa22 f303 	lsr.w	r3, r2, r3
 800a5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a5cc:	e018      	b.n	800a600 <UART_SetConfig+0xc58>
 800a5ce:	bf00      	nop
 800a5d0:	0800b9a4 	.word	0x0800b9a4
 800a5d4:	58024400 	.word	0x58024400
 800a5d8:	03d09000 	.word	0x03d09000
 800a5dc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800a5e0:	4b24      	ldr	r3, [pc, #144]	@ (800a674 <UART_SetConfig+0xccc>)
 800a5e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5e4:	e00c      	b.n	800a600 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a5e6:	4b24      	ldr	r3, [pc, #144]	@ (800a678 <UART_SetConfig+0xcd0>)
 800a5e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ea:	e009      	b.n	800a600 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5f2:	e005      	b.n	800a600 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a5fe:	bf00      	nop
    }

    if (pclk != 0U)
 800a600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a602:	2b00      	cmp	r3, #0
 800a604:	d021      	beq.n	800a64a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60a:	4a1c      	ldr	r2, [pc, #112]	@ (800a67c <UART_SetConfig+0xcd4>)
 800a60c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a610:	461a      	mov	r2, r3
 800a612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a614:	fbb3 f2f2 	udiv	r2, r3, r2
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	085b      	lsrs	r3, r3, #1
 800a61e:	441a      	add	r2, r3
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	fbb2 f3f3 	udiv	r3, r2, r3
 800a628:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a62a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62c:	2b0f      	cmp	r3, #15
 800a62e:	d909      	bls.n	800a644 <UART_SetConfig+0xc9c>
 800a630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a636:	d205      	bcs.n	800a644 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63a:	b29a      	uxth	r2, r3
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	60da      	str	r2, [r3, #12]
 800a642:	e002      	b.n	800a64a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a644:	2301      	movs	r3, #1
 800a646:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	2201      	movs	r2, #1
 800a64e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	2201      	movs	r2, #1
 800a656:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	2200      	movs	r2, #0
 800a65e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	2200      	movs	r2, #0
 800a664:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a666:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3748      	adds	r7, #72	@ 0x48
 800a66e:	46bd      	mov	sp, r7
 800a670:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a674:	03d09000 	.word	0x03d09000
 800a678:	003d0900 	.word	0x003d0900
 800a67c:	0800b9a4 	.word	0x0800b9a4

0800a680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a68c:	f003 0308 	and.w	r3, r3, #8
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00a      	beq.n	800a6aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6ae:	f003 0301 	and.w	r3, r3, #1
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d00a      	beq.n	800a6cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	685b      	ldr	r3, [r3, #4]
 800a6bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	430a      	orrs	r2, r1
 800a6ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6d0:	f003 0302 	and.w	r3, r3, #2
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00a      	beq.n	800a6ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	685b      	ldr	r3, [r3, #4]
 800a6de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	430a      	orrs	r2, r1
 800a6ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f2:	f003 0304 	and.w	r3, r3, #4
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00a      	beq.n	800a710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	430a      	orrs	r2, r1
 800a70e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a714:	f003 0310 	and.w	r3, r3, #16
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00a      	beq.n	800a732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	689b      	ldr	r3, [r3, #8]
 800a722:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	430a      	orrs	r2, r1
 800a730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a736:	f003 0320 	and.w	r3, r3, #32
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d00a      	beq.n	800a754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	689b      	ldr	r3, [r3, #8]
 800a744:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	430a      	orrs	r2, r1
 800a752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d01a      	beq.n	800a796 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	430a      	orrs	r2, r1
 800a774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a77a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a77e:	d10a      	bne.n	800a796 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	430a      	orrs	r2, r1
 800a794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a79a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00a      	beq.n	800a7b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	430a      	orrs	r2, r1
 800a7b6:	605a      	str	r2, [r3, #4]
  }
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b098      	sub	sp, #96	@ 0x60
 800a7c8:	af02      	add	r7, sp, #8
 800a7ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7d4:	f7f8 f80c 	bl	80027f0 <HAL_GetTick>
 800a7d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f003 0308 	and.w	r3, r3, #8
 800a7e4:	2b08      	cmp	r3, #8
 800a7e6:	d12f      	bne.n	800a848 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 f88e 	bl	800a918 <UART_WaitOnFlagUntilTimeout>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d022      	beq.n	800a848 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80a:	e853 3f00 	ldrex	r3, [r3]
 800a80e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a816:	653b      	str	r3, [r7, #80]	@ 0x50
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	461a      	mov	r2, r3
 800a81e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a820:	647b      	str	r3, [r7, #68]	@ 0x44
 800a822:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a824:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a828:	e841 2300 	strex	r3, r2, [r1]
 800a82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a82e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a830:	2b00      	cmp	r3, #0
 800a832:	d1e6      	bne.n	800a802 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2220      	movs	r2, #32
 800a838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a844:	2303      	movs	r3, #3
 800a846:	e063      	b.n	800a910 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f003 0304 	and.w	r3, r3, #4
 800a852:	2b04      	cmp	r3, #4
 800a854:	d149      	bne.n	800a8ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a856:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a85e:	2200      	movs	r2, #0
 800a860:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 f857 	bl	800a918 <UART_WaitOnFlagUntilTimeout>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d03c      	beq.n	800a8ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a878:	e853 3f00 	ldrex	r3, [r3]
 800a87c:	623b      	str	r3, [r7, #32]
   return(result);
 800a87e:	6a3b      	ldr	r3, [r7, #32]
 800a880:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a884:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	461a      	mov	r2, r3
 800a88c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a88e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a890:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a892:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a896:	e841 2300 	strex	r3, r2, [r1]
 800a89a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d1e6      	bne.n	800a870 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	3308      	adds	r3, #8
 800a8a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	e853 3f00 	ldrex	r3, [r3]
 800a8b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f023 0301 	bic.w	r3, r3, #1
 800a8b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	3308      	adds	r3, #8
 800a8c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8c2:	61fa      	str	r2, [r7, #28]
 800a8c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8c6:	69b9      	ldr	r1, [r7, #24]
 800a8c8:	69fa      	ldr	r2, [r7, #28]
 800a8ca:	e841 2300 	strex	r3, r2, [r1]
 800a8ce:	617b      	str	r3, [r7, #20]
   return(result);
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1e5      	bne.n	800a8a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2220      	movs	r2, #32
 800a8da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8e6:	2303      	movs	r3, #3
 800a8e8:	e012      	b.n	800a910 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2220      	movs	r2, #32
 800a8ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2220      	movs	r2, #32
 800a8f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2200      	movs	r2, #0
 800a90a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3758      	adds	r7, #88	@ 0x58
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b084      	sub	sp, #16
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	603b      	str	r3, [r7, #0]
 800a924:	4613      	mov	r3, r2
 800a926:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a928:	e04f      	b.n	800a9ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a92a:	69bb      	ldr	r3, [r7, #24]
 800a92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a930:	d04b      	beq.n	800a9ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a932:	f7f7 ff5d 	bl	80027f0 <HAL_GetTick>
 800a936:	4602      	mov	r2, r0
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	1ad3      	subs	r3, r2, r3
 800a93c:	69ba      	ldr	r2, [r7, #24]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d302      	bcc.n	800a948 <UART_WaitOnFlagUntilTimeout+0x30>
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d101      	bne.n	800a94c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a948:	2303      	movs	r3, #3
 800a94a:	e04e      	b.n	800a9ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f003 0304 	and.w	r3, r3, #4
 800a956:	2b00      	cmp	r3, #0
 800a958:	d037      	beq.n	800a9ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	2b80      	cmp	r3, #128	@ 0x80
 800a95e:	d034      	beq.n	800a9ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	2b40      	cmp	r3, #64	@ 0x40
 800a964:	d031      	beq.n	800a9ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	69db      	ldr	r3, [r3, #28]
 800a96c:	f003 0308 	and.w	r3, r3, #8
 800a970:	2b08      	cmp	r3, #8
 800a972:	d110      	bne.n	800a996 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2208      	movs	r2, #8
 800a97a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f000 f839 	bl	800a9f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2208      	movs	r2, #8
 800a986:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a992:	2301      	movs	r3, #1
 800a994:	e029      	b.n	800a9ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	69db      	ldr	r3, [r3, #28]
 800a99c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a9a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9a4:	d111      	bne.n	800a9ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a9ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9b0:	68f8      	ldr	r0, [r7, #12]
 800a9b2:	f000 f81f 	bl	800a9f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2220      	movs	r2, #32
 800a9ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a9c6:	2303      	movs	r3, #3
 800a9c8:	e00f      	b.n	800a9ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	69da      	ldr	r2, [r3, #28]
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	4013      	ands	r3, r2
 800a9d4:	68ba      	ldr	r2, [r7, #8]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	bf0c      	ite	eq
 800a9da:	2301      	moveq	r3, #1
 800a9dc:	2300      	movne	r3, #0
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	79fb      	ldrb	r3, [r7, #7]
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	d0a0      	beq.n	800a92a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a9e8:	2300      	movs	r3, #0
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3710      	adds	r7, #16
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
	...

0800a9f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b095      	sub	sp, #84	@ 0x54
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa04:	e853 3f00 	ldrex	r3, [r3]
 800aa08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	461a      	mov	r2, r3
 800aa18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa1a:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa22:	e841 2300 	strex	r3, r2, [r1]
 800aa26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1e6      	bne.n	800a9fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	3308      	adds	r3, #8
 800aa34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa36:	6a3b      	ldr	r3, [r7, #32]
 800aa38:	e853 3f00 	ldrex	r3, [r3]
 800aa3c:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa3e:	69fa      	ldr	r2, [r7, #28]
 800aa40:	4b1e      	ldr	r3, [pc, #120]	@ (800aabc <UART_EndRxTransfer+0xc8>)
 800aa42:	4013      	ands	r3, r2
 800aa44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	3308      	adds	r3, #8
 800aa4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa56:	e841 2300 	strex	r3, r2, [r1]
 800aa5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1e5      	bne.n	800aa2e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa66:	2b01      	cmp	r3, #1
 800aa68:	d118      	bne.n	800aa9c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	e853 3f00 	ldrex	r3, [r3]
 800aa76:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	f023 0310 	bic.w	r3, r3, #16
 800aa7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	461a      	mov	r2, r3
 800aa86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa88:	61bb      	str	r3, [r7, #24]
 800aa8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8c:	6979      	ldr	r1, [r7, #20]
 800aa8e:	69ba      	ldr	r2, [r7, #24]
 800aa90:	e841 2300 	strex	r3, r2, [r1]
 800aa94:	613b      	str	r3, [r7, #16]
   return(result);
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1e6      	bne.n	800aa6a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2220      	movs	r2, #32
 800aaa0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2200      	movs	r2, #0
 800aaae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aab0:	bf00      	nop
 800aab2:	3754      	adds	r7, #84	@ 0x54
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr
 800aabc:	effffffe 	.word	0xeffffffe

0800aac0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aace:	2b01      	cmp	r3, #1
 800aad0:	d101      	bne.n	800aad6 <HAL_UARTEx_DisableFifoMode+0x16>
 800aad2:	2302      	movs	r3, #2
 800aad4:	e027      	b.n	800ab26 <HAL_UARTEx_DisableFifoMode+0x66>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2201      	movs	r2, #1
 800aada:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2224      	movs	r2, #36	@ 0x24
 800aae2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	681a      	ldr	r2, [r3, #0]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f022 0201 	bic.w	r2, r2, #1
 800aafc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ab04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	68fa      	ldr	r2, [r7, #12]
 800ab12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2220      	movs	r2, #32
 800ab18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab24:	2300      	movs	r3, #0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3714      	adds	r7, #20
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr

0800ab32 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b084      	sub	sp, #16
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
 800ab3a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d101      	bne.n	800ab4a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ab46:	2302      	movs	r3, #2
 800ab48:	e02d      	b.n	800aba6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2224      	movs	r2, #36	@ 0x24
 800ab56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	681a      	ldr	r2, [r3, #0]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f022 0201 	bic.w	r2, r2, #1
 800ab70:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	683a      	ldr	r2, [r7, #0]
 800ab82:	430a      	orrs	r2, r1
 800ab84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 f850 	bl	800ac2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68fa      	ldr	r2, [r7, #12]
 800ab92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2220      	movs	r2, #32
 800ab98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aba4:	2300      	movs	r3, #0
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3710      	adds	r7, #16
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b084      	sub	sp, #16
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d101      	bne.n	800abc6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800abc2:	2302      	movs	r3, #2
 800abc4:	e02d      	b.n	800ac22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2201      	movs	r2, #1
 800abca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2224      	movs	r2, #36	@ 0x24
 800abd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f022 0201 	bic.w	r2, r2, #1
 800abec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	430a      	orrs	r2, r1
 800ac00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f812 	bl	800ac2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2220      	movs	r2, #32
 800ac14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac20:	2300      	movs	r3, #0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}
	...

0800ac2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b085      	sub	sp, #20
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d108      	bne.n	800ac4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2201      	movs	r2, #1
 800ac40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2201      	movs	r2, #1
 800ac48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ac4c:	e031      	b.n	800acb2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ac4e:	2310      	movs	r3, #16
 800ac50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ac52:	2310      	movs	r3, #16
 800ac54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	689b      	ldr	r3, [r3, #8]
 800ac5c:	0e5b      	lsrs	r3, r3, #25
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	f003 0307 	and.w	r3, r3, #7
 800ac64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	0f5b      	lsrs	r3, r3, #29
 800ac6e:	b2db      	uxtb	r3, r3
 800ac70:	f003 0307 	and.w	r3, r3, #7
 800ac74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac76:	7bbb      	ldrb	r3, [r7, #14]
 800ac78:	7b3a      	ldrb	r2, [r7, #12]
 800ac7a:	4911      	ldr	r1, [pc, #68]	@ (800acc0 <UARTEx_SetNbDataToProcess+0x94>)
 800ac7c:	5c8a      	ldrb	r2, [r1, r2]
 800ac7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac82:	7b3a      	ldrb	r2, [r7, #12]
 800ac84:	490f      	ldr	r1, [pc, #60]	@ (800acc4 <UARTEx_SetNbDataToProcess+0x98>)
 800ac86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac88:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac8c:	b29a      	uxth	r2, r3
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac94:	7bfb      	ldrb	r3, [r7, #15]
 800ac96:	7b7a      	ldrb	r2, [r7, #13]
 800ac98:	4909      	ldr	r1, [pc, #36]	@ (800acc0 <UARTEx_SetNbDataToProcess+0x94>)
 800ac9a:	5c8a      	ldrb	r2, [r1, r2]
 800ac9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aca0:	7b7a      	ldrb	r2, [r7, #13]
 800aca2:	4908      	ldr	r1, [pc, #32]	@ (800acc4 <UARTEx_SetNbDataToProcess+0x98>)
 800aca4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aca6:	fb93 f3f2 	sdiv	r3, r3, r2
 800acaa:	b29a      	uxth	r2, r3
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800acb2:	bf00      	nop
 800acb4:	3714      	adds	r7, #20
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr
 800acbe:	bf00      	nop
 800acc0:	0800b9bc 	.word	0x0800b9bc
 800acc4:	0800b9c4 	.word	0x0800b9c4

0800acc8 <siprintf>:
 800acc8:	b40e      	push	{r1, r2, r3}
 800acca:	b510      	push	{r4, lr}
 800accc:	b09d      	sub	sp, #116	@ 0x74
 800acce:	ab1f      	add	r3, sp, #124	@ 0x7c
 800acd0:	9002      	str	r0, [sp, #8]
 800acd2:	9006      	str	r0, [sp, #24]
 800acd4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800acd8:	480a      	ldr	r0, [pc, #40]	@ (800ad04 <siprintf+0x3c>)
 800acda:	9107      	str	r1, [sp, #28]
 800acdc:	9104      	str	r1, [sp, #16]
 800acde:	490a      	ldr	r1, [pc, #40]	@ (800ad08 <siprintf+0x40>)
 800ace0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ace4:	9105      	str	r1, [sp, #20]
 800ace6:	2400      	movs	r4, #0
 800ace8:	a902      	add	r1, sp, #8
 800acea:	6800      	ldr	r0, [r0, #0]
 800acec:	9301      	str	r3, [sp, #4]
 800acee:	941b      	str	r4, [sp, #108]	@ 0x6c
 800acf0:	f000 f9a2 	bl	800b038 <_svfiprintf_r>
 800acf4:	9b02      	ldr	r3, [sp, #8]
 800acf6:	701c      	strb	r4, [r3, #0]
 800acf8:	b01d      	add	sp, #116	@ 0x74
 800acfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acfe:	b003      	add	sp, #12
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	24000018 	.word	0x24000018
 800ad08:	ffff0208 	.word	0xffff0208

0800ad0c <memset>:
 800ad0c:	4402      	add	r2, r0
 800ad0e:	4603      	mov	r3, r0
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d100      	bne.n	800ad16 <memset+0xa>
 800ad14:	4770      	bx	lr
 800ad16:	f803 1b01 	strb.w	r1, [r3], #1
 800ad1a:	e7f9      	b.n	800ad10 <memset+0x4>

0800ad1c <__errno>:
 800ad1c:	4b01      	ldr	r3, [pc, #4]	@ (800ad24 <__errno+0x8>)
 800ad1e:	6818      	ldr	r0, [r3, #0]
 800ad20:	4770      	bx	lr
 800ad22:	bf00      	nop
 800ad24:	24000018 	.word	0x24000018

0800ad28 <__libc_init_array>:
 800ad28:	b570      	push	{r4, r5, r6, lr}
 800ad2a:	4d0d      	ldr	r5, [pc, #52]	@ (800ad60 <__libc_init_array+0x38>)
 800ad2c:	4c0d      	ldr	r4, [pc, #52]	@ (800ad64 <__libc_init_array+0x3c>)
 800ad2e:	1b64      	subs	r4, r4, r5
 800ad30:	10a4      	asrs	r4, r4, #2
 800ad32:	2600      	movs	r6, #0
 800ad34:	42a6      	cmp	r6, r4
 800ad36:	d109      	bne.n	800ad4c <__libc_init_array+0x24>
 800ad38:	4d0b      	ldr	r5, [pc, #44]	@ (800ad68 <__libc_init_array+0x40>)
 800ad3a:	4c0c      	ldr	r4, [pc, #48]	@ (800ad6c <__libc_init_array+0x44>)
 800ad3c:	f000 fc64 	bl	800b608 <_init>
 800ad40:	1b64      	subs	r4, r4, r5
 800ad42:	10a4      	asrs	r4, r4, #2
 800ad44:	2600      	movs	r6, #0
 800ad46:	42a6      	cmp	r6, r4
 800ad48:	d105      	bne.n	800ad56 <__libc_init_array+0x2e>
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad50:	4798      	blx	r3
 800ad52:	3601      	adds	r6, #1
 800ad54:	e7ee      	b.n	800ad34 <__libc_init_array+0xc>
 800ad56:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad5a:	4798      	blx	r3
 800ad5c:	3601      	adds	r6, #1
 800ad5e:	e7f2      	b.n	800ad46 <__libc_init_array+0x1e>
 800ad60:	0800ba08 	.word	0x0800ba08
 800ad64:	0800ba08 	.word	0x0800ba08
 800ad68:	0800ba08 	.word	0x0800ba08
 800ad6c:	0800ba10 	.word	0x0800ba10

0800ad70 <__retarget_lock_acquire_recursive>:
 800ad70:	4770      	bx	lr

0800ad72 <__retarget_lock_release_recursive>:
 800ad72:	4770      	bx	lr

0800ad74 <memcpy>:
 800ad74:	440a      	add	r2, r1
 800ad76:	4291      	cmp	r1, r2
 800ad78:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad7c:	d100      	bne.n	800ad80 <memcpy+0xc>
 800ad7e:	4770      	bx	lr
 800ad80:	b510      	push	{r4, lr}
 800ad82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad8a:	4291      	cmp	r1, r2
 800ad8c:	d1f9      	bne.n	800ad82 <memcpy+0xe>
 800ad8e:	bd10      	pop	{r4, pc}

0800ad90 <_free_r>:
 800ad90:	b538      	push	{r3, r4, r5, lr}
 800ad92:	4605      	mov	r5, r0
 800ad94:	2900      	cmp	r1, #0
 800ad96:	d041      	beq.n	800ae1c <_free_r+0x8c>
 800ad98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad9c:	1f0c      	subs	r4, r1, #4
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	bfb8      	it	lt
 800ada2:	18e4      	addlt	r4, r4, r3
 800ada4:	f000 f8e0 	bl	800af68 <__malloc_lock>
 800ada8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae20 <_free_r+0x90>)
 800adaa:	6813      	ldr	r3, [r2, #0]
 800adac:	b933      	cbnz	r3, 800adbc <_free_r+0x2c>
 800adae:	6063      	str	r3, [r4, #4]
 800adb0:	6014      	str	r4, [r2, #0]
 800adb2:	4628      	mov	r0, r5
 800adb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb8:	f000 b8dc 	b.w	800af74 <__malloc_unlock>
 800adbc:	42a3      	cmp	r3, r4
 800adbe:	d908      	bls.n	800add2 <_free_r+0x42>
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	1821      	adds	r1, r4, r0
 800adc4:	428b      	cmp	r3, r1
 800adc6:	bf01      	itttt	eq
 800adc8:	6819      	ldreq	r1, [r3, #0]
 800adca:	685b      	ldreq	r3, [r3, #4]
 800adcc:	1809      	addeq	r1, r1, r0
 800adce:	6021      	streq	r1, [r4, #0]
 800add0:	e7ed      	b.n	800adae <_free_r+0x1e>
 800add2:	461a      	mov	r2, r3
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	b10b      	cbz	r3, 800addc <_free_r+0x4c>
 800add8:	42a3      	cmp	r3, r4
 800adda:	d9fa      	bls.n	800add2 <_free_r+0x42>
 800addc:	6811      	ldr	r1, [r2, #0]
 800adde:	1850      	adds	r0, r2, r1
 800ade0:	42a0      	cmp	r0, r4
 800ade2:	d10b      	bne.n	800adfc <_free_r+0x6c>
 800ade4:	6820      	ldr	r0, [r4, #0]
 800ade6:	4401      	add	r1, r0
 800ade8:	1850      	adds	r0, r2, r1
 800adea:	4283      	cmp	r3, r0
 800adec:	6011      	str	r1, [r2, #0]
 800adee:	d1e0      	bne.n	800adb2 <_free_r+0x22>
 800adf0:	6818      	ldr	r0, [r3, #0]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	6053      	str	r3, [r2, #4]
 800adf6:	4408      	add	r0, r1
 800adf8:	6010      	str	r0, [r2, #0]
 800adfa:	e7da      	b.n	800adb2 <_free_r+0x22>
 800adfc:	d902      	bls.n	800ae04 <_free_r+0x74>
 800adfe:	230c      	movs	r3, #12
 800ae00:	602b      	str	r3, [r5, #0]
 800ae02:	e7d6      	b.n	800adb2 <_free_r+0x22>
 800ae04:	6820      	ldr	r0, [r4, #0]
 800ae06:	1821      	adds	r1, r4, r0
 800ae08:	428b      	cmp	r3, r1
 800ae0a:	bf04      	itt	eq
 800ae0c:	6819      	ldreq	r1, [r3, #0]
 800ae0e:	685b      	ldreq	r3, [r3, #4]
 800ae10:	6063      	str	r3, [r4, #4]
 800ae12:	bf04      	itt	eq
 800ae14:	1809      	addeq	r1, r1, r0
 800ae16:	6021      	streq	r1, [r4, #0]
 800ae18:	6054      	str	r4, [r2, #4]
 800ae1a:	e7ca      	b.n	800adb2 <_free_r+0x22>
 800ae1c:	bd38      	pop	{r3, r4, r5, pc}
 800ae1e:	bf00      	nop
 800ae20:	24000db4 	.word	0x24000db4

0800ae24 <sbrk_aligned>:
 800ae24:	b570      	push	{r4, r5, r6, lr}
 800ae26:	4e0f      	ldr	r6, [pc, #60]	@ (800ae64 <sbrk_aligned+0x40>)
 800ae28:	460c      	mov	r4, r1
 800ae2a:	6831      	ldr	r1, [r6, #0]
 800ae2c:	4605      	mov	r5, r0
 800ae2e:	b911      	cbnz	r1, 800ae36 <sbrk_aligned+0x12>
 800ae30:	f000 fba4 	bl	800b57c <_sbrk_r>
 800ae34:	6030      	str	r0, [r6, #0]
 800ae36:	4621      	mov	r1, r4
 800ae38:	4628      	mov	r0, r5
 800ae3a:	f000 fb9f 	bl	800b57c <_sbrk_r>
 800ae3e:	1c43      	adds	r3, r0, #1
 800ae40:	d103      	bne.n	800ae4a <sbrk_aligned+0x26>
 800ae42:	f04f 34ff 	mov.w	r4, #4294967295
 800ae46:	4620      	mov	r0, r4
 800ae48:	bd70      	pop	{r4, r5, r6, pc}
 800ae4a:	1cc4      	adds	r4, r0, #3
 800ae4c:	f024 0403 	bic.w	r4, r4, #3
 800ae50:	42a0      	cmp	r0, r4
 800ae52:	d0f8      	beq.n	800ae46 <sbrk_aligned+0x22>
 800ae54:	1a21      	subs	r1, r4, r0
 800ae56:	4628      	mov	r0, r5
 800ae58:	f000 fb90 	bl	800b57c <_sbrk_r>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	d1f2      	bne.n	800ae46 <sbrk_aligned+0x22>
 800ae60:	e7ef      	b.n	800ae42 <sbrk_aligned+0x1e>
 800ae62:	bf00      	nop
 800ae64:	24000db0 	.word	0x24000db0

0800ae68 <_malloc_r>:
 800ae68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae6c:	1ccd      	adds	r5, r1, #3
 800ae6e:	f025 0503 	bic.w	r5, r5, #3
 800ae72:	3508      	adds	r5, #8
 800ae74:	2d0c      	cmp	r5, #12
 800ae76:	bf38      	it	cc
 800ae78:	250c      	movcc	r5, #12
 800ae7a:	2d00      	cmp	r5, #0
 800ae7c:	4606      	mov	r6, r0
 800ae7e:	db01      	blt.n	800ae84 <_malloc_r+0x1c>
 800ae80:	42a9      	cmp	r1, r5
 800ae82:	d904      	bls.n	800ae8e <_malloc_r+0x26>
 800ae84:	230c      	movs	r3, #12
 800ae86:	6033      	str	r3, [r6, #0]
 800ae88:	2000      	movs	r0, #0
 800ae8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af64 <_malloc_r+0xfc>
 800ae92:	f000 f869 	bl	800af68 <__malloc_lock>
 800ae96:	f8d8 3000 	ldr.w	r3, [r8]
 800ae9a:	461c      	mov	r4, r3
 800ae9c:	bb44      	cbnz	r4, 800aef0 <_malloc_r+0x88>
 800ae9e:	4629      	mov	r1, r5
 800aea0:	4630      	mov	r0, r6
 800aea2:	f7ff ffbf 	bl	800ae24 <sbrk_aligned>
 800aea6:	1c43      	adds	r3, r0, #1
 800aea8:	4604      	mov	r4, r0
 800aeaa:	d158      	bne.n	800af5e <_malloc_r+0xf6>
 800aeac:	f8d8 4000 	ldr.w	r4, [r8]
 800aeb0:	4627      	mov	r7, r4
 800aeb2:	2f00      	cmp	r7, #0
 800aeb4:	d143      	bne.n	800af3e <_malloc_r+0xd6>
 800aeb6:	2c00      	cmp	r4, #0
 800aeb8:	d04b      	beq.n	800af52 <_malloc_r+0xea>
 800aeba:	6823      	ldr	r3, [r4, #0]
 800aebc:	4639      	mov	r1, r7
 800aebe:	4630      	mov	r0, r6
 800aec0:	eb04 0903 	add.w	r9, r4, r3
 800aec4:	f000 fb5a 	bl	800b57c <_sbrk_r>
 800aec8:	4581      	cmp	r9, r0
 800aeca:	d142      	bne.n	800af52 <_malloc_r+0xea>
 800aecc:	6821      	ldr	r1, [r4, #0]
 800aece:	1a6d      	subs	r5, r5, r1
 800aed0:	4629      	mov	r1, r5
 800aed2:	4630      	mov	r0, r6
 800aed4:	f7ff ffa6 	bl	800ae24 <sbrk_aligned>
 800aed8:	3001      	adds	r0, #1
 800aeda:	d03a      	beq.n	800af52 <_malloc_r+0xea>
 800aedc:	6823      	ldr	r3, [r4, #0]
 800aede:	442b      	add	r3, r5
 800aee0:	6023      	str	r3, [r4, #0]
 800aee2:	f8d8 3000 	ldr.w	r3, [r8]
 800aee6:	685a      	ldr	r2, [r3, #4]
 800aee8:	bb62      	cbnz	r2, 800af44 <_malloc_r+0xdc>
 800aeea:	f8c8 7000 	str.w	r7, [r8]
 800aeee:	e00f      	b.n	800af10 <_malloc_r+0xa8>
 800aef0:	6822      	ldr	r2, [r4, #0]
 800aef2:	1b52      	subs	r2, r2, r5
 800aef4:	d420      	bmi.n	800af38 <_malloc_r+0xd0>
 800aef6:	2a0b      	cmp	r2, #11
 800aef8:	d917      	bls.n	800af2a <_malloc_r+0xc2>
 800aefa:	1961      	adds	r1, r4, r5
 800aefc:	42a3      	cmp	r3, r4
 800aefe:	6025      	str	r5, [r4, #0]
 800af00:	bf18      	it	ne
 800af02:	6059      	strne	r1, [r3, #4]
 800af04:	6863      	ldr	r3, [r4, #4]
 800af06:	bf08      	it	eq
 800af08:	f8c8 1000 	streq.w	r1, [r8]
 800af0c:	5162      	str	r2, [r4, r5]
 800af0e:	604b      	str	r3, [r1, #4]
 800af10:	4630      	mov	r0, r6
 800af12:	f000 f82f 	bl	800af74 <__malloc_unlock>
 800af16:	f104 000b 	add.w	r0, r4, #11
 800af1a:	1d23      	adds	r3, r4, #4
 800af1c:	f020 0007 	bic.w	r0, r0, #7
 800af20:	1ac2      	subs	r2, r0, r3
 800af22:	bf1c      	itt	ne
 800af24:	1a1b      	subne	r3, r3, r0
 800af26:	50a3      	strne	r3, [r4, r2]
 800af28:	e7af      	b.n	800ae8a <_malloc_r+0x22>
 800af2a:	6862      	ldr	r2, [r4, #4]
 800af2c:	42a3      	cmp	r3, r4
 800af2e:	bf0c      	ite	eq
 800af30:	f8c8 2000 	streq.w	r2, [r8]
 800af34:	605a      	strne	r2, [r3, #4]
 800af36:	e7eb      	b.n	800af10 <_malloc_r+0xa8>
 800af38:	4623      	mov	r3, r4
 800af3a:	6864      	ldr	r4, [r4, #4]
 800af3c:	e7ae      	b.n	800ae9c <_malloc_r+0x34>
 800af3e:	463c      	mov	r4, r7
 800af40:	687f      	ldr	r7, [r7, #4]
 800af42:	e7b6      	b.n	800aeb2 <_malloc_r+0x4a>
 800af44:	461a      	mov	r2, r3
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	42a3      	cmp	r3, r4
 800af4a:	d1fb      	bne.n	800af44 <_malloc_r+0xdc>
 800af4c:	2300      	movs	r3, #0
 800af4e:	6053      	str	r3, [r2, #4]
 800af50:	e7de      	b.n	800af10 <_malloc_r+0xa8>
 800af52:	230c      	movs	r3, #12
 800af54:	6033      	str	r3, [r6, #0]
 800af56:	4630      	mov	r0, r6
 800af58:	f000 f80c 	bl	800af74 <__malloc_unlock>
 800af5c:	e794      	b.n	800ae88 <_malloc_r+0x20>
 800af5e:	6005      	str	r5, [r0, #0]
 800af60:	e7d6      	b.n	800af10 <_malloc_r+0xa8>
 800af62:	bf00      	nop
 800af64:	24000db4 	.word	0x24000db4

0800af68 <__malloc_lock>:
 800af68:	4801      	ldr	r0, [pc, #4]	@ (800af70 <__malloc_lock+0x8>)
 800af6a:	f7ff bf01 	b.w	800ad70 <__retarget_lock_acquire_recursive>
 800af6e:	bf00      	nop
 800af70:	24000dac 	.word	0x24000dac

0800af74 <__malloc_unlock>:
 800af74:	4801      	ldr	r0, [pc, #4]	@ (800af7c <__malloc_unlock+0x8>)
 800af76:	f7ff befc 	b.w	800ad72 <__retarget_lock_release_recursive>
 800af7a:	bf00      	nop
 800af7c:	24000dac 	.word	0x24000dac

0800af80 <__ssputs_r>:
 800af80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af84:	688e      	ldr	r6, [r1, #8]
 800af86:	461f      	mov	r7, r3
 800af88:	42be      	cmp	r6, r7
 800af8a:	680b      	ldr	r3, [r1, #0]
 800af8c:	4682      	mov	sl, r0
 800af8e:	460c      	mov	r4, r1
 800af90:	4690      	mov	r8, r2
 800af92:	d82d      	bhi.n	800aff0 <__ssputs_r+0x70>
 800af94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af9c:	d026      	beq.n	800afec <__ssputs_r+0x6c>
 800af9e:	6965      	ldr	r5, [r4, #20]
 800afa0:	6909      	ldr	r1, [r1, #16]
 800afa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afa6:	eba3 0901 	sub.w	r9, r3, r1
 800afaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afae:	1c7b      	adds	r3, r7, #1
 800afb0:	444b      	add	r3, r9
 800afb2:	106d      	asrs	r5, r5, #1
 800afb4:	429d      	cmp	r5, r3
 800afb6:	bf38      	it	cc
 800afb8:	461d      	movcc	r5, r3
 800afba:	0553      	lsls	r3, r2, #21
 800afbc:	d527      	bpl.n	800b00e <__ssputs_r+0x8e>
 800afbe:	4629      	mov	r1, r5
 800afc0:	f7ff ff52 	bl	800ae68 <_malloc_r>
 800afc4:	4606      	mov	r6, r0
 800afc6:	b360      	cbz	r0, 800b022 <__ssputs_r+0xa2>
 800afc8:	6921      	ldr	r1, [r4, #16]
 800afca:	464a      	mov	r2, r9
 800afcc:	f7ff fed2 	bl	800ad74 <memcpy>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afda:	81a3      	strh	r3, [r4, #12]
 800afdc:	6126      	str	r6, [r4, #16]
 800afde:	6165      	str	r5, [r4, #20]
 800afe0:	444e      	add	r6, r9
 800afe2:	eba5 0509 	sub.w	r5, r5, r9
 800afe6:	6026      	str	r6, [r4, #0]
 800afe8:	60a5      	str	r5, [r4, #8]
 800afea:	463e      	mov	r6, r7
 800afec:	42be      	cmp	r6, r7
 800afee:	d900      	bls.n	800aff2 <__ssputs_r+0x72>
 800aff0:	463e      	mov	r6, r7
 800aff2:	6820      	ldr	r0, [r4, #0]
 800aff4:	4632      	mov	r2, r6
 800aff6:	4641      	mov	r1, r8
 800aff8:	f000 faa6 	bl	800b548 <memmove>
 800affc:	68a3      	ldr	r3, [r4, #8]
 800affe:	1b9b      	subs	r3, r3, r6
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	4433      	add	r3, r6
 800b006:	6023      	str	r3, [r4, #0]
 800b008:	2000      	movs	r0, #0
 800b00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b00e:	462a      	mov	r2, r5
 800b010:	f000 fac4 	bl	800b59c <_realloc_r>
 800b014:	4606      	mov	r6, r0
 800b016:	2800      	cmp	r0, #0
 800b018:	d1e0      	bne.n	800afdc <__ssputs_r+0x5c>
 800b01a:	6921      	ldr	r1, [r4, #16]
 800b01c:	4650      	mov	r0, sl
 800b01e:	f7ff feb7 	bl	800ad90 <_free_r>
 800b022:	230c      	movs	r3, #12
 800b024:	f8ca 3000 	str.w	r3, [sl]
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b02e:	81a3      	strh	r3, [r4, #12]
 800b030:	f04f 30ff 	mov.w	r0, #4294967295
 800b034:	e7e9      	b.n	800b00a <__ssputs_r+0x8a>
	...

0800b038 <_svfiprintf_r>:
 800b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	4698      	mov	r8, r3
 800b03e:	898b      	ldrh	r3, [r1, #12]
 800b040:	061b      	lsls	r3, r3, #24
 800b042:	b09d      	sub	sp, #116	@ 0x74
 800b044:	4607      	mov	r7, r0
 800b046:	460d      	mov	r5, r1
 800b048:	4614      	mov	r4, r2
 800b04a:	d510      	bpl.n	800b06e <_svfiprintf_r+0x36>
 800b04c:	690b      	ldr	r3, [r1, #16]
 800b04e:	b973      	cbnz	r3, 800b06e <_svfiprintf_r+0x36>
 800b050:	2140      	movs	r1, #64	@ 0x40
 800b052:	f7ff ff09 	bl	800ae68 <_malloc_r>
 800b056:	6028      	str	r0, [r5, #0]
 800b058:	6128      	str	r0, [r5, #16]
 800b05a:	b930      	cbnz	r0, 800b06a <_svfiprintf_r+0x32>
 800b05c:	230c      	movs	r3, #12
 800b05e:	603b      	str	r3, [r7, #0]
 800b060:	f04f 30ff 	mov.w	r0, #4294967295
 800b064:	b01d      	add	sp, #116	@ 0x74
 800b066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b06a:	2340      	movs	r3, #64	@ 0x40
 800b06c:	616b      	str	r3, [r5, #20]
 800b06e:	2300      	movs	r3, #0
 800b070:	9309      	str	r3, [sp, #36]	@ 0x24
 800b072:	2320      	movs	r3, #32
 800b074:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b078:	f8cd 800c 	str.w	r8, [sp, #12]
 800b07c:	2330      	movs	r3, #48	@ 0x30
 800b07e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b21c <_svfiprintf_r+0x1e4>
 800b082:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b086:	f04f 0901 	mov.w	r9, #1
 800b08a:	4623      	mov	r3, r4
 800b08c:	469a      	mov	sl, r3
 800b08e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b092:	b10a      	cbz	r2, 800b098 <_svfiprintf_r+0x60>
 800b094:	2a25      	cmp	r2, #37	@ 0x25
 800b096:	d1f9      	bne.n	800b08c <_svfiprintf_r+0x54>
 800b098:	ebba 0b04 	subs.w	fp, sl, r4
 800b09c:	d00b      	beq.n	800b0b6 <_svfiprintf_r+0x7e>
 800b09e:	465b      	mov	r3, fp
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4629      	mov	r1, r5
 800b0a4:	4638      	mov	r0, r7
 800b0a6:	f7ff ff6b 	bl	800af80 <__ssputs_r>
 800b0aa:	3001      	adds	r0, #1
 800b0ac:	f000 80a7 	beq.w	800b1fe <_svfiprintf_r+0x1c6>
 800b0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0b2:	445a      	add	r2, fp
 800b0b4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0b6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f000 809f 	beq.w	800b1fe <_svfiprintf_r+0x1c6>
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0ca:	f10a 0a01 	add.w	sl, sl, #1
 800b0ce:	9304      	str	r3, [sp, #16]
 800b0d0:	9307      	str	r3, [sp, #28]
 800b0d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0d8:	4654      	mov	r4, sl
 800b0da:	2205      	movs	r2, #5
 800b0dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e0:	484e      	ldr	r0, [pc, #312]	@ (800b21c <_svfiprintf_r+0x1e4>)
 800b0e2:	f7f5 f91d 	bl	8000320 <memchr>
 800b0e6:	9a04      	ldr	r2, [sp, #16]
 800b0e8:	b9d8      	cbnz	r0, 800b122 <_svfiprintf_r+0xea>
 800b0ea:	06d0      	lsls	r0, r2, #27
 800b0ec:	bf44      	itt	mi
 800b0ee:	2320      	movmi	r3, #32
 800b0f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0f4:	0711      	lsls	r1, r2, #28
 800b0f6:	bf44      	itt	mi
 800b0f8:	232b      	movmi	r3, #43	@ 0x2b
 800b0fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0fe:	f89a 3000 	ldrb.w	r3, [sl]
 800b102:	2b2a      	cmp	r3, #42	@ 0x2a
 800b104:	d015      	beq.n	800b132 <_svfiprintf_r+0xfa>
 800b106:	9a07      	ldr	r2, [sp, #28]
 800b108:	4654      	mov	r4, sl
 800b10a:	2000      	movs	r0, #0
 800b10c:	f04f 0c0a 	mov.w	ip, #10
 800b110:	4621      	mov	r1, r4
 800b112:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b116:	3b30      	subs	r3, #48	@ 0x30
 800b118:	2b09      	cmp	r3, #9
 800b11a:	d94b      	bls.n	800b1b4 <_svfiprintf_r+0x17c>
 800b11c:	b1b0      	cbz	r0, 800b14c <_svfiprintf_r+0x114>
 800b11e:	9207      	str	r2, [sp, #28]
 800b120:	e014      	b.n	800b14c <_svfiprintf_r+0x114>
 800b122:	eba0 0308 	sub.w	r3, r0, r8
 800b126:	fa09 f303 	lsl.w	r3, r9, r3
 800b12a:	4313      	orrs	r3, r2
 800b12c:	9304      	str	r3, [sp, #16]
 800b12e:	46a2      	mov	sl, r4
 800b130:	e7d2      	b.n	800b0d8 <_svfiprintf_r+0xa0>
 800b132:	9b03      	ldr	r3, [sp, #12]
 800b134:	1d19      	adds	r1, r3, #4
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	9103      	str	r1, [sp, #12]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	bfbb      	ittet	lt
 800b13e:	425b      	neglt	r3, r3
 800b140:	f042 0202 	orrlt.w	r2, r2, #2
 800b144:	9307      	strge	r3, [sp, #28]
 800b146:	9307      	strlt	r3, [sp, #28]
 800b148:	bfb8      	it	lt
 800b14a:	9204      	strlt	r2, [sp, #16]
 800b14c:	7823      	ldrb	r3, [r4, #0]
 800b14e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b150:	d10a      	bne.n	800b168 <_svfiprintf_r+0x130>
 800b152:	7863      	ldrb	r3, [r4, #1]
 800b154:	2b2a      	cmp	r3, #42	@ 0x2a
 800b156:	d132      	bne.n	800b1be <_svfiprintf_r+0x186>
 800b158:	9b03      	ldr	r3, [sp, #12]
 800b15a:	1d1a      	adds	r2, r3, #4
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	9203      	str	r2, [sp, #12]
 800b160:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b164:	3402      	adds	r4, #2
 800b166:	9305      	str	r3, [sp, #20]
 800b168:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b22c <_svfiprintf_r+0x1f4>
 800b16c:	7821      	ldrb	r1, [r4, #0]
 800b16e:	2203      	movs	r2, #3
 800b170:	4650      	mov	r0, sl
 800b172:	f7f5 f8d5 	bl	8000320 <memchr>
 800b176:	b138      	cbz	r0, 800b188 <_svfiprintf_r+0x150>
 800b178:	9b04      	ldr	r3, [sp, #16]
 800b17a:	eba0 000a 	sub.w	r0, r0, sl
 800b17e:	2240      	movs	r2, #64	@ 0x40
 800b180:	4082      	lsls	r2, r0
 800b182:	4313      	orrs	r3, r2
 800b184:	3401      	adds	r4, #1
 800b186:	9304      	str	r3, [sp, #16]
 800b188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b18c:	4824      	ldr	r0, [pc, #144]	@ (800b220 <_svfiprintf_r+0x1e8>)
 800b18e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b192:	2206      	movs	r2, #6
 800b194:	f7f5 f8c4 	bl	8000320 <memchr>
 800b198:	2800      	cmp	r0, #0
 800b19a:	d036      	beq.n	800b20a <_svfiprintf_r+0x1d2>
 800b19c:	4b21      	ldr	r3, [pc, #132]	@ (800b224 <_svfiprintf_r+0x1ec>)
 800b19e:	bb1b      	cbnz	r3, 800b1e8 <_svfiprintf_r+0x1b0>
 800b1a0:	9b03      	ldr	r3, [sp, #12]
 800b1a2:	3307      	adds	r3, #7
 800b1a4:	f023 0307 	bic.w	r3, r3, #7
 800b1a8:	3308      	adds	r3, #8
 800b1aa:	9303      	str	r3, [sp, #12]
 800b1ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ae:	4433      	add	r3, r6
 800b1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1b2:	e76a      	b.n	800b08a <_svfiprintf_r+0x52>
 800b1b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1b8:	460c      	mov	r4, r1
 800b1ba:	2001      	movs	r0, #1
 800b1bc:	e7a8      	b.n	800b110 <_svfiprintf_r+0xd8>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	3401      	adds	r4, #1
 800b1c2:	9305      	str	r3, [sp, #20]
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	f04f 0c0a 	mov.w	ip, #10
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1d0:	3a30      	subs	r2, #48	@ 0x30
 800b1d2:	2a09      	cmp	r2, #9
 800b1d4:	d903      	bls.n	800b1de <_svfiprintf_r+0x1a6>
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d0c6      	beq.n	800b168 <_svfiprintf_r+0x130>
 800b1da:	9105      	str	r1, [sp, #20]
 800b1dc:	e7c4      	b.n	800b168 <_svfiprintf_r+0x130>
 800b1de:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	e7f0      	b.n	800b1ca <_svfiprintf_r+0x192>
 800b1e8:	ab03      	add	r3, sp, #12
 800b1ea:	9300      	str	r3, [sp, #0]
 800b1ec:	462a      	mov	r2, r5
 800b1ee:	4b0e      	ldr	r3, [pc, #56]	@ (800b228 <_svfiprintf_r+0x1f0>)
 800b1f0:	a904      	add	r1, sp, #16
 800b1f2:	4638      	mov	r0, r7
 800b1f4:	f3af 8000 	nop.w
 800b1f8:	1c42      	adds	r2, r0, #1
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	d1d6      	bne.n	800b1ac <_svfiprintf_r+0x174>
 800b1fe:	89ab      	ldrh	r3, [r5, #12]
 800b200:	065b      	lsls	r3, r3, #25
 800b202:	f53f af2d 	bmi.w	800b060 <_svfiprintf_r+0x28>
 800b206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b208:	e72c      	b.n	800b064 <_svfiprintf_r+0x2c>
 800b20a:	ab03      	add	r3, sp, #12
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	462a      	mov	r2, r5
 800b210:	4b05      	ldr	r3, [pc, #20]	@ (800b228 <_svfiprintf_r+0x1f0>)
 800b212:	a904      	add	r1, sp, #16
 800b214:	4638      	mov	r0, r7
 800b216:	f000 f879 	bl	800b30c <_printf_i>
 800b21a:	e7ed      	b.n	800b1f8 <_svfiprintf_r+0x1c0>
 800b21c:	0800b9cc 	.word	0x0800b9cc
 800b220:	0800b9d6 	.word	0x0800b9d6
 800b224:	00000000 	.word	0x00000000
 800b228:	0800af81 	.word	0x0800af81
 800b22c:	0800b9d2 	.word	0x0800b9d2

0800b230 <_printf_common>:
 800b230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b234:	4616      	mov	r6, r2
 800b236:	4698      	mov	r8, r3
 800b238:	688a      	ldr	r2, [r1, #8]
 800b23a:	690b      	ldr	r3, [r1, #16]
 800b23c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b240:	4293      	cmp	r3, r2
 800b242:	bfb8      	it	lt
 800b244:	4613      	movlt	r3, r2
 800b246:	6033      	str	r3, [r6, #0]
 800b248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b24c:	4607      	mov	r7, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b10a      	cbz	r2, 800b256 <_printf_common+0x26>
 800b252:	3301      	adds	r3, #1
 800b254:	6033      	str	r3, [r6, #0]
 800b256:	6823      	ldr	r3, [r4, #0]
 800b258:	0699      	lsls	r1, r3, #26
 800b25a:	bf42      	ittt	mi
 800b25c:	6833      	ldrmi	r3, [r6, #0]
 800b25e:	3302      	addmi	r3, #2
 800b260:	6033      	strmi	r3, [r6, #0]
 800b262:	6825      	ldr	r5, [r4, #0]
 800b264:	f015 0506 	ands.w	r5, r5, #6
 800b268:	d106      	bne.n	800b278 <_printf_common+0x48>
 800b26a:	f104 0a19 	add.w	sl, r4, #25
 800b26e:	68e3      	ldr	r3, [r4, #12]
 800b270:	6832      	ldr	r2, [r6, #0]
 800b272:	1a9b      	subs	r3, r3, r2
 800b274:	42ab      	cmp	r3, r5
 800b276:	dc26      	bgt.n	800b2c6 <_printf_common+0x96>
 800b278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b27c:	6822      	ldr	r2, [r4, #0]
 800b27e:	3b00      	subs	r3, #0
 800b280:	bf18      	it	ne
 800b282:	2301      	movne	r3, #1
 800b284:	0692      	lsls	r2, r2, #26
 800b286:	d42b      	bmi.n	800b2e0 <_printf_common+0xb0>
 800b288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b28c:	4641      	mov	r1, r8
 800b28e:	4638      	mov	r0, r7
 800b290:	47c8      	blx	r9
 800b292:	3001      	adds	r0, #1
 800b294:	d01e      	beq.n	800b2d4 <_printf_common+0xa4>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	6922      	ldr	r2, [r4, #16]
 800b29a:	f003 0306 	and.w	r3, r3, #6
 800b29e:	2b04      	cmp	r3, #4
 800b2a0:	bf02      	ittt	eq
 800b2a2:	68e5      	ldreq	r5, [r4, #12]
 800b2a4:	6833      	ldreq	r3, [r6, #0]
 800b2a6:	1aed      	subeq	r5, r5, r3
 800b2a8:	68a3      	ldr	r3, [r4, #8]
 800b2aa:	bf0c      	ite	eq
 800b2ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2b0:	2500      	movne	r5, #0
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	bfc4      	itt	gt
 800b2b6:	1a9b      	subgt	r3, r3, r2
 800b2b8:	18ed      	addgt	r5, r5, r3
 800b2ba:	2600      	movs	r6, #0
 800b2bc:	341a      	adds	r4, #26
 800b2be:	42b5      	cmp	r5, r6
 800b2c0:	d11a      	bne.n	800b2f8 <_printf_common+0xc8>
 800b2c2:	2000      	movs	r0, #0
 800b2c4:	e008      	b.n	800b2d8 <_printf_common+0xa8>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	4652      	mov	r2, sl
 800b2ca:	4641      	mov	r1, r8
 800b2cc:	4638      	mov	r0, r7
 800b2ce:	47c8      	blx	r9
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	d103      	bne.n	800b2dc <_printf_common+0xac>
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2dc:	3501      	adds	r5, #1
 800b2de:	e7c6      	b.n	800b26e <_printf_common+0x3e>
 800b2e0:	18e1      	adds	r1, r4, r3
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	2030      	movs	r0, #48	@ 0x30
 800b2e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2ea:	4422      	add	r2, r4
 800b2ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2f4:	3302      	adds	r3, #2
 800b2f6:	e7c7      	b.n	800b288 <_printf_common+0x58>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	4622      	mov	r2, r4
 800b2fc:	4641      	mov	r1, r8
 800b2fe:	4638      	mov	r0, r7
 800b300:	47c8      	blx	r9
 800b302:	3001      	adds	r0, #1
 800b304:	d0e6      	beq.n	800b2d4 <_printf_common+0xa4>
 800b306:	3601      	adds	r6, #1
 800b308:	e7d9      	b.n	800b2be <_printf_common+0x8e>
	...

0800b30c <_printf_i>:
 800b30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b310:	7e0f      	ldrb	r7, [r1, #24]
 800b312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b314:	2f78      	cmp	r7, #120	@ 0x78
 800b316:	4691      	mov	r9, r2
 800b318:	4680      	mov	r8, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	469a      	mov	sl, r3
 800b31e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b322:	d807      	bhi.n	800b334 <_printf_i+0x28>
 800b324:	2f62      	cmp	r7, #98	@ 0x62
 800b326:	d80a      	bhi.n	800b33e <_printf_i+0x32>
 800b328:	2f00      	cmp	r7, #0
 800b32a:	f000 80d1 	beq.w	800b4d0 <_printf_i+0x1c4>
 800b32e:	2f58      	cmp	r7, #88	@ 0x58
 800b330:	f000 80b8 	beq.w	800b4a4 <_printf_i+0x198>
 800b334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b33c:	e03a      	b.n	800b3b4 <_printf_i+0xa8>
 800b33e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b342:	2b15      	cmp	r3, #21
 800b344:	d8f6      	bhi.n	800b334 <_printf_i+0x28>
 800b346:	a101      	add	r1, pc, #4	@ (adr r1, 800b34c <_printf_i+0x40>)
 800b348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b34c:	0800b3a5 	.word	0x0800b3a5
 800b350:	0800b3b9 	.word	0x0800b3b9
 800b354:	0800b335 	.word	0x0800b335
 800b358:	0800b335 	.word	0x0800b335
 800b35c:	0800b335 	.word	0x0800b335
 800b360:	0800b335 	.word	0x0800b335
 800b364:	0800b3b9 	.word	0x0800b3b9
 800b368:	0800b335 	.word	0x0800b335
 800b36c:	0800b335 	.word	0x0800b335
 800b370:	0800b335 	.word	0x0800b335
 800b374:	0800b335 	.word	0x0800b335
 800b378:	0800b4b7 	.word	0x0800b4b7
 800b37c:	0800b3e3 	.word	0x0800b3e3
 800b380:	0800b471 	.word	0x0800b471
 800b384:	0800b335 	.word	0x0800b335
 800b388:	0800b335 	.word	0x0800b335
 800b38c:	0800b4d9 	.word	0x0800b4d9
 800b390:	0800b335 	.word	0x0800b335
 800b394:	0800b3e3 	.word	0x0800b3e3
 800b398:	0800b335 	.word	0x0800b335
 800b39c:	0800b335 	.word	0x0800b335
 800b3a0:	0800b479 	.word	0x0800b479
 800b3a4:	6833      	ldr	r3, [r6, #0]
 800b3a6:	1d1a      	adds	r2, r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	6032      	str	r2, [r6, #0]
 800b3ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e09c      	b.n	800b4f2 <_printf_i+0x1e6>
 800b3b8:	6833      	ldr	r3, [r6, #0]
 800b3ba:	6820      	ldr	r0, [r4, #0]
 800b3bc:	1d19      	adds	r1, r3, #4
 800b3be:	6031      	str	r1, [r6, #0]
 800b3c0:	0606      	lsls	r6, r0, #24
 800b3c2:	d501      	bpl.n	800b3c8 <_printf_i+0xbc>
 800b3c4:	681d      	ldr	r5, [r3, #0]
 800b3c6:	e003      	b.n	800b3d0 <_printf_i+0xc4>
 800b3c8:	0645      	lsls	r5, r0, #25
 800b3ca:	d5fb      	bpl.n	800b3c4 <_printf_i+0xb8>
 800b3cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3d0:	2d00      	cmp	r5, #0
 800b3d2:	da03      	bge.n	800b3dc <_printf_i+0xd0>
 800b3d4:	232d      	movs	r3, #45	@ 0x2d
 800b3d6:	426d      	negs	r5, r5
 800b3d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3dc:	4858      	ldr	r0, [pc, #352]	@ (800b540 <_printf_i+0x234>)
 800b3de:	230a      	movs	r3, #10
 800b3e0:	e011      	b.n	800b406 <_printf_i+0xfa>
 800b3e2:	6821      	ldr	r1, [r4, #0]
 800b3e4:	6833      	ldr	r3, [r6, #0]
 800b3e6:	0608      	lsls	r0, r1, #24
 800b3e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3ec:	d402      	bmi.n	800b3f4 <_printf_i+0xe8>
 800b3ee:	0649      	lsls	r1, r1, #25
 800b3f0:	bf48      	it	mi
 800b3f2:	b2ad      	uxthmi	r5, r5
 800b3f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3f6:	4852      	ldr	r0, [pc, #328]	@ (800b540 <_printf_i+0x234>)
 800b3f8:	6033      	str	r3, [r6, #0]
 800b3fa:	bf14      	ite	ne
 800b3fc:	230a      	movne	r3, #10
 800b3fe:	2308      	moveq	r3, #8
 800b400:	2100      	movs	r1, #0
 800b402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b406:	6866      	ldr	r6, [r4, #4]
 800b408:	60a6      	str	r6, [r4, #8]
 800b40a:	2e00      	cmp	r6, #0
 800b40c:	db05      	blt.n	800b41a <_printf_i+0x10e>
 800b40e:	6821      	ldr	r1, [r4, #0]
 800b410:	432e      	orrs	r6, r5
 800b412:	f021 0104 	bic.w	r1, r1, #4
 800b416:	6021      	str	r1, [r4, #0]
 800b418:	d04b      	beq.n	800b4b2 <_printf_i+0x1a6>
 800b41a:	4616      	mov	r6, r2
 800b41c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b420:	fb03 5711 	mls	r7, r3, r1, r5
 800b424:	5dc7      	ldrb	r7, [r0, r7]
 800b426:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b42a:	462f      	mov	r7, r5
 800b42c:	42bb      	cmp	r3, r7
 800b42e:	460d      	mov	r5, r1
 800b430:	d9f4      	bls.n	800b41c <_printf_i+0x110>
 800b432:	2b08      	cmp	r3, #8
 800b434:	d10b      	bne.n	800b44e <_printf_i+0x142>
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	07df      	lsls	r7, r3, #31
 800b43a:	d508      	bpl.n	800b44e <_printf_i+0x142>
 800b43c:	6923      	ldr	r3, [r4, #16]
 800b43e:	6861      	ldr	r1, [r4, #4]
 800b440:	4299      	cmp	r1, r3
 800b442:	bfde      	ittt	le
 800b444:	2330      	movle	r3, #48	@ 0x30
 800b446:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b44a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b44e:	1b92      	subs	r2, r2, r6
 800b450:	6122      	str	r2, [r4, #16]
 800b452:	f8cd a000 	str.w	sl, [sp]
 800b456:	464b      	mov	r3, r9
 800b458:	aa03      	add	r2, sp, #12
 800b45a:	4621      	mov	r1, r4
 800b45c:	4640      	mov	r0, r8
 800b45e:	f7ff fee7 	bl	800b230 <_printf_common>
 800b462:	3001      	adds	r0, #1
 800b464:	d14a      	bne.n	800b4fc <_printf_i+0x1f0>
 800b466:	f04f 30ff 	mov.w	r0, #4294967295
 800b46a:	b004      	add	sp, #16
 800b46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b470:	6823      	ldr	r3, [r4, #0]
 800b472:	f043 0320 	orr.w	r3, r3, #32
 800b476:	6023      	str	r3, [r4, #0]
 800b478:	4832      	ldr	r0, [pc, #200]	@ (800b544 <_printf_i+0x238>)
 800b47a:	2778      	movs	r7, #120	@ 0x78
 800b47c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b480:	6823      	ldr	r3, [r4, #0]
 800b482:	6831      	ldr	r1, [r6, #0]
 800b484:	061f      	lsls	r7, r3, #24
 800b486:	f851 5b04 	ldr.w	r5, [r1], #4
 800b48a:	d402      	bmi.n	800b492 <_printf_i+0x186>
 800b48c:	065f      	lsls	r7, r3, #25
 800b48e:	bf48      	it	mi
 800b490:	b2ad      	uxthmi	r5, r5
 800b492:	6031      	str	r1, [r6, #0]
 800b494:	07d9      	lsls	r1, r3, #31
 800b496:	bf44      	itt	mi
 800b498:	f043 0320 	orrmi.w	r3, r3, #32
 800b49c:	6023      	strmi	r3, [r4, #0]
 800b49e:	b11d      	cbz	r5, 800b4a8 <_printf_i+0x19c>
 800b4a0:	2310      	movs	r3, #16
 800b4a2:	e7ad      	b.n	800b400 <_printf_i+0xf4>
 800b4a4:	4826      	ldr	r0, [pc, #152]	@ (800b540 <_printf_i+0x234>)
 800b4a6:	e7e9      	b.n	800b47c <_printf_i+0x170>
 800b4a8:	6823      	ldr	r3, [r4, #0]
 800b4aa:	f023 0320 	bic.w	r3, r3, #32
 800b4ae:	6023      	str	r3, [r4, #0]
 800b4b0:	e7f6      	b.n	800b4a0 <_printf_i+0x194>
 800b4b2:	4616      	mov	r6, r2
 800b4b4:	e7bd      	b.n	800b432 <_printf_i+0x126>
 800b4b6:	6833      	ldr	r3, [r6, #0]
 800b4b8:	6825      	ldr	r5, [r4, #0]
 800b4ba:	6961      	ldr	r1, [r4, #20]
 800b4bc:	1d18      	adds	r0, r3, #4
 800b4be:	6030      	str	r0, [r6, #0]
 800b4c0:	062e      	lsls	r6, r5, #24
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	d501      	bpl.n	800b4ca <_printf_i+0x1be>
 800b4c6:	6019      	str	r1, [r3, #0]
 800b4c8:	e002      	b.n	800b4d0 <_printf_i+0x1c4>
 800b4ca:	0668      	lsls	r0, r5, #25
 800b4cc:	d5fb      	bpl.n	800b4c6 <_printf_i+0x1ba>
 800b4ce:	8019      	strh	r1, [r3, #0]
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	6123      	str	r3, [r4, #16]
 800b4d4:	4616      	mov	r6, r2
 800b4d6:	e7bc      	b.n	800b452 <_printf_i+0x146>
 800b4d8:	6833      	ldr	r3, [r6, #0]
 800b4da:	1d1a      	adds	r2, r3, #4
 800b4dc:	6032      	str	r2, [r6, #0]
 800b4de:	681e      	ldr	r6, [r3, #0]
 800b4e0:	6862      	ldr	r2, [r4, #4]
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	f7f4 ff1b 	bl	8000320 <memchr>
 800b4ea:	b108      	cbz	r0, 800b4f0 <_printf_i+0x1e4>
 800b4ec:	1b80      	subs	r0, r0, r6
 800b4ee:	6060      	str	r0, [r4, #4]
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	6123      	str	r3, [r4, #16]
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4fa:	e7aa      	b.n	800b452 <_printf_i+0x146>
 800b4fc:	6923      	ldr	r3, [r4, #16]
 800b4fe:	4632      	mov	r2, r6
 800b500:	4649      	mov	r1, r9
 800b502:	4640      	mov	r0, r8
 800b504:	47d0      	blx	sl
 800b506:	3001      	adds	r0, #1
 800b508:	d0ad      	beq.n	800b466 <_printf_i+0x15a>
 800b50a:	6823      	ldr	r3, [r4, #0]
 800b50c:	079b      	lsls	r3, r3, #30
 800b50e:	d413      	bmi.n	800b538 <_printf_i+0x22c>
 800b510:	68e0      	ldr	r0, [r4, #12]
 800b512:	9b03      	ldr	r3, [sp, #12]
 800b514:	4298      	cmp	r0, r3
 800b516:	bfb8      	it	lt
 800b518:	4618      	movlt	r0, r3
 800b51a:	e7a6      	b.n	800b46a <_printf_i+0x15e>
 800b51c:	2301      	movs	r3, #1
 800b51e:	4632      	mov	r2, r6
 800b520:	4649      	mov	r1, r9
 800b522:	4640      	mov	r0, r8
 800b524:	47d0      	blx	sl
 800b526:	3001      	adds	r0, #1
 800b528:	d09d      	beq.n	800b466 <_printf_i+0x15a>
 800b52a:	3501      	adds	r5, #1
 800b52c:	68e3      	ldr	r3, [r4, #12]
 800b52e:	9903      	ldr	r1, [sp, #12]
 800b530:	1a5b      	subs	r3, r3, r1
 800b532:	42ab      	cmp	r3, r5
 800b534:	dcf2      	bgt.n	800b51c <_printf_i+0x210>
 800b536:	e7eb      	b.n	800b510 <_printf_i+0x204>
 800b538:	2500      	movs	r5, #0
 800b53a:	f104 0619 	add.w	r6, r4, #25
 800b53e:	e7f5      	b.n	800b52c <_printf_i+0x220>
 800b540:	0800b9dd 	.word	0x0800b9dd
 800b544:	0800b9ee 	.word	0x0800b9ee

0800b548 <memmove>:
 800b548:	4288      	cmp	r0, r1
 800b54a:	b510      	push	{r4, lr}
 800b54c:	eb01 0402 	add.w	r4, r1, r2
 800b550:	d902      	bls.n	800b558 <memmove+0x10>
 800b552:	4284      	cmp	r4, r0
 800b554:	4623      	mov	r3, r4
 800b556:	d807      	bhi.n	800b568 <memmove+0x20>
 800b558:	1e43      	subs	r3, r0, #1
 800b55a:	42a1      	cmp	r1, r4
 800b55c:	d008      	beq.n	800b570 <memmove+0x28>
 800b55e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b562:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b566:	e7f8      	b.n	800b55a <memmove+0x12>
 800b568:	4402      	add	r2, r0
 800b56a:	4601      	mov	r1, r0
 800b56c:	428a      	cmp	r2, r1
 800b56e:	d100      	bne.n	800b572 <memmove+0x2a>
 800b570:	bd10      	pop	{r4, pc}
 800b572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b57a:	e7f7      	b.n	800b56c <memmove+0x24>

0800b57c <_sbrk_r>:
 800b57c:	b538      	push	{r3, r4, r5, lr}
 800b57e:	4d06      	ldr	r5, [pc, #24]	@ (800b598 <_sbrk_r+0x1c>)
 800b580:	2300      	movs	r3, #0
 800b582:	4604      	mov	r4, r0
 800b584:	4608      	mov	r0, r1
 800b586:	602b      	str	r3, [r5, #0]
 800b588:	f7f6 ffd4 	bl	8002534 <_sbrk>
 800b58c:	1c43      	adds	r3, r0, #1
 800b58e:	d102      	bne.n	800b596 <_sbrk_r+0x1a>
 800b590:	682b      	ldr	r3, [r5, #0]
 800b592:	b103      	cbz	r3, 800b596 <_sbrk_r+0x1a>
 800b594:	6023      	str	r3, [r4, #0]
 800b596:	bd38      	pop	{r3, r4, r5, pc}
 800b598:	24000da8 	.word	0x24000da8

0800b59c <_realloc_r>:
 800b59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a0:	4607      	mov	r7, r0
 800b5a2:	4614      	mov	r4, r2
 800b5a4:	460d      	mov	r5, r1
 800b5a6:	b921      	cbnz	r1, 800b5b2 <_realloc_r+0x16>
 800b5a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5ac:	4611      	mov	r1, r2
 800b5ae:	f7ff bc5b 	b.w	800ae68 <_malloc_r>
 800b5b2:	b92a      	cbnz	r2, 800b5c0 <_realloc_r+0x24>
 800b5b4:	f7ff fbec 	bl	800ad90 <_free_r>
 800b5b8:	4625      	mov	r5, r4
 800b5ba:	4628      	mov	r0, r5
 800b5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c0:	f000 f81a 	bl	800b5f8 <_malloc_usable_size_r>
 800b5c4:	4284      	cmp	r4, r0
 800b5c6:	4606      	mov	r6, r0
 800b5c8:	d802      	bhi.n	800b5d0 <_realloc_r+0x34>
 800b5ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5ce:	d8f4      	bhi.n	800b5ba <_realloc_r+0x1e>
 800b5d0:	4621      	mov	r1, r4
 800b5d2:	4638      	mov	r0, r7
 800b5d4:	f7ff fc48 	bl	800ae68 <_malloc_r>
 800b5d8:	4680      	mov	r8, r0
 800b5da:	b908      	cbnz	r0, 800b5e0 <_realloc_r+0x44>
 800b5dc:	4645      	mov	r5, r8
 800b5de:	e7ec      	b.n	800b5ba <_realloc_r+0x1e>
 800b5e0:	42b4      	cmp	r4, r6
 800b5e2:	4622      	mov	r2, r4
 800b5e4:	4629      	mov	r1, r5
 800b5e6:	bf28      	it	cs
 800b5e8:	4632      	movcs	r2, r6
 800b5ea:	f7ff fbc3 	bl	800ad74 <memcpy>
 800b5ee:	4629      	mov	r1, r5
 800b5f0:	4638      	mov	r0, r7
 800b5f2:	f7ff fbcd 	bl	800ad90 <_free_r>
 800b5f6:	e7f1      	b.n	800b5dc <_realloc_r+0x40>

0800b5f8 <_malloc_usable_size_r>:
 800b5f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5fc:	1f18      	subs	r0, r3, #4
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	bfbc      	itt	lt
 800b602:	580b      	ldrlt	r3, [r1, r0]
 800b604:	18c0      	addlt	r0, r0, r3
 800b606:	4770      	bx	lr

0800b608 <_init>:
 800b608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60a:	bf00      	nop
 800b60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b60e:	bc08      	pop	{r3}
 800b610:	469e      	mov	lr, r3
 800b612:	4770      	bx	lr

0800b614 <_fini>:
 800b614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b616:	bf00      	nop
 800b618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b61a:	bc08      	pop	{r3}
 800b61c:	469e      	mov	lr, r3
 800b61e:	4770      	bx	lr
