// Seed: 234887166
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input wire id_3,
    output tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri0 id_10
);
  id_12(
      .id_0(id_3),
      .id_1(id_8),
      .id_2(id_1 - id_0++),
      .id_3(id_7 ? id_1 : 1),
      .id_4(id_6),
      .id_5(id_3)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output wand id_2,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input wand id_8
);
  assign id_5 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_5,
      id_5,
      id_6,
      id_4,
      id_7,
      id_1,
      id_7
  );
  assign modCall_1.id_4 = 0;
  tri  id_11 = id_6;
  wire id_12;
endmodule
