//===------------ VSUnit.cpp - Translate LLVM IR to VSUnit  -----*- C++ -*-===//
//
//                            The Verilog Backend
//
// Copyright: 2010 by Hongbin Zheng. all rights reserved.
// IMPORTANT: This software is supplied to you by Hongbin Zheng in consideration
// of your agreement to the following terms, and your use, installation, 
// modification or redistribution of this software constitutes acceptance
// of these terms.  If you do not agree with these terms, please do not use, 
// install, modify or redistribute this software. You may not redistribute, 
// install copy or modify this software without written permission from 
// Hongbin Zheng. 
//
//===----------------------------------------------------------------------===//
//
// This file implement the VSUnit class, which represent the basic atom
// operation in hardware.
//
//===----------------------------------------------------------------------===//

#include "VSUnit.h"
#include "SchedulingBase.h"
#include "ScheduleDOT.h"

#include "vtm/SystemInfo.h"
#include "vtm/MicroState.h"
#include "vtm/VFuncInfo.h"
#include "vtm/BitLevelInfo.h"



#include "llvm/Support/raw_ostream.h"

#define DEBUG_TYPE "vtm-sunit"
#include "llvm/Support/Debug.h"

using namespace llvm;


//===----------------------------------------------------------------------===//

static inline bool top_sort_finish(const VSUnit* LHS, const VSUnit* RHS) {
  if (LHS->getFinSlot() != RHS->getFinSlot())
    return LHS->getFinSlot() < RHS->getFinSlot();

  return LHS->getIdx() < RHS->getIdx();
}


void VSchedGraph::print(raw_ostream &OS) const {
  OS << "ScheduleGraph of " << MBB->getName() << '\n';
  for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end();
      I != E; ++I) {
    MachineInstr *Instr = I;
    switch (Instr->getOpcode()) {
    case VTM::Control:
    case VTM::Datapath:
      ucState(*Instr).print(OS);
      break;
    default:
      OS << "MI: ";
      Instr->print(OS);
      break;
    }
  }
}

void VSchedGraph::dump() const {
  print(dbgs());
}


bool llvm::VSchedGraph::trySetLoopOp(VTFInfo &VTID) {
  assert(VTID->isTerminator() && "Bad instruction!");

  if (VTID->getOpcode() != VTM::VOpToState) return false;

  if (VTID.get().getOperand(1).getMBB() != MBB) return false;

  // Ok, remember this instruction as self enable.
  LoopOp.setPointer(&VTID.get());
  return true;
}

static SchedulingBase *createLinearScheduler(VSchedGraph &G) {
  MachineFunction *F = G.getMachineBasicBlock()->getParent();
  const ConstraintsInfo &I = F->getInfo<VFuncInfo>()->getConstraints();

  switch (I.getScheduleAlgorithm()) {
  case ConstraintsInfo::FDS:   return new FDScheduler(G);
  case ConstraintsInfo::FDLS:  return new FDListScheduler(G);
  case ConstraintsInfo::ILP:   return new ILPScheduler(G);
  }
  return 0;
}

static SchedulingBase *createLoopScheduler(VSchedGraph &G) {
  MachineFunction *F = G.getMachineBasicBlock()->getParent();
  const ConstraintsInfo &I = F->getInfo<VFuncInfo>()->getConstraints();
  if (I.getPipeLineAlgorithm() == ConstraintsInfo::IMS)
    return new IteractiveModuloScheduling(G);
  
  return createLinearScheduler(G);
}


void VSchedGraph::schedule() {
  if (enablePipeLine())
    scheduleLoop();
  else
    scheduleLinear();
}


void VSchedGraph::scheduleLinear() {
  OwningPtr<SchedulingBase> Scheduler(createLinearScheduler(*this));

  while (!Scheduler->scheduleState())
    Scheduler->lengthenCriticalPath();

  DEBUG(Scheduler->dumpTimeFrame());
}

unsigned VSchedGraph::computeResMII() {
  std::map<FuncUnitId, unsigned> TotalResUsage;
  for (VSchedGraph::iterator I = begin(), E = end(); I != E; ++I) {
    VSUnit *SU = *I;
    if (SU->getFUId().isTrivial()) continue;

    ++TotalResUsage[SU->getFUId()];
  }

  unsigned MaxResII = 0;
  typedef std::map<FuncUnitId, unsigned>::iterator UsageIt;
  for (UsageIt I = TotalResUsage.begin(), E = TotalResUsage.end(); I != E; ++I){
    MaxResII = std::max(MaxResII,
      I->second / I->first.getTotalFUs());
  }
  DEBUG(dbgs() << "ResMII: " << MaxResII << '\n');
  return MaxResII;
}

unsigned VSchedGraph::computeMII() {
  unsigned RecMII = computeRecMII();
  unsigned ResMII = computeResMII();
  return std::max(RecMII, ResMII);
}

void VSchedGraph::scheduleLoop() {
  OwningPtr<SchedulingBase> Scheduler(createLoopScheduler(*this));
  unsigned II = computeMII();

  DEBUG(dbgs() << "MII: " << II << "...");
  // Ensure us can schedule the critical path.
  while (!Scheduler->scheduleCriticalPath(true))
    Scheduler->lengthenCriticalPath();

  Scheduler->setMII(II);
  while (!Scheduler->scheduleCriticalPath(true))
    Scheduler->increaseMII();

  // The point of current solution.
  typedef std::pair<unsigned, unsigned> SolutionPoint;
  SolutionPoint CurPoint
    = std::make_pair(Scheduler->getMII(), Scheduler->getCriticalPathLength());
  SmallVector<SolutionPoint, 3> NextPoints;

  double lastReq = 1e9;

  while (!Scheduler->scheduleState()) {
    double CurReq = Scheduler->getExtraResReq();
    if (lastReq > CurReq) {
      CurPoint = std::make_pair(Scheduler->getMII(),
        Scheduler->getCriticalPathLength());
      lastReq = CurReq;
      NextPoints.clear();
    }

    if (NextPoints.empty()) {
      NextPoints.push_back(std::make_pair(CurPoint.first + 1, CurPoint.second  + 1));
      if (Scheduler->getCriticalPathLength() >= Scheduler->getMII())
        NextPoints.push_back(std::make_pair(CurPoint.first + 1, CurPoint.second));
      NextPoints.push_back(std::make_pair(CurPoint.first, CurPoint.second  + 1));
      // Add both by default.
      CurPoint = std::make_pair(CurPoint.first + 1, CurPoint.second  + 1);
    }

    Scheduler->setMII(NextPoints.back().first);
    Scheduler->setCriticalPathLength(NextPoints.back().second);
    NextPoints.pop_back();
  }
  DEBUG(dbgs() << "SchedII: " << Scheduler->getMII()
               << " Latency: " << getTotalSlot() << '\n');
  unsigned FinalII = Scheduler->getMII();
  VSUnit *LoopOp = getLoopOp();
  assert(LoopOp && "Where is Loop op?");
  // Get finish slot?
  assert(LoopOp->getSlot() <= getStartSlot() + FinalII
         && "Loop can not restart in time!");

  // Ditry Hack: Fix the schedule of loop op.
  LoopOp->resetSchedule();
  LoopOp->scheduledTo(getStartSlot() + FinalII);
}

void VSchedGraph::viewGraph() {
  ViewGraph(this, this->getMachineBasicBlock()->getName());
}

//===----------------------------------------------------------------------===//

void VSUnit::dump() const {
  print(dbgs());
  dbgs() << '\n';
}

void VDMemDep::print(raw_ostream &OS) const {

}

void VDCtrlDep::print(raw_ostream &OS) const {
}

void VDValDep::print(raw_ostream &OS) const {
}

unsigned VSUnit::getOpcode() const {
  if (MachineInstr *I =getFirstInstr())
    return I->getOpcode();

  return VTM::INSTRUCTION_LIST_END;
}

void VSUnit::scheduledTo(unsigned slot) {
  assert(slot && "Can not schedule to slot 0!");
  SchedSlot = slot;
}

void VSUnit::dropAllReferences() {
  for (dep_iterator I = dep_begin(), E = dep_end(); I != E; ++I)
    I->removeFromList(this);
}

void VSUnit::replaceAllUseBy(VSUnit *A) {
  while (!use_empty()) {
    VSUnit *U = use_back();

    U->setDep(U->getDepIt(this), A);
  }
}

VFUs::FUTypes VSUnit::getFUType() const {
  if (MachineInstr *Instr = getFirstInstr())
    return VTFInfo(*Instr).getFUType();

  return VFUs::Trivial;
}

void VSUnit::print(raw_ostream &OS) const {
  OS << "[" << getIdx() << "] ";

  for (const_instr_iterator I = instr_begin(), E = instr_end(); I != E; ++I) {
    MachineInstr *Instr = *I;

    VTFInfo VTID = *Instr;
    OS << Instr->getDesc().getName() << '\n';
    DEBUG(OS << *Instr << '\n');
  }

  OS << getFUId() << "\nAt slot: " << getSlot();
}
