INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Katelyn Temp/Documents/GitHub/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Single_cycle_core_TB_VHDL'
