
EngineAutomaticTransmissionController_BareMetal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a034  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c70  0800a168  0800a168  0001a168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdd8  0800bdd8  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  0800bdd8  0800bdd8  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bdd8  0800bdd8  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdd8  0800bdd8  0001bdd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bddc  0800bddc  0001bddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800bde0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f4  20000200  0800bfe0  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000bf4  0800bfe0  00020bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY
 13 .debug_info   000048bb  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001752  00000000  00000000  00024b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004d8  00000000  00000000  00026280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000351  00000000  00000000  00026758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004659  00000000  00000000  00026aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007c08  00000000  00000000  0002b102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000c7a6  00000000  00000000  00032d0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002854  00000000  00000000  0003f4b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  00041d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000200 	.word	0x20000200
 800014c:	00000000 	.word	0x00000000
 8000150:	0800a14c 	.word	0x0800a14c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000204 	.word	0x20000204
 800016c:	0800a14c 	.word	0x0800a14c

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_d2f>:
 8000ae8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af0:	bf24      	itt	cs
 8000af2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afa:	d90d      	bls.n	8000b18 <__aeabi_d2f+0x30>
 8000afc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b10:	bf08      	it	eq
 8000b12:	f020 0001 	biceq.w	r0, r0, #1
 8000b16:	4770      	bx	lr
 8000b18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b1c:	d121      	bne.n	8000b62 <__aeabi_d2f+0x7a>
 8000b1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b22:	bfbc      	itt	lt
 8000b24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	4770      	bxlt	lr
 8000b2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b32:	f1c2 0218 	rsb	r2, r2, #24
 8000b36:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b42:	bf18      	it	ne
 8000b44:	f040 0001 	orrne.w	r0, r0, #1
 8000b48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b54:	ea40 000c 	orr.w	r0, r0, ip
 8000b58:	fa23 f302 	lsr.w	r3, r3, r2
 8000b5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b60:	e7cc      	b.n	8000afc <__aeabi_d2f+0x14>
 8000b62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b66:	d107      	bne.n	8000b78 <__aeabi_d2f+0x90>
 8000b68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b6c:	bf1e      	ittt	ne
 8000b6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b76:	4770      	bxne	lr
 8000b78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_frsub>:
 8000b88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	e002      	b.n	8000b94 <__addsf3>
 8000b8e:	bf00      	nop

08000b90 <__aeabi_fsub>:
 8000b90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b94 <__addsf3>:
 8000b94:	0042      	lsls	r2, r0, #1
 8000b96:	bf1f      	itttt	ne
 8000b98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b9c:	ea92 0f03 	teqne	r2, r3
 8000ba0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ba4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba8:	d06a      	beq.n	8000c80 <__addsf3+0xec>
 8000baa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bb2:	bfc1      	itttt	gt
 8000bb4:	18d2      	addgt	r2, r2, r3
 8000bb6:	4041      	eorgt	r1, r0
 8000bb8:	4048      	eorgt	r0, r1
 8000bba:	4041      	eorgt	r1, r0
 8000bbc:	bfb8      	it	lt
 8000bbe:	425b      	neglt	r3, r3
 8000bc0:	2b19      	cmp	r3, #25
 8000bc2:	bf88      	it	hi
 8000bc4:	4770      	bxhi	lr
 8000bc6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bda:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bde:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4249      	negne	r1, r1
 8000be6:	ea92 0f03 	teq	r2, r3
 8000bea:	d03f      	beq.n	8000c6c <__addsf3+0xd8>
 8000bec:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bf4:	eb10 000c 	adds.w	r0, r0, ip
 8000bf8:	f1c3 0320 	rsb	r3, r3, #32
 8000bfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000c00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c04:	d502      	bpl.n	8000c0c <__addsf3+0x78>
 8000c06:	4249      	negs	r1, r1
 8000c08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c10:	d313      	bcc.n	8000c3a <__addsf3+0xa6>
 8000c12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c16:	d306      	bcc.n	8000c26 <__addsf3+0x92>
 8000c18:	0840      	lsrs	r0, r0, #1
 8000c1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c1e:	f102 0201 	add.w	r2, r2, #1
 8000c22:	2afe      	cmp	r2, #254	; 0xfe
 8000c24:	d251      	bcs.n	8000cca <__addsf3+0x136>
 8000c26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c2e:	bf08      	it	eq
 8000c30:	f020 0001 	biceq.w	r0, r0, #1
 8000c34:	ea40 0003 	orr.w	r0, r0, r3
 8000c38:	4770      	bx	lr
 8000c3a:	0049      	lsls	r1, r1, #1
 8000c3c:	eb40 0000 	adc.w	r0, r0, r0
 8000c40:	3a01      	subs	r2, #1
 8000c42:	bf28      	it	cs
 8000c44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c48:	d2ed      	bcs.n	8000c26 <__addsf3+0x92>
 8000c4a:	fab0 fc80 	clz	ip, r0
 8000c4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c52:	ebb2 020c 	subs.w	r2, r2, ip
 8000c56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c5a:	bfaa      	itet	ge
 8000c5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c60:	4252      	neglt	r2, r2
 8000c62:	4318      	orrge	r0, r3
 8000c64:	bfbc      	itt	lt
 8000c66:	40d0      	lsrlt	r0, r2
 8000c68:	4318      	orrlt	r0, r3
 8000c6a:	4770      	bx	lr
 8000c6c:	f092 0f00 	teq	r2, #0
 8000c70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c74:	bf06      	itte	eq
 8000c76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c7a:	3201      	addeq	r2, #1
 8000c7c:	3b01      	subne	r3, #1
 8000c7e:	e7b5      	b.n	8000bec <__addsf3+0x58>
 8000c80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c88:	bf18      	it	ne
 8000c8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c8e:	d021      	beq.n	8000cd4 <__addsf3+0x140>
 8000c90:	ea92 0f03 	teq	r2, r3
 8000c94:	d004      	beq.n	8000ca0 <__addsf3+0x10c>
 8000c96:	f092 0f00 	teq	r2, #0
 8000c9a:	bf08      	it	eq
 8000c9c:	4608      	moveq	r0, r1
 8000c9e:	4770      	bx	lr
 8000ca0:	ea90 0f01 	teq	r0, r1
 8000ca4:	bf1c      	itt	ne
 8000ca6:	2000      	movne	r0, #0
 8000ca8:	4770      	bxne	lr
 8000caa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cae:	d104      	bne.n	8000cba <__addsf3+0x126>
 8000cb0:	0040      	lsls	r0, r0, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cb8:	4770      	bx	lr
 8000cba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cbe:	bf3c      	itt	cc
 8000cc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bxcc	lr
 8000cc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd2:	4770      	bx	lr
 8000cd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cd8:	bf16      	itet	ne
 8000cda:	4608      	movne	r0, r1
 8000cdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce0:	4601      	movne	r1, r0
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	bf06      	itte	eq
 8000ce6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cea:	ea90 0f01 	teqeq	r0, r1
 8000cee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cf2:	4770      	bx	lr

08000cf4 <__aeabi_ui2f>:
 8000cf4:	f04f 0300 	mov.w	r3, #0
 8000cf8:	e004      	b.n	8000d04 <__aeabi_i2f+0x8>
 8000cfa:	bf00      	nop

08000cfc <__aeabi_i2f>:
 8000cfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d00:	bf48      	it	mi
 8000d02:	4240      	negmi	r0, r0
 8000d04:	ea5f 0c00 	movs.w	ip, r0
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d10:	4601      	mov	r1, r0
 8000d12:	f04f 0000 	mov.w	r0, #0
 8000d16:	e01c      	b.n	8000d52 <__aeabi_l2f+0x2a>

08000d18 <__aeabi_ul2f>:
 8000d18:	ea50 0201 	orrs.w	r2, r0, r1
 8000d1c:	bf08      	it	eq
 8000d1e:	4770      	bxeq	lr
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	e00a      	b.n	8000d3c <__aeabi_l2f+0x14>
 8000d26:	bf00      	nop

08000d28 <__aeabi_l2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__aeabi_l2f+0x14>
 8000d36:	4240      	negs	r0, r0
 8000d38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3c:	ea5f 0c01 	movs.w	ip, r1
 8000d40:	bf02      	ittt	eq
 8000d42:	4684      	moveq	ip, r0
 8000d44:	4601      	moveq	r1, r0
 8000d46:	2000      	moveq	r0, #0
 8000d48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d4c:	bf08      	it	eq
 8000d4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d56:	fabc f28c 	clz	r2, ip
 8000d5a:	3a08      	subs	r2, #8
 8000d5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d60:	db10      	blt.n	8000d84 <__aeabi_l2f+0x5c>
 8000d62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d66:	4463      	add	r3, ip
 8000d68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d74:	fa20 f202 	lsr.w	r2, r0, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	f020 0001 	biceq.w	r0, r0, #1
 8000d82:	4770      	bx	lr
 8000d84:	f102 0220 	add.w	r2, r2, #32
 8000d88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d94:	fa21 f202 	lsr.w	r2, r1, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_fmul>:
 8000da4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000da8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dac:	bf1e      	ittt	ne
 8000dae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000db2:	ea92 0f0c 	teqne	r2, ip
 8000db6:	ea93 0f0c 	teqne	r3, ip
 8000dba:	d06f      	beq.n	8000e9c <__aeabi_fmul+0xf8>
 8000dbc:	441a      	add	r2, r3
 8000dbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000dc2:	0240      	lsls	r0, r0, #9
 8000dc4:	bf18      	it	ne
 8000dc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dca:	d01e      	beq.n	8000e0a <__aeabi_fmul+0x66>
 8000dcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000ddc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000de4:	bf3e      	ittt	cc
 8000de6:	0049      	lslcc	r1, r1, #1
 8000de8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dec:	005b      	lslcc	r3, r3, #1
 8000dee:	ea40 0001 	orr.w	r0, r0, r1
 8000df2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000df6:	2afd      	cmp	r2, #253	; 0xfd
 8000df8:	d81d      	bhi.n	8000e36 <__aeabi_fmul+0x92>
 8000dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e02:	bf08      	it	eq
 8000e04:	f020 0001 	biceq.w	r0, r0, #1
 8000e08:	4770      	bx	lr
 8000e0a:	f090 0f00 	teq	r0, #0
 8000e0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e12:	bf08      	it	eq
 8000e14:	0249      	lsleq	r1, r1, #9
 8000e16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e1e:	3a7f      	subs	r2, #127	; 0x7f
 8000e20:	bfc2      	ittt	gt
 8000e22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e2a:	4770      	bxgt	lr
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	3a01      	subs	r2, #1
 8000e36:	dc5d      	bgt.n	8000ef4 <__aeabi_fmul+0x150>
 8000e38:	f112 0f19 	cmn.w	r2, #25
 8000e3c:	bfdc      	itt	le
 8000e3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e42:	4770      	bxle	lr
 8000e44:	f1c2 0200 	rsb	r2, r2, #0
 8000e48:	0041      	lsls	r1, r0, #1
 8000e4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e4e:	f1c2 0220 	rsb	r2, r2, #32
 8000e52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e5a:	f140 0000 	adc.w	r0, r0, #0
 8000e5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e62:	bf08      	it	eq
 8000e64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e68:	4770      	bx	lr
 8000e6a:	f092 0f00 	teq	r2, #0
 8000e6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e72:	bf02      	ittt	eq
 8000e74:	0040      	lsleq	r0, r0, #1
 8000e76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e7a:	3a01      	subeq	r2, #1
 8000e7c:	d0f9      	beq.n	8000e72 <__aeabi_fmul+0xce>
 8000e7e:	ea40 000c 	orr.w	r0, r0, ip
 8000e82:	f093 0f00 	teq	r3, #0
 8000e86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0049      	lsleq	r1, r1, #1
 8000e8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e92:	3b01      	subeq	r3, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xe6>
 8000e96:	ea41 010c 	orr.w	r1, r1, ip
 8000e9a:	e78f      	b.n	8000dbc <__aeabi_fmul+0x18>
 8000e9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	bf18      	it	ne
 8000ea6:	ea93 0f0c 	teqne	r3, ip
 8000eaa:	d00a      	beq.n	8000ec2 <__aeabi_fmul+0x11e>
 8000eac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000eb0:	bf18      	it	ne
 8000eb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eb6:	d1d8      	bne.n	8000e6a <__aeabi_fmul+0xc6>
 8000eb8:	ea80 0001 	eor.w	r0, r0, r1
 8000ebc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	bf17      	itett	ne
 8000ec8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ecc:	4608      	moveq	r0, r1
 8000ece:	f091 0f00 	teqne	r1, #0
 8000ed2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ed6:	d014      	beq.n	8000f02 <__aeabi_fmul+0x15e>
 8000ed8:	ea92 0f0c 	teq	r2, ip
 8000edc:	d101      	bne.n	8000ee2 <__aeabi_fmul+0x13e>
 8000ede:	0242      	lsls	r2, r0, #9
 8000ee0:	d10f      	bne.n	8000f02 <__aeabi_fmul+0x15e>
 8000ee2:	ea93 0f0c 	teq	r3, ip
 8000ee6:	d103      	bne.n	8000ef0 <__aeabi_fmul+0x14c>
 8000ee8:	024b      	lsls	r3, r1, #9
 8000eea:	bf18      	it	ne
 8000eec:	4608      	movne	r0, r1
 8000eee:	d108      	bne.n	8000f02 <__aeabi_fmul+0x15e>
 8000ef0:	ea80 0001 	eor.w	r0, r0, r1
 8000ef4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ef8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f00:	4770      	bx	lr
 8000f02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f0a:	4770      	bx	lr

08000f0c <__aeabi_fdiv>:
 8000f0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f14:	bf1e      	ittt	ne
 8000f16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f1a:	ea92 0f0c 	teqne	r2, ip
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d069      	beq.n	8000ff8 <__aeabi_fdiv+0xec>
 8000f24:	eba2 0203 	sub.w	r2, r2, r3
 8000f28:	ea80 0c01 	eor.w	ip, r0, r1
 8000f2c:	0249      	lsls	r1, r1, #9
 8000f2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f32:	d037      	beq.n	8000fa4 <__aeabi_fdiv+0x98>
 8000f34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f44:	428b      	cmp	r3, r1
 8000f46:	bf38      	it	cc
 8000f48:	005b      	lslcc	r3, r3, #1
 8000f4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f52:	428b      	cmp	r3, r1
 8000f54:	bf24      	itt	cs
 8000f56:	1a5b      	subcs	r3, r3, r1
 8000f58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f60:	bf24      	itt	cs
 8000f62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f6e:	bf24      	itt	cs
 8000f70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f7c:	bf24      	itt	cs
 8000f7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	bf18      	it	ne
 8000f8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f8e:	d1e0      	bne.n	8000f52 <__aeabi_fdiv+0x46>
 8000f90:	2afd      	cmp	r2, #253	; 0xfd
 8000f92:	f63f af50 	bhi.w	8000e36 <__aeabi_fmul+0x92>
 8000f96:	428b      	cmp	r3, r1
 8000f98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fa8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fac:	327f      	adds	r2, #127	; 0x7f
 8000fae:	bfc2      	ittt	gt
 8000fb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fb8:	4770      	bxgt	lr
 8000fba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fbe:	f04f 0300 	mov.w	r3, #0
 8000fc2:	3a01      	subs	r2, #1
 8000fc4:	e737      	b.n	8000e36 <__aeabi_fmul+0x92>
 8000fc6:	f092 0f00 	teq	r2, #0
 8000fca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fce:	bf02      	ittt	eq
 8000fd0:	0040      	lsleq	r0, r0, #1
 8000fd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fd6:	3a01      	subeq	r2, #1
 8000fd8:	d0f9      	beq.n	8000fce <__aeabi_fdiv+0xc2>
 8000fda:	ea40 000c 	orr.w	r0, r0, ip
 8000fde:	f093 0f00 	teq	r3, #0
 8000fe2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0049      	lsleq	r1, r1, #1
 8000fea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fee:	3b01      	subeq	r3, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xda>
 8000ff2:	ea41 010c 	orr.w	r1, r1, ip
 8000ff6:	e795      	b.n	8000f24 <__aeabi_fdiv+0x18>
 8000ff8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ffc:	ea92 0f0c 	teq	r2, ip
 8001000:	d108      	bne.n	8001014 <__aeabi_fdiv+0x108>
 8001002:	0242      	lsls	r2, r0, #9
 8001004:	f47f af7d 	bne.w	8000f02 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	f47f af70 	bne.w	8000ef0 <__aeabi_fmul+0x14c>
 8001010:	4608      	mov	r0, r1
 8001012:	e776      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001014:	ea93 0f0c 	teq	r3, ip
 8001018:	d104      	bne.n	8001024 <__aeabi_fdiv+0x118>
 800101a:	024b      	lsls	r3, r1, #9
 800101c:	f43f af4c 	beq.w	8000eb8 <__aeabi_fmul+0x114>
 8001020:	4608      	mov	r0, r1
 8001022:	e76e      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001024:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001028:	bf18      	it	ne
 800102a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800102e:	d1ca      	bne.n	8000fc6 <__aeabi_fdiv+0xba>
 8001030:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001034:	f47f af5c 	bne.w	8000ef0 <__aeabi_fmul+0x14c>
 8001038:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800103c:	f47f af3c 	bne.w	8000eb8 <__aeabi_fmul+0x114>
 8001040:	e75f      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001042:	bf00      	nop

08001044 <__aeabi_f2iz>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30f      	bcc.n	800106e <__aeabi_f2iz+0x2a>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d90d      	bls.n	8001074 <__aeabi_f2iz+0x30>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001064:	fa23 f002 	lsr.w	r0, r3, r2
 8001068:	bf18      	it	ne
 800106a:	4240      	negne	r0, r0
 800106c:	4770      	bx	lr
 800106e:	f04f 0000 	mov.w	r0, #0
 8001072:	4770      	bx	lr
 8001074:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001078:	d101      	bne.n	800107e <__aeabi_f2iz+0x3a>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	d105      	bne.n	800108a <__aeabi_f2iz+0x46>
 800107e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001082:	bf08      	it	eq
 8001084:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001088:	4770      	bx	lr
 800108a:	f04f 0000 	mov.w	r0, #0
 800108e:	4770      	bx	lr

08001090 <__aeabi_d2lz>:
 8001090:	b538      	push	{r3, r4, r5, lr}
 8001092:	4605      	mov	r5, r0
 8001094:	460c      	mov	r4, r1
 8001096:	2200      	movs	r2, #0
 8001098:	2300      	movs	r3, #0
 800109a:	4628      	mov	r0, r5
 800109c:	4621      	mov	r1, r4
 800109e:	f7ff fc9d 	bl	80009dc <__aeabi_dcmplt>
 80010a2:	b928      	cbnz	r0, 80010b0 <__aeabi_d2lz+0x20>
 80010a4:	4628      	mov	r0, r5
 80010a6:	4621      	mov	r1, r4
 80010a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010ac:	f000 b80a 	b.w	80010c4 <__aeabi_d2ulz>
 80010b0:	4628      	mov	r0, r5
 80010b2:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80010b6:	f000 f805 	bl	80010c4 <__aeabi_d2ulz>
 80010ba:	4240      	negs	r0, r0
 80010bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010c0:	bd38      	pop	{r3, r4, r5, pc}
 80010c2:	bf00      	nop

080010c4 <__aeabi_d2ulz>:
 80010c4:	b5d0      	push	{r4, r6, r7, lr}
 80010c6:	2200      	movs	r2, #0
 80010c8:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <__aeabi_d2ulz+0x34>)
 80010ca:	4606      	mov	r6, r0
 80010cc:	460f      	mov	r7, r1
 80010ce:	f7ff fa13 	bl	80004f8 <__aeabi_dmul>
 80010d2:	f7ff fce9 	bl	8000aa8 <__aeabi_d2uiz>
 80010d6:	4604      	mov	r4, r0
 80010d8:	f7ff f994 	bl	8000404 <__aeabi_ui2d>
 80010dc:	2200      	movs	r2, #0
 80010de:	4b07      	ldr	r3, [pc, #28]	; (80010fc <__aeabi_d2ulz+0x38>)
 80010e0:	f7ff fa0a 	bl	80004f8 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4630      	mov	r0, r6
 80010ea:	4639      	mov	r1, r7
 80010ec:	f7ff f84c 	bl	8000188 <__aeabi_dsub>
 80010f0:	f7ff fcda 	bl	8000aa8 <__aeabi_d2uiz>
 80010f4:	4621      	mov	r1, r4
 80010f6:	bdd0      	pop	{r4, r6, r7, pc}
 80010f8:	3df00000 	.word	0x3df00000
 80010fc:	41f00000 	.word	0x41f00000

08001100 <USER_ADC_Init>:
#include "GPIO.h"

// Initialize ADC

void USER_ADC_Init( uint8_t ADC )
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
  RCC->CFGR	|=	RCC_CFGR_ADCPRE;       		// Adjust ADC input clock
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <USER_ADC_Init+0xb8>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	4a2a      	ldr	r2, [pc, #168]	; (80011b8 <USER_ADC_Init+0xb8>)
 8001110:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001114:	6053      	str	r3, [r2, #4]
  USER_GPIO_Define(PORTA, 0, INP, INP_AN);		// Pin PA0 as analog input
 8001116:	2300      	movs	r3, #0
 8001118:	2200      	movs	r2, #0
 800111a:	2100      	movs	r1, #0
 800111c:	2000      	movs	r0, #0
 800111e:	f000 fff1 	bl	8002104 <USER_GPIO_Define>

  if( ADC == 0 )
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d142      	bne.n	80011ae <USER_ADC_Init+0xae>
  {
    RCC->APB2ENR	|=	RCC_APB2ENR_ADC1EN;	// ADC1 clock enable
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <USER_ADC_Init+0xb8>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	4a22      	ldr	r2, [pc, #136]	; (80011b8 <USER_ADC_Init+0xb8>)
 800112e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001132:	6193      	str	r3, [r2, #24]

    ADC1->CR1		&=	~(ADC_CR1_DUALMOD);	// Step 1 - Select independent mode
 8001134:	4b21      	ldr	r3, [pc, #132]	; (80011bc <USER_ADC_Init+0xbc>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	4a20      	ldr	r2, [pc, #128]	; (80011bc <USER_ADC_Init+0xbc>)
 800113a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800113e:	6053      	str	r3, [r2, #4]
    ADC1->CR2		|=	ADC_CR2_CONT;		// Step 2 - Select conversion mode
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <USER_ADC_Init+0xbc>)
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	4a1d      	ldr	r2, [pc, #116]	; (80011bc <USER_ADC_Init+0xbc>)
 8001146:	f043 0302 	orr.w	r3, r3, #2
 800114a:	6093      	str	r3, [r2, #8]
    ADC1->CR2		&= 	~(ADC_CR2_ALIGN);	//	and format for ADC result
 800114c:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <USER_ADC_Init+0xbc>)
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	4a1a      	ldr	r2, [pc, #104]	; (80011bc <USER_ADC_Init+0xbc>)
 8001152:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001156:	6093      	str	r3, [r2, #8]
    ADC1->SMPR2		&= 	~(ADC_SMPR2_SMP0);	// Step 3 - Select the sample time for the
 8001158:	4b18      	ldr	r3, [pc, #96]	; (80011bc <USER_ADC_Init+0xbc>)
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	4a17      	ldr	r2, [pc, #92]	; (80011bc <USER_ADC_Init+0xbc>)
 800115e:	f023 0307 	bic.w	r3, r3, #7
 8001162:	6113      	str	r3, [r2, #16]
							//	ADC channel
    ADC1->SQR1		&= 	~(ADC_SQR1_L);		// Step 4 - Select the sequence and number of
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <USER_ADC_Init+0xbc>)
 8001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001168:	4a14      	ldr	r2, [pc, #80]	; (80011bc <USER_ADC_Init+0xbc>)
 800116a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800116e:	62d3      	str	r3, [r2, #44]	; 0x2c
							//	conversions for the ADC regular channels
    ADC1->SQR3		&= 	~(ADC_SQR3_SQ1);	// Step 5 - Select the channel for the first ADC
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <USER_ADC_Init+0xbc>)
 8001172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001174:	4a11      	ldr	r2, [pc, #68]	; (80011bc <USER_ADC_Init+0xbc>)
 8001176:	f023 031f 	bic.w	r3, r3, #31
 800117a:	6353      	str	r3, [r2, #52]	; 0x34
							//	conversion
    ADC1->CR2		|=	ADC_CR2_ADON;		// Step 6 - Enable the ADC module
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <USER_ADC_Init+0xbc>)
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	4a0e      	ldr	r2, [pc, #56]	; (80011bc <USER_ADC_Init+0xbc>)
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	6093      	str	r3, [r2, #8]
    ADC1->CR2		|=	ADC_CR2_CAL;		// Step 7 - Perform a calibration after
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <USER_ADC_Init+0xbc>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <USER_ADC_Init+0xbc>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	6093      	str	r3, [r2, #8]
							// 	each power-up
    while ( ADC1->CR2 & ADC_CR2_CAL );			// Step 8 - Wait until the bit is reset by
 8001194:	bf00      	nop
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <USER_ADC_Init+0xbc>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 0304 	and.w	r3, r3, #4
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1f9      	bne.n	8001196 <USER_ADC_Init+0x96>
							//	hardware after calibration is complete
    ADC1->CR2		|=	ADC_CR2_ADON;		// Step 9 - Start conversion
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <USER_ADC_Init+0xbc>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	4a05      	ldr	r2, [pc, #20]	; (80011bc <USER_ADC_Init+0xbc>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	6093      	str	r3, [r2, #8]
  }
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40012400 	.word	0x40012400

080011c0 <USER_ADC_Convert>:

// Convert Analog value to Digital using ADC

uint16_t USER_ADC_Convert( uint8_t ADC )
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  if( ADC == 0 )
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d10a      	bne.n	80011e6 <USER_ADC_Convert+0x26>
  {
    while( !( ADC1->SR & ADC_SR_EOC ) );		// Wait for end of conversion
 80011d0:	bf00      	nop
 80011d2:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <USER_ADC_Convert+0x34>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d0f9      	beq.n	80011d2 <USER_ADC_Convert+0x12>
    return ADC1->DR;
 80011de:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <USER_ADC_Convert+0x34>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	e000      	b.n	80011e8 <USER_ADC_Convert+0x28>
  }

  return 0;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40012400 	.word	0x40012400

080011f8 <scaleVoltageValue>:

// Scale ADC read voltage value to a range of 0 to 100

float scaleVoltageValue( float voltageValue, float min, float max )
{ 
 80011f8:	b590      	push	{r4, r7, lr}
 80011fa:	b087      	sub	sp, #28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
  float normalizedVoltageValue = (voltageValue - min) / (max - min) * 100;
 8001204:	68b9      	ldr	r1, [r7, #8]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff fcc2 	bl	8000b90 <__aeabi_fsub>
 800120c:	4603      	mov	r3, r0
 800120e:	461c      	mov	r4, r3
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fcbc 	bl	8000b90 <__aeabi_fsub>
 8001218:	4603      	mov	r3, r0
 800121a:	4619      	mov	r1, r3
 800121c:	4620      	mov	r0, r4
 800121e:	f7ff fe75 	bl	8000f0c <__aeabi_fdiv>
 8001222:	4603      	mov	r3, r0
 8001224:	4905      	ldr	r1, [pc, #20]	; (800123c <scaleVoltageValue+0x44>)
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff fdbc 	bl	8000da4 <__aeabi_fmul>
 800122c:	4603      	mov	r3, r0
 800122e:	617b      	str	r3, [r7, #20]
  return normalizedVoltageValue;
 8001230:	697b      	ldr	r3, [r7, #20]
}
 8001232:	4618      	mov	r0, r3
 8001234:	371c      	adds	r7, #28
 8001236:	46bd      	mov	sp, r7
 8001238:	bd90      	pop	{r4, r7, pc}
 800123a:	bf00      	nop
 800123c:	42c80000 	.word	0x42c80000

08001240 <look2_binlxpw>:
/* Forward declaration for local functions */
static void EngTrModel_gear_state(const int32_T *sfEvent);
real_T look2_binlxpw(real_T u0, real_T u1, const real_T bp0[], const real_T bp1[],
                     const real_T table[], const uint32_T maxIndex[], uint32_T
                     stride)
{
 8001240:	b5b0      	push	{r4, r5, r7, lr}
 8001242:	b092      	sub	sp, #72	; 0x48
 8001244:	af00      	add	r7, sp, #0
 8001246:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800124a:	e9c7 2300 	strd	r2, r3, [r7]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 800124e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001258:	f7ff fbca 	bl	80009f0 <__aeabi_dcmple>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d020      	beq.n	80012a4 <look2_binlxpw+0x64>
    iLeft = 0U;
 8001262:	2300      	movs	r3, #0
 8001264:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 8001266:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001270:	f7fe ff8a 	bl	8000188 <__aeabi_dsub>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4614      	mov	r4, r2
 800127a:	461d      	mov	r5, r3
 800127c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800127e:	3308      	adds	r3, #8
 8001280:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001284:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128a:	f7fe ff7d 	bl	8000188 <__aeabi_dsub>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4620      	mov	r0, r4
 8001294:	4629      	mov	r1, r5
 8001296:	f7ff fa59 	bl	800074c <__aeabi_ddiv>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80012a2:	e08e      	b.n	80013c2 <look2_binlxpw+0x182>
  } else if (u0 < bp0[maxIndex[0U]]) {
 80012a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80012ac:	4413      	add	r3, r2
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012b6:	f7ff fb91 	bl	80009dc <__aeabi_dcmplt>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d04d      	beq.n	800135c <look2_binlxpw+0x11c>
    /* Binary Search */
    bpIdx = maxIndex[0U] >> 1U;
 80012c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	085b      	lsrs	r3, r3, #1
 80012c6:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 80012c8:	2300      	movs	r3, #0
 80012ca:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[0U];
 80012cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 80012d2:	e016      	b.n	8001302 <look2_binlxpw+0xc2>
      if (u0 < bp0[bpIdx]) {
 80012d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80012da:	4413      	add	r3, r2
 80012dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012e4:	f7ff fb7a 	bl	80009dc <__aeabi_dcmplt>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <look2_binlxpw+0xb4>
        iRght = bpIdx;
 80012ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80012f2:	e001      	b.n	80012f8 <look2_binlxpw+0xb8>
      } else {
        iLeft = bpIdx;
 80012f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012f6:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80012f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80012fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012fc:	4413      	add	r3, r2
 80012fe:	085b      	lsrs	r3, r3, #1
 8001300:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 8001302:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b01      	cmp	r3, #1
 800130a:	d8e3      	bhi.n	80012d4 <look2_binlxpw+0x94>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 800130c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001312:	4413      	add	r3, r2
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800131c:	f7fe ff34 	bl	8000188 <__aeabi_dsub>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4614      	mov	r4, r2
 8001326:	461d      	mov	r5, r3
 8001328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800132a:	3301      	adds	r3, #1
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001330:	4413      	add	r3, r2
 8001332:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800133c:	4413      	add	r3, r2
 800133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001342:	f7fe ff21 	bl	8000188 <__aeabi_dsub>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4620      	mov	r0, r4
 800134c:	4629      	mov	r1, r5
 800134e:	f7ff f9fd 	bl	800074c <__aeabi_ddiv>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 800135a:	e032      	b.n	80013c2 <look2_binlxpw+0x182>
  } else {
    iLeft = maxIndex[0U] - 1U;
 800135c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[maxIndex[0U] - 1U]) / (bp0[maxIndex[0U]] - bp0[maxIndex[0U]
 8001364:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800136c:	3b01      	subs	r3, #1
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001372:	4413      	add	r3, r2
 8001374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001378:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800137c:	f7fe ff04 	bl	8000188 <__aeabi_dsub>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4614      	mov	r4, r2
 8001386:	461d      	mov	r5, r3
 8001388:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001390:	4413      	add	r3, r2
 8001392:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001396:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800139e:	3b01      	subs	r3, #1
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80013a4:	4413      	add	r3, r2
 80013a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013aa:	f7fe feed 	bl	8000188 <__aeabi_dsub>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	4620      	mov	r0, r4
 80013b4:	4629      	mov	r1, r5
 80013b6:	f7ff f9c9 	bl	800074c <__aeabi_ddiv>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      - 1U]);
  }

  fractions[0U] = frac;
 80013c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80013c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
  bpIndices[0U] = iLeft;
 80013ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013cc:	623b      	str	r3, [r7, #32]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u1 <= bp1[0U]) {
 80013ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013d8:	f7ff fb0a 	bl	80009f0 <__aeabi_dcmple>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d020      	beq.n	8001424 <look2_binlxpw+0x1e4>
    iLeft = 0U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[0U]) / (bp1[1U] - bp1[0U]);
 80013e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013f0:	f7fe feca 	bl	8000188 <__aeabi_dsub>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4614      	mov	r4, r2
 80013fa:	461d      	mov	r5, r3
 80013fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013fe:	3308      	adds	r3, #8
 8001400:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001404:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f7fe febd 	bl	8000188 <__aeabi_dsub>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7ff f999 	bl	800074c <__aeabi_ddiv>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001422:	e095      	b.n	8001550 <look2_binlxpw+0x310>
  } else if (u1 < bp1[maxIndex[1U]]) {
 8001424:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001426:	3304      	adds	r3, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800142e:	4413      	add	r3, r2
 8001430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001434:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001438:	f7ff fad0 	bl	80009dc <__aeabi_dcmplt>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d04f      	beq.n	80014e2 <look2_binlxpw+0x2a2>
    /* Binary Search */
    bpIdx = maxIndex[1U] >> 1U;
 8001442:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001444:	3304      	adds	r3, #4
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	085b      	lsrs	r3, r3, #1
 800144a:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 800144c:	2300      	movs	r3, #0
 800144e:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[1U];
 8001450:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001452:	3304      	adds	r3, #4
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 8001458:	e016      	b.n	8001488 <look2_binlxpw+0x248>
      if (u1 < bp1[bpIdx]) {
 800145a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001460:	4413      	add	r3, r2
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	e9d7 0100 	ldrd	r0, r1, [r7]
 800146a:	f7ff fab7 	bl	80009dc <__aeabi_dcmplt>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <look2_binlxpw+0x23a>
        iRght = bpIdx;
 8001474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001476:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001478:	e001      	b.n	800147e <look2_binlxpw+0x23e>
      } else {
        iLeft = bpIdx;
 800147a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800147c:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 800147e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001482:	4413      	add	r3, r2
 8001484:	085b      	lsrs	r3, r3, #1
 8001486:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 8001488:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800148a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b01      	cmp	r3, #1
 8001490:	d8e3      	bhi.n	800145a <look2_binlxpw+0x21a>
    }

    frac = (u1 - bp1[iLeft]) / (bp1[iLeft + 1U] - bp1[iLeft]);
 8001492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001498:	4413      	add	r3, r2
 800149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014a2:	f7fe fe71 	bl	8000188 <__aeabi_dsub>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4614      	mov	r4, r2
 80014ac:	461d      	mov	r5, r3
 80014ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014b0:	3301      	adds	r3, #1
 80014b2:	00db      	lsls	r3, r3, #3
 80014b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014b6:	4413      	add	r3, r2
 80014b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014c2:	4413      	add	r3, r2
 80014c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c8:	f7fe fe5e 	bl	8000188 <__aeabi_dsub>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4620      	mov	r0, r4
 80014d2:	4629      	mov	r1, r5
 80014d4:	f7ff f93a 	bl	800074c <__aeabi_ddiv>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80014e0:	e036      	b.n	8001550 <look2_binlxpw+0x310>
  } else {
    iLeft = maxIndex[1U] - 1U;
 80014e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014e4:	3304      	adds	r3, #4
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[maxIndex[1U] - 1U]) / (bp1[maxIndex[1U]] - bp1[maxIndex[1U]
 80014ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014ee:	3304      	adds	r3, #4
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80014f6:	3b01      	subs	r3, #1
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014fc:	4413      	add	r3, r2
 80014fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001502:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001506:	f7fe fe3f 	bl	8000188 <__aeabi_dsub>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4614      	mov	r4, r2
 8001510:	461d      	mov	r5, r3
 8001512:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001514:	3304      	adds	r3, #4
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800151c:	4413      	add	r3, r2
 800151e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001522:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001524:	3304      	adds	r3, #4
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800152c:	3b01      	subs	r3, #1
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001532:	4413      	add	r3, r2
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	f7fe fe26 	bl	8000188 <__aeabi_dsub>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4620      	mov	r0, r4
 8001542:	4629      	mov	r1, r5
 8001544:	f7ff f902 	bl	800074c <__aeabi_ddiv>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  /* Column-major Interpolation 2-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  bpIdx = iLeft * stride + bpIndices[0U];
 8001550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001552:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001554:	fb03 f202 	mul.w	r2, r3, r2
 8001558:	6a3b      	ldr	r3, [r7, #32]
 800155a:	4413      	add	r3, r2
 800155c:	63bb      	str	r3, [r7, #56]	; 0x38
  yL_1d = (table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx];
 800155e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001560:	3301      	adds	r3, #1
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001566:	4413      	add	r3, r2
 8001568:	e9d3 0100 	ldrd	r0, r1, [r3]
 800156c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001572:	4413      	add	r3, r2
 8001574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001578:	f7fe fe06 	bl	8000188 <__aeabi_dsub>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	4610      	mov	r0, r2
 8001582:	4619      	mov	r1, r3
 8001584:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001588:	f7fe ffb6 	bl	80004f8 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4610      	mov	r0, r2
 8001592:	4619      	mov	r1, r3
 8001594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800159a:	4413      	add	r3, r2
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7fe fdf4 	bl	800018c <__adddf3>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  bpIdx += stride;
 80015ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80015ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015b0:	4413      	add	r3, r2
 80015b2:	63bb      	str	r3, [r7, #56]	; 0x38
  return (((table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx]) -
 80015b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015b6:	3301      	adds	r3, #1
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015bc:	4413      	add	r3, r2
 80015be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015c8:	4413      	add	r3, r2
 80015ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ce:	f7fe fddb 	bl	8000188 <__aeabi_dsub>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015de:	f7fe ff8b 	bl	80004f8 <__aeabi_dmul>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ec:	00db      	lsls	r3, r3, #3
 80015ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015f0:	4413      	add	r3, r2
 80015f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f6:	f7fe fdc9 	bl	800018c <__adddf3>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001606:	f7fe fdbf 	bl	8000188 <__aeabi_dsub>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	4610      	mov	r0, r2
 8001610:	4619      	mov	r1, r3
          yL_1d) * frac + yL_1d;
 8001612:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001616:	f7fe ff6f 	bl	80004f8 <__aeabi_dmul>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4610      	mov	r0, r2
 8001620:	4619      	mov	r1, r3
 8001622:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001626:	f7fe fdb1 	bl	800018c <__adddf3>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
}
 800162e:	4610      	mov	r0, r2
 8001630:	4619      	mov	r1, r3
 8001632:	3748      	adds	r7, #72	; 0x48
 8001634:	46bd      	mov	sp, r7
 8001636:	bdb0      	pop	{r4, r5, r7, pc}

08001638 <look1_binlxpw>:

real_T look1_binlxpw(real_T u0, const real_T bp0[], const real_T table[],
                     uint32_T maxIndex)
{
 8001638:	b5b0      	push	{r4, r5, r7, lr}
 800163a:	b08a      	sub	sp, #40	; 0x28
 800163c:	af00      	add	r7, sp, #0
 800163e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
 8001644:	603b      	str	r3, [r7, #0]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001650:	f7ff f9ce 	bl	80009f0 <__aeabi_dcmple>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d020      	beq.n	800169c <look1_binlxpw+0x64>
    iLeft = 0U;
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001664:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001668:	f7fe fd8e 	bl	8000188 <__aeabi_dsub>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4614      	mov	r4, r2
 8001672:	461d      	mov	r5, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3308      	adds	r3, #8
 8001678:	e9d3 0100 	ldrd	r0, r1, [r3]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001682:	f7fe fd81 	bl	8000188 <__aeabi_dsub>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4620      	mov	r0, r4
 800168c:	4629      	mov	r1, r5
 800168e:	f7ff f85d 	bl	800074c <__aeabi_ddiv>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800169a:	e087      	b.n	80017ac <look1_binlxpw+0x174>
  } else if (u0 < bp0[maxIndex]) {
 800169c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	4413      	add	r3, r2
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016ac:	f7ff f996 	bl	80009dc <__aeabi_dcmplt>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d04b      	beq.n	800174e <look1_binlxpw+0x116>
    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 80016b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016b8:	085b      	lsrs	r3, r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
    iLeft = 0U;
 80016bc:	2300      	movs	r3, #0
 80016be:	61bb      	str	r3, [r7, #24]
    iRght = maxIndex;
 80016c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016c2:	61fb      	str	r3, [r7, #28]
    while (iRght - iLeft > 1U) {
 80016c4:	e016      	b.n	80016f4 <look1_binlxpw+0xbc>
      if (u0 < bp0[bpIdx]) {
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016d6:	f7ff f981 	bl	80009dc <__aeabi_dcmplt>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <look1_binlxpw+0xae>
        iRght = bpIdx;
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	61fb      	str	r3, [r7, #28]
 80016e4:	e001      	b.n	80016ea <look1_binlxpw+0xb2>
      } else {
        iLeft = bpIdx;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	61bb      	str	r3, [r7, #24]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80016ea:	69fa      	ldr	r2, [r7, #28]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	4413      	add	r3, r2
 80016f0:	085b      	lsrs	r3, r3, #1
 80016f2:	617b      	str	r3, [r7, #20]
    while (iRght - iLeft > 1U) {
 80016f4:	69fa      	ldr	r2, [r7, #28]
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d8e3      	bhi.n	80016c6 <look1_binlxpw+0x8e>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800170e:	f7fe fd3b 	bl	8000188 <__aeabi_dsub>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4614      	mov	r4, r2
 8001718:	461d      	mov	r5, r3
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	3301      	adds	r3, #1
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4413      	add	r3, r2
 8001730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001734:	f7fe fd28 	bl	8000188 <__aeabi_dsub>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4620      	mov	r0, r4
 800173e:	4629      	mov	r1, r5
 8001740:	f7ff f804 	bl	800074c <__aeabi_ddiv>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800174c:	e02e      	b.n	80017ac <look1_binlxpw+0x174>
  } else {
    iLeft = maxIndex - 1U;
 800174e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001750:	3b01      	subs	r3, #1
 8001752:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 8001754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001756:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800175a:	3b01      	subs	r3, #1
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001766:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800176a:	f7fe fd0d 	bl	8000188 <__aeabi_dsub>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4614      	mov	r4, r2
 8001774:	461d      	mov	r5, r3
 8001776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	4413      	add	r3, r2
 800177e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001784:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001788:	3b01      	subs	r3, #1
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f7fe fcf8 	bl	8000188 <__aeabi_dsub>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4620      	mov	r0, r4
 800179e:	4629      	mov	r1, r5
 80017a0:	f7fe ffd4 	bl	800074c <__aeabi_ddiv>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
  /* Column-major Interpolation 1-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  return (table[iLeft + 1U] - table[iLeft]) * frac + table[iLeft];
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	3301      	adds	r3, #1
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	4413      	add	r3, r2
 80017b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	4413      	add	r3, r2
 80017c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c6:	f7fe fcdf 	bl	8000188 <__aeabi_dsub>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017d6:	f7fe fe8f 	bl	80004f8 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	4413      	add	r3, r2
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe fccd 	bl	800018c <__adddf3>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
}
 80017f6:	4610      	mov	r0, r2
 80017f8:	4619      	mov	r1, r3
 80017fa:	3728      	adds	r7, #40	; 0x28
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bdb0      	pop	{r4, r5, r7, pc}

08001800 <EngTrModel_gear_state>:

/* Function for Chart: '<Root>/ShiftLogic' */
static void EngTrModel_gear_state(const int32_T *sfEvent)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  switch (EngTrModel_DW.is_gear_state) {
 8001808:	4b3b      	ldr	r3, [pc, #236]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 800180a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800180e:	3b01      	subs	r3, #1
 8001810:	2b03      	cmp	r3, #3
 8001812:	d86c      	bhi.n	80018ee <EngTrModel_gear_state+0xee>
 8001814:	a201      	add	r2, pc, #4	; (adr r2, 800181c <EngTrModel_gear_state+0x1c>)
 8001816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181a:	bf00      	nop
 800181c:	0800182d 	.word	0x0800182d
 8001820:	0800184d 	.word	0x0800184d
 8001824:	0800186b 	.word	0x0800186b
 8001828:	080018a5 	.word	0x080018a5
   case EngTrModel_IN_first:
    if (*sfEvent == EngTrModel_event_UP) {
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d155      	bne.n	80018e0 <EngTrModel_gear_state+0xe0>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 8001834:	4b30      	ldr	r3, [pc, #192]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 8001836:	2203      	movs	r2, #3
 8001838:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 800183c:	492f      	ldr	r1, [pc, #188]	; (80018fc <EngTrModel_gear_state+0xfc>)
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001846:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 800184a:	e049      	b.n	80018e0 <EngTrModel_gear_state+0xe0>

   case EngTrModel_IN_fourth:
    if (*sfEvent == EngTrModel_event_DOWN) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d147      	bne.n	80018e4 <EngTrModel_gear_state+0xe4>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 8001854:	4b28      	ldr	r3, [pc, #160]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 8001856:	2204      	movs	r2, #4
 8001858:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 800185c:	4927      	ldr	r1, [pc, #156]	; (80018fc <EngTrModel_gear_state+0xfc>)
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	4b27      	ldr	r3, [pc, #156]	; (8001900 <EngTrModel_gear_state+0x100>)
 8001864:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 8001868:	e03c      	b.n	80018e4 <EngTrModel_gear_state+0xe4>

   case EngTrModel_IN_second:
    switch (*sfEvent) {
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00c      	beq.n	800188c <EngTrModel_gear_state+0x8c>
 8001872:	2b01      	cmp	r3, #1
 8001874:	d138      	bne.n	80018e8 <EngTrModel_gear_state+0xe8>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 8001876:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 8001878:	2204      	movs	r2, #4
 800187a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 800187e:	491f      	ldr	r1, [pc, #124]	; (80018fc <EngTrModel_gear_state+0xfc>)
 8001880:	f04f 0200 	mov.w	r2, #0
 8001884:	4b1e      	ldr	r3, [pc, #120]	; (8001900 <EngTrModel_gear_state+0x100>)
 8001886:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 800188a:	e00a      	b.n	80018a2 <EngTrModel_gear_state+0xa2>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 800188c:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 1.0;
 8001894:	4919      	ldr	r1, [pc, #100]	; (80018fc <EngTrModel_gear_state+0xfc>)
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <EngTrModel_gear_state+0x104>)
 800189c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80018a0:	bf00      	nop
    }
    break;
 80018a2:	e021      	b.n	80018e8 <EngTrModel_gear_state+0xe8>

   case EngTrModel_IN_third:
    switch (*sfEvent) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d00c      	beq.n	80018c6 <EngTrModel_gear_state+0xc6>
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d11d      	bne.n	80018ec <EngTrModel_gear_state+0xec>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_fourth;
 80018b0:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 80018b2:	2202      	movs	r2, #2
 80018b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 4.0;
 80018b8:	4910      	ldr	r1, [pc, #64]	; (80018fc <EngTrModel_gear_state+0xfc>)
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	4b12      	ldr	r3, [pc, #72]	; (8001908 <EngTrModel_gear_state+0x108>)
 80018c0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80018c4:	e00b      	b.n	80018de <EngTrModel_gear_state+0xde>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <EngTrModel_gear_state+0xf8>)
 80018c8:	2203      	movs	r2, #3
 80018ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 80018ce:	490b      	ldr	r1, [pc, #44]	; (80018fc <EngTrModel_gear_state+0xfc>)
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018d8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80018dc:	bf00      	nop
    }
    break;
 80018de:	e005      	b.n	80018ec <EngTrModel_gear_state+0xec>
    break;
 80018e0:	bf00      	nop
 80018e2:	e004      	b.n	80018ee <EngTrModel_gear_state+0xee>
    break;
 80018e4:	bf00      	nop
 80018e6:	e002      	b.n	80018ee <EngTrModel_gear_state+0xee>
    break;
 80018e8:	bf00      	nop
 80018ea:	e000      	b.n	80018ee <EngTrModel_gear_state+0xee>
    break;
 80018ec:	bf00      	nop
  }
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr
 80018f8:	20000250 	.word	0x20000250
 80018fc:	20000220 	.word	0x20000220
 8001900:	40080000 	.word	0x40080000
 8001904:	3ff00000 	.word	0x3ff00000
 8001908:	40100000 	.word	0x40100000

0800190c <rt_powd_snf>:

real_T rt_powd_snf(real_T u0, real_T u1)
{
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b08c      	sub	sp, #48	; 0x30
 8001910:	af00      	add	r7, sp, #0
 8001912:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001916:	e9c7 2302 	strd	r2, r3, [r7, #8]
  real_T y;
  real_T tmp;
  real_T tmp_0;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 800191a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800191e:	f002 ff23 	bl	8004768 <rtIsNaN>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d106      	bne.n	8001936 <rt_powd_snf+0x2a>
 8001928:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800192c:	f002 ff1c 	bl	8004768 <rtIsNaN>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d005      	beq.n	8001942 <rt_powd_snf+0x36>
    y = (rtNaN);
 8001936:	4b7e      	ldr	r3, [pc, #504]	; (8001b30 <rt_powd_snf+0x224>)
 8001938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001940:	e0ef      	b.n	8001b22 <rt_powd_snf+0x216>
  } else {
    tmp = fabs(u0);
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	603b      	str	r3, [r7, #0]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001952:	e9c7 2308 	strd	r2, r3, [r7, #32]
    tmp_0 = fabs(u1);
 8001956:	68bc      	ldr	r4, [r7, #8]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800195e:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 8001962:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001966:	f002 fedb 	bl	8004720 <rtIsInf>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d049      	beq.n	8001a04 <rt_powd_snf+0xf8>
      if (tmp == 1.0) {
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	4b6f      	ldr	r3, [pc, #444]	; (8001b34 <rt_powd_snf+0x228>)
 8001976:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800197a:	f7ff f825 	bl	80009c8 <__aeabi_dcmpeq>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <rt_powd_snf+0x84>
        y = 1.0;
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	4b6a      	ldr	r3, [pc, #424]	; (8001b34 <rt_powd_snf+0x228>)
 800198a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800198e:	e0c8      	b.n	8001b22 <rt_powd_snf+0x216>
      } else if (tmp > 1.0) {
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	4b67      	ldr	r3, [pc, #412]	; (8001b34 <rt_powd_snf+0x228>)
 8001996:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800199a:	f7ff f83d 	bl	8000a18 <__aeabi_dcmpgt>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d017      	beq.n	80019d4 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 80019a4:	f04f 0200 	mov.w	r2, #0
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019b0:	f7ff f832 	bl	8000a18 <__aeabi_dcmpgt>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <rt_powd_snf+0xba>
          y = (rtInf);
 80019ba:	4b5f      	ldr	r3, [pc, #380]	; (8001b38 <rt_powd_snf+0x22c>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019c4:	e0ad      	b.n	8001b22 <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	f04f 0300 	mov.w	r3, #0
 80019ce:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019d2:	e0a6      	b.n	8001b22 <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	f04f 0300 	mov.w	r3, #0
 80019dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019e0:	f7ff f81a 	bl	8000a18 <__aeabi_dcmpgt>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d006      	beq.n	80019f8 <rt_powd_snf+0xec>
        y = 0.0;
 80019ea:	f04f 0200 	mov.w	r2, #0
 80019ee:	f04f 0300 	mov.w	r3, #0
 80019f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019f6:	e094      	b.n	8001b22 <rt_powd_snf+0x216>
      } else {
        y = (rtInf);
 80019f8:	4b4f      	ldr	r3, [pc, #316]	; (8001b38 <rt_powd_snf+0x22c>)
 80019fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a02:	e08e      	b.n	8001b22 <rt_powd_snf+0x216>
      }
    } else if (tmp_0 == 0.0) {
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a10:	f7fe ffda 	bl	80009c8 <__aeabi_dcmpeq>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d005      	beq.n	8001a26 <rt_powd_snf+0x11a>
      y = 1.0;
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	4b45      	ldr	r3, [pc, #276]	; (8001b34 <rt_powd_snf+0x228>)
 8001a20:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a24:	e07d      	b.n	8001b22 <rt_powd_snf+0x216>
    } else if (tmp_0 == 1.0) {
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	4b42      	ldr	r3, [pc, #264]	; (8001b34 <rt_powd_snf+0x228>)
 8001a2c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a30:	f7fe ffca 	bl	80009c8 <__aeabi_dcmpeq>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d01b      	beq.n	8001a72 <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	f04f 0300 	mov.w	r3, #0
 8001a42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a46:	f7fe ffe7 	bl	8000a18 <__aeabi_dcmpgt>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <rt_powd_snf+0x14e>
        y = u0;
 8001a50:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a54:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a58:	e063      	b.n	8001b22 <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 8001a5a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a5e:	f04f 0000 	mov.w	r0, #0
 8001a62:	4934      	ldr	r1, [pc, #208]	; (8001b34 <rt_powd_snf+0x228>)
 8001a64:	f7fe fe72 	bl	800074c <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a70:	e057      	b.n	8001b22 <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a7e:	f7fe ffa3 	bl	80009c8 <__aeabi_dcmpeq>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d00a      	beq.n	8001a9e <rt_powd_snf+0x192>
      y = u0 * u0;
 8001a88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a8c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a90:	f7fe fd32 	bl	80004f8 <__aeabi_dmul>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a9c:	e041      	b.n	8001b22 <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <rt_powd_snf+0x230>)
 8001aa4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001aa8:	f7fe ff8e 	bl	80009c8 <__aeabi_dcmpeq>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d011      	beq.n	8001ad6 <rt_powd_snf+0x1ca>
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001abe:	f7fe ffa1 	bl	8000a04 <__aeabi_dcmpge>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d006      	beq.n	8001ad6 <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 8001ac8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001acc:	f007 fbfa 	bl	80092c4 <sqrt>
 8001ad0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8001ad4:	e025      	b.n	8001b22 <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	f04f 0300 	mov.w	r3, #0
 8001ade:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ae2:	f7fe ff7b 	bl	80009dc <__aeabi_dcmplt>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d012      	beq.n	8001b12 <rt_powd_snf+0x206>
 8001aec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001af0:	f007 fcea 	bl	80094c8 <floor>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001afc:	f7fe ff8c 	bl	8000a18 <__aeabi_dcmpgt>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d005      	beq.n	8001b12 <rt_powd_snf+0x206>
      y = (rtNaN);
 8001b06:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <rt_powd_snf+0x224>)
 8001b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001b10:	e007      	b.n	8001b22 <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 8001b12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b16:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b1a:	f007 fb6b 	bl	80091f4 <pow>
 8001b1e:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    }
  }

  return y;
 8001b22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
}
 8001b26:	4610      	mov	r0, r2
 8001b28:	4619      	mov	r1, r3
 8001b2a:	3730      	adds	r7, #48	; 0x30
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b30:	20000a90 	.word	0x20000a90
 8001b34:	3ff00000 	.word	0x3ff00000
 8001b38:	20000a80 	.word	0x20000a80
 8001b3c:	3fe00000 	.word	0x3fe00000

08001b40 <EngTrModel_step>:

/* Model step function */
void EngTrModel_step(void)
{
 8001b40:	b5b0      	push	{r4, r5, r7, lr}
 8001b42:	b08c      	sub	sp, #48	; 0x30
 8001b44:	af06      	add	r7, sp, #24
  int32_T sfEvent;
  real_T InterpDown;
  real_T InterpUp;

  /* DiscreteIntegrator: '<S1>/Discrete-Time Integrator' */
  EngTrModel_B.EngineRPM = EngTrModel_DW.DiscreteTimeIntegrator_DSTATE;
 8001b46:	4b8c      	ldr	r3, [pc, #560]	; (8001d78 <EngTrModel_step+0x238>)
 8001b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4c:	498b      	ldr	r1, [pc, #556]	; (8001d7c <EngTrModel_step+0x23c>)
 8001b4e:	e9c1 2300 	strd	r2, r3, [r1]

  /* Outport: '<Root>/EngineSpeed' */
  EngTrModel_Y.EngineSpeed = EngTrModel_B.EngineRPM;
 8001b52:	4b8a      	ldr	r3, [pc, #552]	; (8001d7c <EngTrModel_step+0x23c>)
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	4989      	ldr	r1, [pc, #548]	; (8001d80 <EngTrModel_step+0x240>)
 8001b5a:	e9c1 2300 	strd	r2, r3, [r1]
   *  Gain: '<S8>/ToLinearSpeed'
   */
  /* Unit Conversion - from: ft/min to: mph
     Expression: output = (0.0113636*input) + (0) */
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 8001b5e:	4b86      	ldr	r3, [pc, #536]	; (8001d78 <EngTrModel_step+0x238>)
 8001b60:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 8001b64:	a380      	add	r3, pc, #512	; (adr r3, 8001d68 <EngTrModel_step+0x228>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	f7fe fcc5 	bl	80004f8 <__aeabi_dmul>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 8001b76:	a37e      	add	r3, pc, #504	; (adr r3, 8001d70 <EngTrModel_step+0x230>)
 8001b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7c:	f7fe fcbc 	bl	80004f8 <__aeabi_dmul>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 8001b84:	497d      	ldr	r1, [pc, #500]	; (8001d7c <EngTrModel_step+0x23c>)
 8001b86:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Chart: '<Root>/ShiftLogic' */
  sfEvent = EngTrModel_CALL_EVENT;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8e:	607b      	str	r3, [r7, #4]
  if (EngTrModel_DW.temporalCounter_i1 < MAX_uint32_T) {
 8001b90:	4b79      	ldr	r3, [pc, #484]	; (8001d78 <EngTrModel_step+0x238>)
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b98:	d004      	beq.n	8001ba4 <EngTrModel_step+0x64>
    EngTrModel_DW.temporalCounter_i1++;
 8001b9a:	4b77      	ldr	r3, [pc, #476]	; (8001d78 <EngTrModel_step+0x238>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a75      	ldr	r2, [pc, #468]	; (8001d78 <EngTrModel_step+0x238>)
 8001ba2:	61d3      	str	r3, [r2, #28]
  }

  if (EngTrModel_DW.is_active_c1_EngTrModel == 0U) {
 8001ba4:	4b74      	ldr	r3, [pc, #464]	; (8001d78 <EngTrModel_step+0x238>)
 8001ba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d11a      	bne.n	8001be4 <EngTrModel_step+0xa4>
    EngTrModel_DW.is_active_c1_EngTrModel = 1U;
 8001bae:	4b72      	ldr	r3, [pc, #456]	; (8001d78 <EngTrModel_step+0x238>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 2020 	strb.w	r2, [r3, #32]
    EngTrModel_DW.is_active_gear_state = 1U;
 8001bb6:	4b70      	ldr	r3, [pc, #448]	; (8001d78 <EngTrModel_step+0x238>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 8001bbe:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <EngTrModel_step+0x238>)
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    EngTrModel_B.Gear = 1.0;
 8001bc6:	496d      	ldr	r1, [pc, #436]	; (8001d7c <EngTrModel_step+0x23c>)
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b6d      	ldr	r3, [pc, #436]	; (8001d84 <EngTrModel_step+0x244>)
 8001bce:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    EngTrModel_DW.is_active_selection_state = 1U;
 8001bd2:	4b69      	ldr	r3, [pc, #420]	; (8001d78 <EngTrModel_step+0x238>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <EngTrModel_step+0x238>)
 8001bdc:	2202      	movs	r2, #2
 8001bde:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001be2:	e0e4      	b.n	8001dae <EngTrModel_step+0x26e>
  } else {
    if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001be4:	4b64      	ldr	r3, [pc, #400]	; (8001d78 <EngTrModel_step+0x238>)
 8001be6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <EngTrModel_step+0xb6>
      EngTrModel_gear_state(&sfEvent);
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fe05 	bl	8001800 <EngTrModel_gear_state>
    }

    if (EngTrModel_DW.is_active_selection_state != 0U) {
 8001bf6:	4b60      	ldr	r3, [pc, #384]	; (8001d78 <EngTrModel_step+0x238>)
 8001bf8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f000 80d6 	beq.w	8001dae <EngTrModel_step+0x26e>
      /* Outputs for Function Call SubSystem: '<S2>/ComputeThreshold' */
      /* Lookup_n-D: '<S5>/InterpDown' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpDown = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001c02:	4b61      	ldr	r3, [pc, #388]	; (8001d88 <EngTrModel_step+0x248>)
 8001c04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c08:	4b5c      	ldr	r3, [pc, #368]	; (8001d7c <EngTrModel_step+0x23c>)
 8001c0a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001c0e:	2406      	movs	r4, #6
 8001c10:	9404      	str	r4, [sp, #16]
 8001c12:	4c5e      	ldr	r4, [pc, #376]	; (8001d8c <EngTrModel_step+0x24c>)
 8001c14:	9403      	str	r4, [sp, #12]
 8001c16:	4c5e      	ldr	r4, [pc, #376]	; (8001d90 <EngTrModel_step+0x250>)
 8001c18:	9402      	str	r4, [sp, #8]
 8001c1a:	4c5e      	ldr	r4, [pc, #376]	; (8001d94 <EngTrModel_step+0x254>)
 8001c1c:	9401      	str	r4, [sp, #4]
 8001c1e:	4c5e      	ldr	r4, [pc, #376]	; (8001d98 <EngTrModel_step+0x258>)
 8001c20:	9400      	str	r4, [sp, #0]
 8001c22:	f7ff fb0d 	bl	8001240 <look2_binlxpw>
 8001c26:	e9c7 0104 	strd	r0, r1, [r7, #16]
        EngTrModel_ConstP.InterpDown_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* Lookup_n-D: '<S5>/InterpUp' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpUp = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001c2a:	4b57      	ldr	r3, [pc, #348]	; (8001d88 <EngTrModel_step+0x248>)
 8001c2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c30:	4b52      	ldr	r3, [pc, #328]	; (8001d7c <EngTrModel_step+0x23c>)
 8001c32:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001c36:	2406      	movs	r4, #6
 8001c38:	9404      	str	r4, [sp, #16]
 8001c3a:	4c54      	ldr	r4, [pc, #336]	; (8001d8c <EngTrModel_step+0x24c>)
 8001c3c:	9403      	str	r4, [sp, #12]
 8001c3e:	4c57      	ldr	r4, [pc, #348]	; (8001d9c <EngTrModel_step+0x25c>)
 8001c40:	9402      	str	r4, [sp, #8]
 8001c42:	4c54      	ldr	r4, [pc, #336]	; (8001d94 <EngTrModel_step+0x254>)
 8001c44:	9401      	str	r4, [sp, #4]
 8001c46:	4c56      	ldr	r4, [pc, #344]	; (8001da0 <EngTrModel_step+0x260>)
 8001c48:	9400      	str	r4, [sp, #0]
 8001c4a:	f7ff faf9 	bl	8001240 <look2_binlxpw>
 8001c4e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        EngTrModel_ConstP.InterpUp_bp01Data, EngTrModel_ConstP.pooled2,
        EngTrModel_ConstP.InterpUp_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* End of Outputs for SubSystem: '<S2>/ComputeThreshold' */
      switch (EngTrModel_DW.is_selection_state) {
 8001c52:	4b49      	ldr	r3, [pc, #292]	; (8001d78 <EngTrModel_step+0x238>)
 8001c54:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d05a      	beq.n	8001d12 <EngTrModel_step+0x1d2>
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	f300 80a6 	bgt.w	8001dae <EngTrModel_step+0x26e>
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d002      	beq.n	8001c6c <EngTrModel_step+0x12c>
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d02e      	beq.n	8001cc8 <EngTrModel_step+0x188>
 8001c6a:	e0a0      	b.n	8001dae <EngTrModel_step+0x26e>
       case EngTrModel_IN_downshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001c6c:	4b42      	ldr	r3, [pc, #264]	; (8001d78 <EngTrModel_step+0x238>)
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d919      	bls.n	8001ca8 <EngTrModel_step+0x168>
            (EngTrModel_B.VehicleSpeed <= InterpDown)) {
 8001c74:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <EngTrModel_step+0x23c>)
 8001c76:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001c7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c7e:	f7fe fec1 	bl	8000a04 <__aeabi_dcmpge>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00f      	beq.n	8001ca8 <EngTrModel_step+0x168>
          sfEvent = EngTrModel_event_DOWN;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001c8c:	4b3a      	ldr	r3, [pc, #232]	; (8001d78 <EngTrModel_step+0x238>)
 8001c8e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <EngTrModel_step+0x15e>
            EngTrModel_gear_state(&sfEvent);
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff fdb1 	bl	8001800 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001c9e:	4b36      	ldr	r3, [pc, #216]	; (8001d78 <EngTrModel_step+0x238>)
 8001ca0:	2202      	movs	r2, #2
 8001ca2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001ca6:	e082      	b.n	8001dae <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
 8001ca8:	4b34      	ldr	r3, [pc, #208]	; (8001d7c <EngTrModel_step+0x23c>)
 8001caa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cb2:	f7fe fe93 	bl	80009dc <__aeabi_dcmplt>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d100      	bne.n	8001cbe <EngTrModel_step+0x17e>
        break;
 8001cbc:	e077      	b.n	8001dae <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001cbe:	4b2e      	ldr	r3, [pc, #184]	; (8001d78 <EngTrModel_step+0x238>)
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 8001cc6:	e072      	b.n	8001dae <EngTrModel_step+0x26e>

       case EngTrModel_IN_steady_state:
        if (EngTrModel_B.VehicleSpeed > InterpUp) {
 8001cc8:	4b2c      	ldr	r3, [pc, #176]	; (8001d7c <EngTrModel_step+0x23c>)
 8001cca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001cd2:	f7fe fe83 	bl	80009dc <__aeabi_dcmplt>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d007      	beq.n	8001cec <EngTrModel_step+0x1ac>
          EngTrModel_DW.is_selection_state = EngTrModel_IN_upshifting;
 8001cdc:	4b26      	ldr	r3, [pc, #152]	; (8001d78 <EngTrModel_step+0x238>)
 8001cde:	2203      	movs	r2, #3
 8001ce0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
          EngTrModel_DW.temporalCounter_i1 = 0U;
 8001ce4:	4b24      	ldr	r3, [pc, #144]	; (8001d78 <EngTrModel_step+0x238>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
            EngTrModel_DW.temporalCounter_i1 = 0U;
          }
        }
        break;
 8001cea:	e060      	b.n	8001dae <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <EngTrModel_step+0x23c>)
 8001cee:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cf2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cf6:	f7fe fe8f 	bl	8000a18 <__aeabi_dcmpgt>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d100      	bne.n	8001d02 <EngTrModel_step+0x1c2>
        break;
 8001d00:	e055      	b.n	8001dae <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
 8001d02:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <EngTrModel_step+0x238>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
            EngTrModel_DW.temporalCounter_i1 = 0U;
 8001d0a:	4b1b      	ldr	r3, [pc, #108]	; (8001d78 <EngTrModel_step+0x238>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	61da      	str	r2, [r3, #28]
        break;
 8001d10:	e04d      	b.n	8001dae <EngTrModel_step+0x26e>

       case EngTrModel_IN_upshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001d12:	4b19      	ldr	r3, [pc, #100]	; (8001d78 <EngTrModel_step+0x238>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d919      	bls.n	8001d4e <EngTrModel_step+0x20e>
            (EngTrModel_B.VehicleSpeed >= InterpUp)) {
 8001d1a:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <EngTrModel_step+0x23c>)
 8001d1c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001d20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d24:	f7fe fe64 	bl	80009f0 <__aeabi_dcmple>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00f      	beq.n	8001d4e <EngTrModel_step+0x20e>
          sfEvent = EngTrModel_event_UP;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <EngTrModel_step+0x238>)
 8001d34:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <EngTrModel_step+0x204>
            EngTrModel_gear_state(&sfEvent);
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fd5e 	bl	8001800 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001d44:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <EngTrModel_step+0x238>)
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001d4c:	e02e      	b.n	8001dac <EngTrModel_step+0x26c>
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <EngTrModel_step+0x23c>)
 8001d50:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d58:	f7fe fe5e 	bl	8000a18 <__aeabi_dcmpgt>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d120      	bne.n	8001da4 <EngTrModel_step+0x264>
        break;
 8001d62:	e023      	b.n	8001dac <EngTrModel_step+0x26c>
 8001d64:	f3af 8000 	nop.w
 8001d68:	54442d18 	.word	0x54442d18
 8001d6c:	401921fb 	.word	0x401921fb
 8001d70:	745d1746 	.word	0x745d1746
 8001d74:	3f8745d1 	.word	0x3f8745d1
 8001d78:	20000250 	.word	0x20000250
 8001d7c:	20000220 	.word	0x20000220
 8001d80:	20000288 	.word	0x20000288
 8001d84:	3ff00000 	.word	0x3ff00000
 8001d88:	20000278 	.word	0x20000278
 8001d8c:	0800aaa0 	.word	0x0800aaa0
 8001d90:	0800a270 	.word	0x0800a270
 8001d94:	0800a360 	.word	0x0800a360
 8001d98:	0800a330 	.word	0x0800a330
 8001d9c:	0800a380 	.word	0x0800a380
 8001da0:	0800a440 	.word	0x0800a440
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001da4:	4b84      	ldr	r3, [pc, #528]	; (8001fb8 <EngTrModel_step+0x478>)
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 8001dac:	bf00      	nop
  }

  /* End of Chart: '<Root>/ShiftLogic' */

  /* Lookup_n-D: '<S7>/Table' */
  InterpDown = look1_binlxpw(EngTrModel_B.Gear, EngTrModel_ConstP.pooled2,
 8001dae:	4b83      	ldr	r3, [pc, #524]	; (8001fbc <EngTrModel_step+0x47c>)
 8001db0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001db4:	2303      	movs	r3, #3
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	4b81      	ldr	r3, [pc, #516]	; (8001fc0 <EngTrModel_step+0x480>)
 8001dba:	4a82      	ldr	r2, [pc, #520]	; (8001fc4 <EngTrModel_step+0x484>)
 8001dbc:	f7ff fc3c 	bl	8001638 <look1_binlxpw>
 8001dc0:	e9c7 0104 	strd	r0, r1, [r7, #16]
    EngTrModel_ConstP.Table_tableData, 3U);

  /* Gain: '<S4>/FinalDriveRatio2' incorporates:
   *  DiscreteIntegrator: '<S4>/WheelSpeed'
   */
  EngTrModel_B.TransmissionRPM = 3.23 * EngTrModel_DW.WheelSpeed_DSTATE;
 8001dc4:	4b7c      	ldr	r3, [pc, #496]	; (8001fb8 <EngTrModel_step+0x478>)
 8001dc6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001dca:	a375      	add	r3, pc, #468	; (adr r3, 8001fa0 <EngTrModel_step+0x460>)
 8001dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd0:	f7fe fb92 	bl	80004f8 <__aeabi_dmul>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4978      	ldr	r1, [pc, #480]	; (8001fbc <EngTrModel_step+0x47c>)
 8001dda:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Product: '<S6>/SpeedRatio' incorporates:
   *  Product: '<S7>/Product1'
   */
  if( EngTrModel_B.EngineRPM != 0)
 8001dde:	4b77      	ldr	r3, [pc, #476]	; (8001fbc <EngTrModel_step+0x47c>)
 8001de0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001de4:	f04f 0200 	mov.w	r2, #0
 8001de8:	f04f 0300 	mov.w	r3, #0
 8001dec:	f7fe fdec 	bl	80009c8 <__aeabi_dcmpeq>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d114      	bne.n	8001e20 <EngTrModel_step+0x2e0>
    InterpUp = InterpDown * EngTrModel_B.TransmissionRPM / EngTrModel_B.EngineRPM;
 8001df6:	4b71      	ldr	r3, [pc, #452]	; (8001fbc <EngTrModel_step+0x47c>)
 8001df8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001dfc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e00:	f7fe fb7a 	bl	80004f8 <__aeabi_dmul>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4b6b      	ldr	r3, [pc, #428]	; (8001fbc <EngTrModel_step+0x47c>)
 8001e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e12:	f7fe fc9b 	bl	800074c <__aeabi_ddiv>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001e1e:	e005      	b.n	8001e2c <EngTrModel_step+0x2ec>
  else
    InterpUp = 0.0;
 8001e20:	f04f 0200 	mov.w	r2, #0
 8001e24:	f04f 0300 	mov.w	r3, #0
 8001e28:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Fcn: '<S6>/Impeller' incorporates:
   *  Lookup_n-D: '<S6>/FactorK'
   *  Product: '<S6>/Quotient'
   */
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001e2c:	4b63      	ldr	r3, [pc, #396]	; (8001fbc <EngTrModel_step+0x47c>)
 8001e2e:	e9d3 4500 	ldrd	r4, r5, [r3]
    look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 8001e32:	2314      	movs	r3, #20
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	4b64      	ldr	r3, [pc, #400]	; (8001fc8 <EngTrModel_step+0x488>)
 8001e38:	4a64      	ldr	r2, [pc, #400]	; (8001fcc <EngTrModel_step+0x48c>)
 8001e3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e3e:	f7ff fbfb 	bl	8001638 <look1_binlxpw>
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001e46:	4620      	mov	r0, r4
 8001e48:	4629      	mov	r1, r5
 8001e4a:	f7fe fc7f 	bl	800074c <__aeabi_ddiv>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4610      	mov	r0, r2
 8001e54:	4619      	mov	r1, r3
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e5e:	f7ff fd55 	bl	800190c <rt_powd_snf>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	4955      	ldr	r1, [pc, #340]	; (8001fbc <EngTrModel_step+0x47c>)
 8001e68:	e9c1 2306 	strd	r2, r3, [r1, #24]
                  EngTrModel_ConstP.FactorK_tableData, 20U), 2.0);

  /* Lookup_n-D: '<S6>/TorqueRatio' */
  InterpUp = look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 8001e6c:	2314      	movs	r3, #20
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	4b57      	ldr	r3, [pc, #348]	; (8001fd0 <EngTrModel_step+0x490>)
 8001e72:	4a56      	ldr	r2, [pc, #344]	; (8001fcc <EngTrModel_step+0x48c>)
 8001e74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e78:	f7ff fbde 	bl	8001638 <look1_binlxpw>
 8001e7c:	e9c7 0102 	strd	r0, r1, [r7, #8]
    EngTrModel_ConstP.TorqueRatio_tableData, 20U);

  /* Product: '<S7>/Product' incorporates:
   *  Product: '<S6>/Turbine'
   */
  EngTrModel_B.OutputTorque = EngTrModel_B.ImpellerTorque * InterpUp *
 8001e80:	4b4e      	ldr	r3, [pc, #312]	; (8001fbc <EngTrModel_step+0x47c>)
 8001e82:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001e86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e8a:	f7fe fb35 	bl	80004f8 <__aeabi_dmul>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4610      	mov	r0, r2
 8001e94:	4619      	mov	r1, r3
 8001e96:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e9a:	f7fe fb2d 	bl	80004f8 <__aeabi_dmul>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	4946      	ldr	r1, [pc, #280]	; (8001fbc <EngTrModel_step+0x47c>)
 8001ea4:	e9c1 2308 	strd	r2, r3, [r1, #32]
    InterpDown;

  /* Outport: '<Root>/Gear' */
  EngTrModel_Y.Gear = EngTrModel_B.Gear;
 8001ea8:	4b44      	ldr	r3, [pc, #272]	; (8001fbc <EngTrModel_step+0x47c>)
 8001eaa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001eae:	4949      	ldr	r1, [pc, #292]	; (8001fd4 <EngTrModel_step+0x494>)
 8001eb0:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Outport: '<Root>/VehicleSpeed' */
  EngTrModel_Y.VehicleSpeed = EngTrModel_B.VehicleSpeed;
 8001eb4:	4b41      	ldr	r3, [pc, #260]	; (8001fbc <EngTrModel_step+0x47c>)
 8001eb6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001eba:	4946      	ldr	r1, [pc, #280]	; (8001fd4 <EngTrModel_step+0x494>)
 8001ebc:	e9c1 2302 	strd	r2, r3, [r1, #8]
   *  Gain: '<S1>/EnginePlusImpellerInertia'
   *  Inport: '<Root>/Throttle'
   *  Lookup_n-D: '<S1>/EngineTorque'
   *  Sum: '<S1>/Sum'
   */
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001ec0:	4b45      	ldr	r3, [pc, #276]	; (8001fd8 <EngTrModel_step+0x498>)
 8001ec2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	; (8001fbc <EngTrModel_step+0x47c>)
 8001ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ecc:	240a      	movs	r4, #10
 8001ece:	9404      	str	r4, [sp, #16]
 8001ed0:	4c42      	ldr	r4, [pc, #264]	; (8001fdc <EngTrModel_step+0x49c>)
 8001ed2:	9403      	str	r4, [sp, #12]
 8001ed4:	4c42      	ldr	r4, [pc, #264]	; (8001fe0 <EngTrModel_step+0x4a0>)
 8001ed6:	9402      	str	r4, [sp, #8]
 8001ed8:	4c42      	ldr	r4, [pc, #264]	; (8001fe4 <EngTrModel_step+0x4a4>)
 8001eda:	9401      	str	r4, [sp, #4]
 8001edc:	4c42      	ldr	r4, [pc, #264]	; (8001fe8 <EngTrModel_step+0x4a8>)
 8001ede:	9400      	str	r4, [sp, #0]
 8001ee0:	f7ff f9ae 	bl	8001240 <look2_binlxpw>
    (EngTrModel_U.Throttle, EngTrModel_B.EngineRPM,
     EngTrModel_ConstP.EngineTorque_bp01Data,
     EngTrModel_ConstP.EngineTorque_bp02Data,
     EngTrModel_ConstP.EngineTorque_tableData,
     EngTrModel_ConstP.EngineTorque_maxIndex, 10U) - EngTrModel_B.ImpellerTorque)
 8001ee4:	4b35      	ldr	r3, [pc, #212]	; (8001fbc <EngTrModel_step+0x47c>)
 8001ee6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001eea:	f7fe f94d 	bl	8000188 <__aeabi_dsub>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
    * 45.472138452209627 * 0.04;
 8001ef6:	a32c      	add	r3, pc, #176	; (adr r3, 8001fa8 <EngTrModel_step+0x468>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	f7fe fafc 	bl	80004f8 <__aeabi_dmul>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	a329      	add	r3, pc, #164	; (adr r3, 8001fb0 <EngTrModel_step+0x470>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe faf3 	bl	80004f8 <__aeabi_dmul>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001f1a:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <EngTrModel_step+0x478>)
 8001f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f20:	f7fe f934 	bl	800018c <__adddf3>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4923      	ldr	r1, [pc, #140]	; (8001fb8 <EngTrModel_step+0x478>)
 8001f2a:	e9c1 2300 	strd	r2, r3, [r1]

  /* Signum: '<S4>/Sign' */
  if (EngTrModel_B.VehicleSpeed < 0.0) {
 8001f2e:	4b23      	ldr	r3, [pc, #140]	; (8001fbc <EngTrModel_step+0x47c>)
 8001f30:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f34:	f04f 0200 	mov.w	r2, #0
 8001f38:	f04f 0300 	mov.w	r3, #0
 8001f3c:	f7fe fd4e 	bl	80009dc <__aeabi_dcmplt>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d005      	beq.n	8001f52 <EngTrModel_step+0x412>
    InterpDown = -1.0;
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	4b28      	ldr	r3, [pc, #160]	; (8001fec <EngTrModel_step+0x4ac>)
 8001f4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001f50:	e055      	b.n	8001ffe <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed > 0.0) {
 8001f52:	4b1a      	ldr	r3, [pc, #104]	; (8001fbc <EngTrModel_step+0x47c>)
 8001f54:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	f04f 0300 	mov.w	r3, #0
 8001f60:	f7fe fd5a 	bl	8000a18 <__aeabi_dcmpgt>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d005      	beq.n	8001f76 <EngTrModel_step+0x436>
    InterpDown = 1.0;
 8001f6a:	f04f 0200 	mov.w	r2, #0
 8001f6e:	4b20      	ldr	r3, [pc, #128]	; (8001ff0 <EngTrModel_step+0x4b0>)
 8001f70:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001f74:	e043      	b.n	8001ffe <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed == 0.0) {
 8001f76:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <EngTrModel_step+0x47c>)
 8001f78:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	f04f 0300 	mov.w	r3, #0
 8001f84:	f7fe fd20 	bl	80009c8 <__aeabi_dcmpeq>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d032      	beq.n	8001ff4 <EngTrModel_step+0x4b4>
    InterpDown = 0.0;
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001f9a:	e030      	b.n	8001ffe <EngTrModel_step+0x4be>
 8001f9c:	f3af 8000 	nop.w
 8001fa0:	3d70a3d7 	.word	0x3d70a3d7
 8001fa4:	4009d70a 	.word	0x4009d70a
 8001fa8:	0865b653 	.word	0x0865b653
 8001fac:	4046bc6f 	.word	0x4046bc6f
 8001fb0:	47ae147b 	.word	0x47ae147b
 8001fb4:	3fa47ae1 	.word	0x3fa47ae1
 8001fb8:	20000250 	.word	0x20000250
 8001fbc:	20000220 	.word	0x20000220
 8001fc0:	0800a888 	.word	0x0800a888
 8001fc4:	0800a360 	.word	0x0800a360
 8001fc8:	0800a8a8 	.word	0x0800a8a8
 8001fcc:	0800a950 	.word	0x0800a950
 8001fd0:	0800a9f8 	.word	0x0800a9f8
 8001fd4:	20000288 	.word	0x20000288
 8001fd8:	20000278 	.word	0x20000278
 8001fdc:	0800aaa8 	.word	0x0800aaa8
 8001fe0:	0800a470 	.word	0x0800a470
 8001fe4:	0800a830 	.word	0x0800a830
 8001fe8:	0800a7e0 	.word	0x0800a7e0
 8001fec:	bff00000 	.word	0xbff00000
 8001ff0:	3ff00000 	.word	0x3ff00000
  } else {
    InterpDown = (rtNaN);
 8001ff4:	4b3a      	ldr	r3, [pc, #232]	; (80020e0 <EngTrModel_step+0x5a0>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	e9c7 2304 	strd	r2, r3, [r7, #16]
   *  Inport: '<Root>/Brake'
   *  Product: '<S4>/SignedLoad'
   *  Sum: '<S4>/Sum'
   *  Sum: '<S4>/Sum1'
   */
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001ffe:	4b39      	ldr	r3, [pc, #228]	; (80020e4 <EngTrModel_step+0x5a4>)
 8002000:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002004:	a32e      	add	r3, pc, #184	; (adr r3, 80020c0 <EngTrModel_step+0x580>)
 8002006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200a:	f7fe fa75 	bl	80004f8 <__aeabi_dmul>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	4614      	mov	r4, r2
 8002014:	461d      	mov	r5, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8002016:	4b33      	ldr	r3, [pc, #204]	; (80020e4 <EngTrModel_step+0x5a4>)
 8002018:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002024:	f7ff fc72 	bl	800190c <rt_powd_snf>
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8002028:	a327      	add	r3, pc, #156	; (adr r3, 80020c8 <EngTrModel_step+0x588>)
 800202a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202e:	f7fe fa63 	bl	80004f8 <__aeabi_dmul>
 8002032:	4602      	mov	r2, r0
 8002034:	460b      	mov	r3, r1
 8002036:	4610      	mov	r0, r2
 8002038:	4619      	mov	r1, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 800203a:	f04f 0200 	mov.w	r2, #0
 800203e:	4b2a      	ldr	r3, [pc, #168]	; (80020e8 <EngTrModel_step+0x5a8>)
 8002040:	f7fe f8a4 	bl	800018c <__adddf3>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4610      	mov	r0, r2
 800204a:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 800204c:	4b27      	ldr	r3, [pc, #156]	; (80020ec <EngTrModel_step+0x5ac>)
 800204e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8002052:	f7fe f89b 	bl	800018c <__adddf3>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	4610      	mov	r0, r2
 800205c:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 800205e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002062:	f7fe fa49 	bl	80004f8 <__aeabi_dmul>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 800206a:	4620      	mov	r0, r4
 800206c:	4629      	mov	r1, r5
 800206e:	f7fe f88b 	bl	8000188 <__aeabi_dsub>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	4610      	mov	r0, r2
 8002078:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 800207a:	a315      	add	r3, pc, #84	; (adr r3, 80020d0 <EngTrModel_step+0x590>)
 800207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002080:	f7fe fa3a 	bl	80004f8 <__aeabi_dmul>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	a312      	add	r3, pc, #72	; (adr r3, 80020d8 <EngTrModel_step+0x598>)
 800208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002092:	f7fe fa31 	bl	80004f8 <__aeabi_dmul>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 800209e:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <EngTrModel_step+0x5b0>)
 80020a0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80020a4:	f7fe f872 	bl	800018c <__adddf3>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4910      	ldr	r1, [pc, #64]	; (80020f0 <EngTrModel_step+0x5b0>)
 80020ae:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 80020b2:	bf00      	nop
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bdb0      	pop	{r4, r5, r7, pc}
 80020ba:	bf00      	nop
 80020bc:	f3af 8000 	nop.w
 80020c0:	3d70a3d7 	.word	0x3d70a3d7
 80020c4:	4009d70a 	.word	0x4009d70a
 80020c8:	47ae147b 	.word	0x47ae147b
 80020cc:	3f947ae1 	.word	0x3f947ae1
 80020d0:	b3bfa695 	.word	0xb3bfa695
 80020d4:	3fb52ad1 	.word	0x3fb52ad1
 80020d8:	47ae147b 	.word	0x47ae147b
 80020dc:	3fa47ae1 	.word	0x3fa47ae1
 80020e0:	20000a90 	.word	0x20000a90
 80020e4:	20000220 	.word	0x20000220
 80020e8:	40440000 	.word	0x40440000
 80020ec:	20000278 	.word	0x20000278
 80020f0:	20000250 	.word	0x20000250

080020f4 <EngTrModel_initialize>:

/* Model initialize function */
void EngTrModel_initialize(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* Registration code */

  /* initialize non-finites */
  rt_InitInfAndNaN(sizeof(real_T));
 80020f8:	2008      	movs	r0, #8
 80020fa:	f002 fad9 	bl	80046b0 <rt_InitInfAndNaN>
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <USER_GPIO_Define>:
#include "main.h"

// Define a pin

void USER_GPIO_Define( uint8_t port, uint8_t pin, uint8_t direction, uint8_t option )
{
 8002104:	b490      	push	{r4, r7}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	4604      	mov	r4, r0
 800210c:	4608      	mov	r0, r1
 800210e:	4611      	mov	r1, r2
 8002110:	461a      	mov	r2, r3
 8002112:	4623      	mov	r3, r4
 8002114:	71fb      	strb	r3, [r7, #7]
 8002116:	4603      	mov	r3, r0
 8002118:	71bb      	strb	r3, [r7, #6]
 800211a:	460b      	mov	r3, r1
 800211c:	717b      	strb	r3, [r7, #5]
 800211e:	4613      	mov	r3, r2
 8002120:	713b      	strb	r3, [r7, #4]
  volatile uint32_t * CR;
  uint8_t actual_pin = pin;
 8002122:	79bb      	ldrb	r3, [r7, #6]
 8002124:	72fb      	strb	r3, [r7, #11]
  uint8_t offset = 0x00;
 8002126:	2300      	movs	r3, #0
 8002128:	72bb      	strb	r3, [r7, #10]

  if( pin > 7 ) {
 800212a:	79bb      	ldrb	r3, [r7, #6]
 800212c:	2b07      	cmp	r3, #7
 800212e:	d904      	bls.n	800213a <USER_GPIO_Define+0x36>
      actual_pin -= 8;
 8002130:	7afb      	ldrb	r3, [r7, #11]
 8002132:	3b08      	subs	r3, #8
 8002134:	72fb      	strb	r3, [r7, #11]
      offset = 0x01;
 8002136:	2301      	movs	r3, #1
 8002138:	72bb      	strb	r3, [r7, #10]
  }

  if( port == 0 )
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d10d      	bne.n	800215c <USER_GPIO_Define+0x58>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPAEN;			// IO port A clock enable
 8002140:	4b53      	ldr	r3, [pc, #332]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	4a52      	ldr	r2, [pc, #328]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002146:	f043 0304 	orr.w	r3, r3, #4
 800214a:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOA->CRL + offset);
 800214c:	7abb      	ldrb	r3, [r7, #10]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002154:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	e064      	b.n	8002226 <USER_GPIO_Define+0x122>
  }
  else if( port == 1 )
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d10d      	bne.n	800217e <USER_GPIO_Define+0x7a>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPBEN;			// IO port B clock enable
 8002162:	4b4b      	ldr	r3, [pc, #300]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	4a4a      	ldr	r2, [pc, #296]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002168:	f043 0308 	orr.w	r3, r3, #8
 800216c:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOB->CRL + offset);
 800216e:	7abb      	ldrb	r3, [r7, #10]
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002176:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	e053      	b.n	8002226 <USER_GPIO_Define+0x122>
  }
  else if ( port == 2 )
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d10d      	bne.n	80021a0 <USER_GPIO_Define+0x9c>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPCEN;			// IO port C clock enable
 8002184:	4b42      	ldr	r3, [pc, #264]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	4a41      	ldr	r2, [pc, #260]	; (8002290 <USER_GPIO_Define+0x18c>)
 800218a:	f043 0310 	orr.w	r3, r3, #16
 800218e:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOC->CRL + offset);
 8002190:	7abb      	ldrb	r3, [r7, #10]
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002198:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	e042      	b.n	8002226 <USER_GPIO_Define+0x122>
  }
  else if ( port == 3 )
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	2b03      	cmp	r3, #3
 80021a4:	d10d      	bne.n	80021c2 <USER_GPIO_Define+0xbe>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPDEN;			// IO port D clock enable
 80021a6:	4b3a      	ldr	r3, [pc, #232]	; (8002290 <USER_GPIO_Define+0x18c>)
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	4a39      	ldr	r2, [pc, #228]	; (8002290 <USER_GPIO_Define+0x18c>)
 80021ac:	f043 0320 	orr.w	r3, r3, #32
 80021b0:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOD->CRL + offset);
 80021b2:	7abb      	ldrb	r3, [r7, #10]
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021ba:	f503 338a 	add.w	r3, r3, #70656	; 0x11400
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	e031      	b.n	8002226 <USER_GPIO_Define+0x122>
  }
  else if( port == 4 )
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	2b04      	cmp	r3, #4
 80021c6:	d10d      	bne.n	80021e4 <USER_GPIO_Define+0xe0>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPEEN;			// IO port E clock enable
 80021c8:	4b31      	ldr	r3, [pc, #196]	; (8002290 <USER_GPIO_Define+0x18c>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	4a30      	ldr	r2, [pc, #192]	; (8002290 <USER_GPIO_Define+0x18c>)
 80021ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021d2:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOE->CRL + offset);
 80021d4:	7abb      	ldrb	r3, [r7, #10]
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021dc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	e020      	b.n	8002226 <USER_GPIO_Define+0x122>
  }
  else if( port == 5 )
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	2b05      	cmp	r3, #5
 80021e8:	d10d      	bne.n	8002206 <USER_GPIO_Define+0x102>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPFEN;			// IO port F clock enable
 80021ea:	4b29      	ldr	r3, [pc, #164]	; (8002290 <USER_GPIO_Define+0x18c>)
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	4a28      	ldr	r2, [pc, #160]	; (8002290 <USER_GPIO_Define+0x18c>)
 80021f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021f4:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOF->CRL + offset);
 80021f6:	7abb      	ldrb	r3, [r7, #10]
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021fe:	f503 338e 	add.w	r3, r3, #72704	; 0x11c00
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	e00f      	b.n	8002226 <USER_GPIO_Define+0x122>
  }
  else if( port == 6 )
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	2b06      	cmp	r3, #6
 800220a:	d10c      	bne.n	8002226 <USER_GPIO_Define+0x122>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPGEN;			// IO port G clock enable
 800220c:	4b20      	ldr	r3, [pc, #128]	; (8002290 <USER_GPIO_Define+0x18c>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	4a1f      	ldr	r2, [pc, #124]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002216:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOG->CRL + offset);
 8002218:	7abb      	ldrb	r3, [r7, #10]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002220:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8002224:	60fb      	str	r3, [r7, #12]
  }

  if( ( direction == 1 || direction == 2 || direction == 3 ) && ( option == 2 || option == 3 ) )
 8002226:	797b      	ldrb	r3, [r7, #5]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d005      	beq.n	8002238 <USER_GPIO_Define+0x134>
 800222c:	797b      	ldrb	r3, [r7, #5]
 800222e:	2b02      	cmp	r3, #2
 8002230:	d002      	beq.n	8002238 <USER_GPIO_Define+0x134>
 8002232:	797b      	ldrb	r3, [r7, #5]
 8002234:	2b03      	cmp	r3, #3
 8002236:	d10b      	bne.n	8002250 <USER_GPIO_Define+0x14c>
 8002238:	793b      	ldrb	r3, [r7, #4]
 800223a:	2b02      	cmp	r3, #2
 800223c:	d002      	beq.n	8002244 <USER_GPIO_Define+0x140>
 800223e:	793b      	ldrb	r3, [r7, #4]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d105      	bne.n	8002250 <USER_GPIO_Define+0x14c>
  {
      RCC->APB2ENR	|=	RCC_APB2ENR_AFIOEN;		// Alternate function I/O clock enable
 8002244:	4b12      	ldr	r3, [pc, #72]	; (8002290 <USER_GPIO_Define+0x18c>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	4a11      	ldr	r2, [pc, #68]	; (8002290 <USER_GPIO_Define+0x18c>)
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	6193      	str	r3, [r2, #24]
  }

  *CR	&=	~( 0xF << (actual_pin * 4) );			// Reset the target pin
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	7afa      	ldrb	r2, [r7, #11]
 8002256:	0092      	lsls	r2, r2, #2
 8002258:	210f      	movs	r1, #15
 800225a:	fa01 f202 	lsl.w	r2, r1, r2
 800225e:	43d2      	mvns	r2, r2
 8002260:	401a      	ands	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	601a      	str	r2, [r3, #0]
  *CR	|=	( direction << (actual_pin * 4) )		// Set up the direction and the option for the pin
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	7979      	ldrb	r1, [r7, #5]
 800226c:	7afa      	ldrb	r2, [r7, #11]
 800226e:	0092      	lsls	r2, r2, #2
 8002270:	4091      	lsls	r1, r2
	|	( option << (actual_pin * 4 + 2) );
 8002272:	7938      	ldrb	r0, [r7, #4]
 8002274:	7afa      	ldrb	r2, [r7, #11]
 8002276:	0092      	lsls	r2, r2, #2
 8002278:	3202      	adds	r2, #2
 800227a:	fa00 f202 	lsl.w	r2, r0, r2
 800227e:	430a      	orrs	r2, r1
  *CR	|=	( direction << (actual_pin * 4) )		// Set up the direction and the option for the pin
 8002280:	431a      	orrs	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	601a      	str	r2, [r3, #0]
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bc90      	pop	{r4, r7}
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000

08002294 <USER_GPIO_Read>:

// Read a pin

uint8_t USER_GPIO_Read( uint8_t port, uint8_t pin )
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	460a      	mov	r2, r1
 800229e:	71fb      	strb	r3, [r7, #7]
 80022a0:	4613      	mov	r3, r2
 80022a2:	71bb      	strb	r3, [r7, #6]
  volatile uint32_t * IDR;
  int state;

  if( port == 0 )
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <USER_GPIO_Read+0x1c>
  {
      IDR = (volatile uint32_t *) (&GPIOA->IDR);
 80022aa:	4b1c      	ldr	r3, [pc, #112]	; (800231c <USER_GPIO_Read+0x88>)
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	e022      	b.n	80022f6 <USER_GPIO_Read+0x62>
  }
  else if( port == 1 )
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d102      	bne.n	80022bc <USER_GPIO_Read+0x28>
  {
      IDR = (volatile uint32_t *) (&GPIOB->IDR);
 80022b6:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <USER_GPIO_Read+0x8c>)
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	e01c      	b.n	80022f6 <USER_GPIO_Read+0x62>
  }
  else if( port == 2 )
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d102      	bne.n	80022c8 <USER_GPIO_Read+0x34>
  {
      IDR = (volatile uint32_t *) (&GPIOC->IDR);
 80022c2:	4b18      	ldr	r3, [pc, #96]	; (8002324 <USER_GPIO_Read+0x90>)
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	e016      	b.n	80022f6 <USER_GPIO_Read+0x62>
  }
  else if( port == 3 )
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d102      	bne.n	80022d4 <USER_GPIO_Read+0x40>
  {
      IDR = (volatile uint32_t *) (&GPIOD->IDR);
 80022ce:	4b16      	ldr	r3, [pc, #88]	; (8002328 <USER_GPIO_Read+0x94>)
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	e010      	b.n	80022f6 <USER_GPIO_Read+0x62>
  }
  else if( port == 4 )
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d102      	bne.n	80022e0 <USER_GPIO_Read+0x4c>
  {
      IDR = (volatile uint32_t *) (&GPIOE->IDR);
 80022da:	4b14      	ldr	r3, [pc, #80]	; (800232c <USER_GPIO_Read+0x98>)
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	e00a      	b.n	80022f6 <USER_GPIO_Read+0x62>
  }
  else if( port == 5 )
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b05      	cmp	r3, #5
 80022e4:	d102      	bne.n	80022ec <USER_GPIO_Read+0x58>
  {
      IDR = (volatile uint32_t *) (&GPIOF->IDR);
 80022e6:	4b12      	ldr	r3, [pc, #72]	; (8002330 <USER_GPIO_Read+0x9c>)
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	e004      	b.n	80022f6 <USER_GPIO_Read+0x62>
  }
  else if( port == 6 )
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	2b06      	cmp	r3, #6
 80022f0:	d101      	bne.n	80022f6 <USER_GPIO_Read+0x62>
  {
      IDR = (volatile uint32_t *) (&GPIOG->IDR);
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <USER_GPIO_Read+0xa0>)
 80022f4:	60fb      	str	r3, [r7, #12]
  }

  state = ( ( *IDR & ( 1 << pin ) ) >> pin );
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	79ba      	ldrb	r2, [r7, #6]
 80022fc:	2101      	movs	r1, #1
 80022fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002302:	401a      	ands	r2, r3
 8002304:	79bb      	ldrb	r3, [r7, #6]
 8002306:	fa22 f303 	lsr.w	r3, r2, r3
 800230a:	60bb      	str	r3, [r7, #8]
  return state;
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	b2db      	uxtb	r3, r3
}
 8002310:	4618      	mov	r0, r3
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40010808 	.word	0x40010808
 8002320:	40010c08 	.word	0x40010c08
 8002324:	40011008 	.word	0x40011008
 8002328:	40011408 	.word	0x40011408
 800232c:	40011808 	.word	0x40011808
 8002330:	40011c08 	.word	0x40011c08
 8002334:	40012008 	.word	0x40012008

08002338 <USER_GPIO_Write>:

// Write a pin

void USER_GPIO_Write(uint8_t port, uint8_t pin, uint8_t state)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	71fb      	strb	r3, [r7, #7]
 8002342:	460b      	mov	r3, r1
 8002344:	71bb      	strb	r3, [r7, #6]
 8002346:	4613      	mov	r3, r2
 8002348:	717b      	strb	r3, [r7, #5]
  volatile uint32_t * ODR;

  if( port == 0 ) {
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d102      	bne.n	8002356 <USER_GPIO_Write+0x1e>
      ODR = (volatile uint32_t *) (&GPIOA->ODR);
 8002350:	4b20      	ldr	r3, [pc, #128]	; (80023d4 <USER_GPIO_Write+0x9c>)
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	e022      	b.n	800239c <USER_GPIO_Write+0x64>
  }
  else if( port == 1 )
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d102      	bne.n	8002362 <USER_GPIO_Write+0x2a>
  {
      ODR = (volatile uint32_t *) (&GPIOB->ODR);
 800235c:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <USER_GPIO_Write+0xa0>)
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	e01c      	b.n	800239c <USER_GPIO_Write+0x64>
  }
  else if( port == 2 )
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	2b02      	cmp	r3, #2
 8002366:	d102      	bne.n	800236e <USER_GPIO_Write+0x36>
  {
      ODR = (volatile uint32_t *) (&GPIOC->ODR);
 8002368:	4b1c      	ldr	r3, [pc, #112]	; (80023dc <USER_GPIO_Write+0xa4>)
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	e016      	b.n	800239c <USER_GPIO_Write+0x64>
  }
  else if( port == 3 )
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	2b03      	cmp	r3, #3
 8002372:	d102      	bne.n	800237a <USER_GPIO_Write+0x42>
  {
      ODR = (volatile uint32_t *) (&GPIOD->ODR);
 8002374:	4b1a      	ldr	r3, [pc, #104]	; (80023e0 <USER_GPIO_Write+0xa8>)
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	e010      	b.n	800239c <USER_GPIO_Write+0x64>
  }
  else if( port == 4 )
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	2b04      	cmp	r3, #4
 800237e:	d102      	bne.n	8002386 <USER_GPIO_Write+0x4e>
  {
      ODR = (volatile uint32_t *) (&GPIOE->ODR);
 8002380:	4b18      	ldr	r3, [pc, #96]	; (80023e4 <USER_GPIO_Write+0xac>)
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	e00a      	b.n	800239c <USER_GPIO_Write+0x64>
  }
  else if( port == 5 )
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	2b05      	cmp	r3, #5
 800238a:	d102      	bne.n	8002392 <USER_GPIO_Write+0x5a>
  {
      ODR = (volatile uint32_t *) (&GPIOF->ODR);
 800238c:	4b16      	ldr	r3, [pc, #88]	; (80023e8 <USER_GPIO_Write+0xb0>)
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	e004      	b.n	800239c <USER_GPIO_Write+0x64>
  }
  else if( port == 6 )
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	2b06      	cmp	r3, #6
 8002396:	d101      	bne.n	800239c <USER_GPIO_Write+0x64>
  {
      ODR = (volatile uint32_t *) (&GPIOG->ODR);
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <USER_GPIO_Write+0xb4>)
 800239a:	60fb      	str	r3, [r7, #12]
  }

  state ? ( *ODR |= ( state << pin ) ) : ( *ODR &= ~( 1 << pin ) );
 800239c:	797b      	ldrb	r3, [r7, #5]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d009      	beq.n	80023b6 <USER_GPIO_Write+0x7e>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	7979      	ldrb	r1, [r7, #5]
 80023a8:	79ba      	ldrb	r2, [r7, #6]
 80023aa:	fa01 f202 	lsl.w	r2, r1, r2
 80023ae:	431a      	orrs	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	601a      	str	r2, [r3, #0]
}
 80023b4:	e009      	b.n	80023ca <USER_GPIO_Write+0x92>
  state ? ( *ODR |= ( state << pin ) ) : ( *ODR &= ~( 1 << pin ) );
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	79ba      	ldrb	r2, [r7, #6]
 80023bc:	2101      	movs	r1, #1
 80023be:	fa01 f202 	lsl.w	r2, r1, r2
 80023c2:	43d2      	mvns	r2, r2
 80023c4:	401a      	ands	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	601a      	str	r2, [r3, #0]
}
 80023ca:	bf00      	nop
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	4001080c 	.word	0x4001080c
 80023d8:	40010c0c 	.word	0x40010c0c
 80023dc:	4001100c 	.word	0x4001100c
 80023e0:	4001140c 	.word	0x4001140c
 80023e4:	4001180c 	.word	0x4001180c
 80023e8:	40011c0c 	.word	0x40011c0c
 80023ec:	4001200c 	.word	0x4001200c

080023f0 <USER_GPIO_Toggle>:

// Toggle a pin

void USER_GPIO_Toggle(uint8_t port, uint8_t pin)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	460a      	mov	r2, r1
 80023fa:	71fb      	strb	r3, [r7, #7]
 80023fc:	4613      	mov	r3, r2
 80023fe:	71bb      	strb	r3, [r7, #6]
  if( USER_GPIO_Read(port, pin) ) {
 8002400:	79ba      	ldrb	r2, [r7, #6]
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	4611      	mov	r1, r2
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff44 	bl	8002294 <USER_GPIO_Read>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d006      	beq.n	8002420 <USER_GPIO_Toggle+0x30>
      USER_GPIO_Write(port, pin, 0);
 8002412:	79b9      	ldrb	r1, [r7, #6]
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	2200      	movs	r2, #0
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff8d 	bl	8002338 <USER_GPIO_Write>
  }
  else {
      USER_GPIO_Write(port, pin, 1);
  }
}
 800241e:	e005      	b.n	800242c <USER_GPIO_Toggle+0x3c>
      USER_GPIO_Write(port, pin, 1);
 8002420:	79b9      	ldrb	r1, [r7, #6]
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	2201      	movs	r2, #1
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ff86 	bl	8002338 <USER_GPIO_Write>
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <USER_I2C_Init>:
#include "GPIO.h"

// Initialize I2C

void USER_I2C_Init( uint8_t I2C, uint8_t speed_mode )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	460a      	mov	r2, r1
 800243e:	71fb      	strb	r3, [r7, #7]
 8002440:	4613      	mov	r3, r2
 8002442:	71bb      	strb	r3, [r7, #6]
  if( I2C == 0 )
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d12d      	bne.n	80024a6 <USER_I2C_Init+0x72>
  {
      RCC->APB1ENR 	|=	RCC_APB1ENR_I2C1EN;	// I2C1 clock enable
 800244a:	4b31      	ldr	r3, [pc, #196]	; (8002510 <USER_I2C_Init+0xdc>)
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	4a30      	ldr	r2, [pc, #192]	; (8002510 <USER_I2C_Init+0xdc>)
 8002450:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002454:	61d3      	str	r3, [r2, #28]

      USER_GPIO_Define( PORTB, 6, OUT_50, OUT_AF_OD );	// PB6 I2C1_SCL
 8002456:	2303      	movs	r3, #3
 8002458:	2203      	movs	r2, #3
 800245a:	2106      	movs	r1, #6
 800245c:	2001      	movs	r0, #1
 800245e:	f7ff fe51 	bl	8002104 <USER_GPIO_Define>
      USER_GPIO_Define( PORTB, 7, OUT_50, OUT_AF_OD );	// PB7 I2C1_SDA
 8002462:	2303      	movs	r3, #3
 8002464:	2203      	movs	r2, #3
 8002466:	2107      	movs	r1, #7
 8002468:	2001      	movs	r0, #1
 800246a:	f7ff fe4b 	bl	8002104 <USER_GPIO_Define>

      I2C1->CR1		|=	I2C_CR1_SWRST;		// Software reset
 800246e:	4b29      	ldr	r3, [pc, #164]	; (8002514 <USER_I2C_Init+0xe0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a28      	ldr	r2, [pc, #160]	; (8002514 <USER_I2C_Init+0xe0>)
 8002474:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002478:	6013      	str	r3, [r2, #0]
      I2C1->CR1		&=	~I2C_CR1_SWRST;
 800247a:	4b26      	ldr	r3, [pc, #152]	; (8002514 <USER_I2C_Init+0xe0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a25      	ldr	r2, [pc, #148]	; (8002514 <USER_I2C_Init+0xe0>)
 8002480:	0c1b      	lsrs	r3, r3, #16
 8002482:	041b      	lsls	r3, r3, #16
 8002484:	6013      	str	r3, [r2, #0]

      I2C1->CR2		=	I2C_CR2_FREQ;		// Peripheral clock frequency of 8 MHz
 8002486:	4b23      	ldr	r3, [pc, #140]	; (8002514 <USER_I2C_Init+0xe0>)
 8002488:	2208      	movs	r2, #8
 800248a:	605a      	str	r2, [r3, #4]

      I2C1->CCR		=	speed_mode;		// Clock control register in Fm/Sm mode
 800248c:	4a21      	ldr	r2, [pc, #132]	; (8002514 <USER_I2C_Init+0xe0>)
 800248e:	79bb      	ldrb	r3, [r7, #6]
 8002490:	61d3      	str	r3, [r2, #28]
      I2C1->TRISE	=	I2C_TRISE_TRISE;	// Maximum rise time in Fm/Sm mode (Master mode)
 8002492:	4b20      	ldr	r3, [pc, #128]	; (8002514 <USER_I2C_Init+0xe0>)
 8002494:	2209      	movs	r2, #9
 8002496:	621a      	str	r2, [r3, #32]

      I2C1->CR1		|=	I2C_CR1_PE;		// Peripheral enable
 8002498:	4b1e      	ldr	r3, [pc, #120]	; (8002514 <USER_I2C_Init+0xe0>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a1d      	ldr	r2, [pc, #116]	; (8002514 <USER_I2C_Init+0xe0>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6013      	str	r3, [r2, #0]
      I2C2->TRISE	=	I2C_TRISE_TRISE;

      I2C2->CR1		|=	I2C_CR1_PE;
  }

}
 80024a4:	e02f      	b.n	8002506 <USER_I2C_Init+0xd2>
  else if( I2C == 1 )
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d12c      	bne.n	8002506 <USER_I2C_Init+0xd2>
      RCC->APB1ENR 	|=	RCC_APB1ENR_I2C2EN;	// I2C2 clock enable
 80024ac:	4b18      	ldr	r3, [pc, #96]	; (8002510 <USER_I2C_Init+0xdc>)
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	4a17      	ldr	r2, [pc, #92]	; (8002510 <USER_I2C_Init+0xdc>)
 80024b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024b6:	61d3      	str	r3, [r2, #28]
      USER_GPIO_Define( PORTB, 10, OUT_50, OUT_AF_OD );	// PB10 I2C2_SCL
 80024b8:	2303      	movs	r3, #3
 80024ba:	2203      	movs	r2, #3
 80024bc:	210a      	movs	r1, #10
 80024be:	2001      	movs	r0, #1
 80024c0:	f7ff fe20 	bl	8002104 <USER_GPIO_Define>
      USER_GPIO_Define( PORTB, 11, OUT_50, OUT_AF_OD );	// PB11 I2C2_SDA
 80024c4:	2303      	movs	r3, #3
 80024c6:	2203      	movs	r2, #3
 80024c8:	210b      	movs	r1, #11
 80024ca:	2001      	movs	r0, #1
 80024cc:	f7ff fe1a 	bl	8002104 <USER_GPIO_Define>
      I2C2->CR1		|=	I2C_CR1_SWRST;
 80024d0:	4b11      	ldr	r3, [pc, #68]	; (8002518 <USER_I2C_Init+0xe4>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a10      	ldr	r2, [pc, #64]	; (8002518 <USER_I2C_Init+0xe4>)
 80024d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024da:	6013      	str	r3, [r2, #0]
      I2C2->CR1		&=	~I2C_CR1_SWRST;
 80024dc:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <USER_I2C_Init+0xe4>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a0d      	ldr	r2, [pc, #52]	; (8002518 <USER_I2C_Init+0xe4>)
 80024e2:	0c1b      	lsrs	r3, r3, #16
 80024e4:	041b      	lsls	r3, r3, #16
 80024e6:	6013      	str	r3, [r2, #0]
      I2C2->CR2		=	I2C_CR2_FREQ;
 80024e8:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <USER_I2C_Init+0xe4>)
 80024ea:	2208      	movs	r2, #8
 80024ec:	605a      	str	r2, [r3, #4]
      I2C2->CCR		=	speed_mode;
 80024ee:	4a0a      	ldr	r2, [pc, #40]	; (8002518 <USER_I2C_Init+0xe4>)
 80024f0:	79bb      	ldrb	r3, [r7, #6]
 80024f2:	61d3      	str	r3, [r2, #28]
      I2C2->TRISE	=	I2C_TRISE_TRISE;
 80024f4:	4b08      	ldr	r3, [pc, #32]	; (8002518 <USER_I2C_Init+0xe4>)
 80024f6:	2209      	movs	r2, #9
 80024f8:	621a      	str	r2, [r3, #32]
      I2C2->CR1		|=	I2C_CR1_PE;
 80024fa:	4b07      	ldr	r3, [pc, #28]	; (8002518 <USER_I2C_Init+0xe4>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a06      	ldr	r2, [pc, #24]	; (8002518 <USER_I2C_Init+0xe4>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6013      	str	r3, [r2, #0]
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40021000 	.word	0x40021000
 8002514:	40005400 	.word	0x40005400
 8002518:	40005800 	.word	0x40005800

0800251c <USER_I2C_Start>:

// Start I2C

void USER_I2C_Start( uint8_t I2C )
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]

  if( I2C == 0 )
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10d      	bne.n	8002548 <USER_I2C_Start+0x2c>
  {
      I2C1->CR1		|=	I2C_CR1_START;		// Start generation
 800252c:	4b11      	ldr	r3, [pc, #68]	; (8002574 <USER_I2C_Start+0x58>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a10      	ldr	r2, [pc, #64]	; (8002574 <USER_I2C_Start+0x58>)
 8002532:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002536:	6013      	str	r3, [r2, #0]
      while (! ( I2C1->SR1 & I2C_SR1_SB) );		// Set when a Start condition generated
 8002538:	bf00      	nop
 800253a:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <USER_I2C_Start+0x58>)
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0f9      	beq.n	800253a <USER_I2C_Start+0x1e>
  {
      I2C2->CR1		|=	I2C_CR1_START;
      while (! ( I2C2->SR1 & I2C_SR1_SB ) );
  }

}
 8002546:	e00f      	b.n	8002568 <USER_I2C_Start+0x4c>
  else if ( I2C == 1 )
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d10c      	bne.n	8002568 <USER_I2C_Start+0x4c>
      I2C2->CR1		|=	I2C_CR1_START;
 800254e:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <USER_I2C_Start+0x5c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a09      	ldr	r2, [pc, #36]	; (8002578 <USER_I2C_Start+0x5c>)
 8002554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002558:	6013      	str	r3, [r2, #0]
      while (! ( I2C2->SR1 & I2C_SR1_SB ) );
 800255a:	bf00      	nop
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <USER_I2C_Start+0x5c>)
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f9      	beq.n	800255c <USER_I2C_Start+0x40>
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40005400 	.word	0x40005400
 8002578:	40005800 	.word	0x40005800

0800257c <USER_I2C_Address>:

// Send the address + R or W via I2C

void USER_I2C_Address( uint8_t I2C, uint8_t address, uint8_t RW )
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
 8002586:	460b      	mov	r3, r1
 8002588:	71bb      	strb	r3, [r7, #6]
 800258a:	4613      	mov	r3, r2
 800258c:	717b      	strb	r3, [r7, #5]
  volatile uint16_t tmp;

  if( I2C == 0 )
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d122      	bne.n	80025da <USER_I2C_Address+0x5e>
  {
      I2C1->DR = ( address | RW );
 8002594:	79ba      	ldrb	r2, [r7, #6]
 8002596:	797b      	ldrb	r3, [r7, #5]
 8002598:	4313      	orrs	r3, r2
 800259a:	b2da      	uxtb	r2, r3
 800259c:	4b26      	ldr	r3, [pc, #152]	; (8002638 <USER_I2C_Address+0xbc>)
 800259e:	611a      	str	r2, [r3, #16]

      while( !( I2C1->SR1 & I2C_SR1_ADDR ) );		// ADDR flag is zero while address is mismatched or not received
 80025a0:	bf00      	nop
 80025a2:	4b25      	ldr	r3, [pc, #148]	; (8002638 <USER_I2C_Address+0xbc>)
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f9      	beq.n	80025a2 <USER_I2C_Address+0x26>
      while ( I2C1->SR1 & I2C_SR1_ADDR )		// ADDR flag is set when received address matched
 80025ae:	e00d      	b.n	80025cc <USER_I2C_Address+0x50>
      {
	  tmp = I2C1->SR1;				// Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag
 80025b0:	4b21      	ldr	r3, [pc, #132]	; (8002638 <USER_I2C_Address+0xbc>)
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	81fb      	strh	r3, [r7, #14]
	  tmp = I2C1->SR2;
 80025b8:	4b1f      	ldr	r3, [pc, #124]	; (8002638 <USER_I2C_Address+0xbc>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	81fb      	strh	r3, [r7, #14]

	  if( !( I2C1->SR1 & I2C_SR1_ADDR ) )
 80025c0:	4b1d      	ldr	r3, [pc, #116]	; (8002638 <USER_I2C_Address+0xbc>)
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d02c      	beq.n	8002626 <USER_I2C_Address+0xaa>
      while ( I2C1->SR1 & I2C_SR1_ADDR )		// ADDR flag is set when received address matched
 80025cc:	4b1a      	ldr	r3, [pc, #104]	; (8002638 <USER_I2C_Address+0xbc>)
 80025ce:	695b      	ldr	r3, [r3, #20]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1eb      	bne.n	80025b0 <USER_I2C_Address+0x34>
	      break;
	  }
      }
  }

}
 80025d8:	e028      	b.n	800262c <USER_I2C_Address+0xb0>
  else if ( I2C == 1 )
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d125      	bne.n	800262c <USER_I2C_Address+0xb0>
      I2C2->DR = ( address | RW );
 80025e0:	79ba      	ldrb	r2, [r7, #6]
 80025e2:	797b      	ldrb	r3, [r7, #5]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	4b14      	ldr	r3, [pc, #80]	; (800263c <USER_I2C_Address+0xc0>)
 80025ea:	611a      	str	r2, [r3, #16]
      while( !( I2C2->SR1 & I2C_SR1_ADDR ) );
 80025ec:	bf00      	nop
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <USER_I2C_Address+0xc0>)
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d0f9      	beq.n	80025ee <USER_I2C_Address+0x72>
      while ( I2C2->SR1 & I2C_SR1_ADDR )
 80025fa:	e00d      	b.n	8002618 <USER_I2C_Address+0x9c>
	  tmp = I2C2->SR1;
 80025fc:	4b0f      	ldr	r3, [pc, #60]	; (800263c <USER_I2C_Address+0xc0>)
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	b29b      	uxth	r3, r3
 8002602:	81fb      	strh	r3, [r7, #14]
	  tmp = I2C2->SR2;
 8002604:	4b0d      	ldr	r3, [pc, #52]	; (800263c <USER_I2C_Address+0xc0>)
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	b29b      	uxth	r3, r3
 800260a:	81fb      	strh	r3, [r7, #14]
	  if( !( I2C2->SR1 & I2C_SR1_ADDR ) )
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <USER_I2C_Address+0xc0>)
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d008      	beq.n	800262a <USER_I2C_Address+0xae>
      while ( I2C2->SR1 & I2C_SR1_ADDR )
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <USER_I2C_Address+0xc0>)
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1eb      	bne.n	80025fc <USER_I2C_Address+0x80>
}
 8002624:	e002      	b.n	800262c <USER_I2C_Address+0xb0>
	      break;
 8002626:	bf00      	nop
 8002628:	e000      	b.n	800262c <USER_I2C_Address+0xb0>
	      break;
 800262a:	bf00      	nop
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40005400 	.word	0x40005400
 800263c:	40005800 	.word	0x40005800

08002640 <USER_I2C_Data>:

// Send data via I2C

void USER_I2C_Data( uint8_t I2C, uint8_t data )
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	460a      	mov	r2, r1
 800264a:	71fb      	strb	r3, [r7, #7]
 800264c:	4613      	mov	r3, r2
 800264e:	71bb      	strb	r3, [r7, #6]

  if( I2C == 0 )
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d111      	bne.n	800267a <USER_I2C_Data+0x3a>
  {
      while( !( I2C1->SR1 & I2C_SR1_TXE ) );		// While data register not empty
 8002656:	bf00      	nop
 8002658:	4b14      	ldr	r3, [pc, #80]	; (80026ac <USER_I2C_Data+0x6c>)
 800265a:	695b      	ldr	r3, [r3, #20]
 800265c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0f9      	beq.n	8002658 <USER_I2C_Data+0x18>
      I2C1->DR = data;
 8002664:	4a11      	ldr	r2, [pc, #68]	; (80026ac <USER_I2C_Data+0x6c>)
 8002666:	79bb      	ldrb	r3, [r7, #6]
 8002668:	6113      	str	r3, [r2, #16]
      while( !( I2C1->SR1 & I2C_SR1_TXE ) );
 800266a:	bf00      	nop
 800266c:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <USER_I2C_Data+0x6c>)
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0f9      	beq.n	800266c <USER_I2C_Data+0x2c>
      while( !( I2C2->SR1 & I2C_SR1_TXE ) );		// While data register not empty
      I2C2->DR = data;
      while( !( I2C2->SR1 & I2C_SR1_TXE ) );
  }

}
 8002678:	e013      	b.n	80026a2 <USER_I2C_Data+0x62>
  else if ( I2C == 1 )
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d110      	bne.n	80026a2 <USER_I2C_Data+0x62>
      while( !( I2C2->SR1 & I2C_SR1_TXE ) );		// While data register not empty
 8002680:	bf00      	nop
 8002682:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <USER_I2C_Data+0x70>)
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f9      	beq.n	8002682 <USER_I2C_Data+0x42>
      I2C2->DR = data;
 800268e:	4a08      	ldr	r2, [pc, #32]	; (80026b0 <USER_I2C_Data+0x70>)
 8002690:	79bb      	ldrb	r3, [r7, #6]
 8002692:	6113      	str	r3, [r2, #16]
      while( !( I2C2->SR1 & I2C_SR1_TXE ) );
 8002694:	bf00      	nop
 8002696:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <USER_I2C_Data+0x70>)
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0f9      	beq.n	8002696 <USER_I2C_Data+0x56>
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	40005400 	.word	0x40005400
 80026b0:	40005800 	.word	0x40005800

080026b4 <USER_I2C_Stop>:

// Stop I2C

void USER_I2C_Stop( uint8_t I2C )
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t tmp;

  if( I2C == 0 )
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d10e      	bne.n	80026e2 <USER_I2C_Stop+0x2e>
  {
      tmp = I2C1->SR1;
 80026c4:	4b12      	ldr	r3, [pc, #72]	; (8002710 <USER_I2C_Stop+0x5c>)
 80026c6:	695b      	ldr	r3, [r3, #20]
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	81fb      	strh	r3, [r7, #14]
      tmp = I2C1->SR2;
 80026cc:	4b10      	ldr	r3, [pc, #64]	; (8002710 <USER_I2C_Stop+0x5c>)
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	81fb      	strh	r3, [r7, #14]
      I2C1->CR1		|=	I2C_CR1_STOP;		// Stop generation
 80026d4:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <USER_I2C_Stop+0x5c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0d      	ldr	r2, [pc, #52]	; (8002710 <USER_I2C_Stop+0x5c>)
 80026da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026de:	6013      	str	r3, [r2, #0]
      tmp = I2C2->SR1;
      tmp = I2C2->SR2;
      I2C2->CR1		|=	I2C_CR1_STOP;		// Stop generation
  }

}
 80026e0:	e010      	b.n	8002704 <USER_I2C_Stop+0x50>
  else if ( I2C == 1 )
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d10d      	bne.n	8002704 <USER_I2C_Stop+0x50>
      tmp = I2C2->SR1;
 80026e8:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <USER_I2C_Stop+0x60>)
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	81fb      	strh	r3, [r7, #14]
      tmp = I2C2->SR2;
 80026f0:	4b08      	ldr	r3, [pc, #32]	; (8002714 <USER_I2C_Stop+0x60>)
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	81fb      	strh	r3, [r7, #14]
      I2C2->CR1		|=	I2C_CR1_STOP;		// Stop generation
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <USER_I2C_Stop+0x60>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a05      	ldr	r2, [pc, #20]	; (8002714 <USER_I2C_Stop+0x60>)
 80026fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002702:	6013      	str	r3, [r2, #0]
}
 8002704:	bf00      	nop
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40005400 	.word	0x40005400
 8002714:	40005800 	.word	0x40005800

08002718 <USER_LCD_Init>:
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
};

// Function that initializes the LCD to 4 bits

void USER_LCD_Init(void){
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0

	// RCC_APB2ENR modified to IO port C clock enable

	RCC->APB2ENR	|=	RCC_APB2ENR_IOPCEN;	// To set IOPCEN bit
 800271e:	4b66      	ldr	r3, [pc, #408]	; (80028b8 <USER_LCD_Init+0x1a0>)
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	4a65      	ldr	r2, [pc, #404]	; (80028b8 <USER_LCD_Init+0x1a0>)
 8002724:	f043 0310 	orr.w	r3, r3, #16
 8002728:	6193      	str	r3, [r2, #24]

	int8_t const *p;

	// Configuration of all pins to the LCD as general-purpose output push-pull, 10 MHz speed

	GPIOC->CRL	&=	~( 0x3UL << 30U ) & ~( 0x2UL << 28U )
 800272a:	4b64      	ldr	r3, [pc, #400]	; (80028bc <USER_LCD_Init+0x1a4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a63      	ldr	r2, [pc, #396]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002730:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8002734:	6013      	str	r3, [r2, #0]
			& 	~( 0x3UL << 26U ) & ~( 0x2UL << 24U );
	GPIOC->CRL 	|= 	 ( 0x1UL << 28U )
 8002736:	4b61      	ldr	r3, [pc, #388]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a60      	ldr	r2, [pc, #384]	; (80028bc <USER_LCD_Init+0x1a4>)
 800273c:	f043 5388 	orr.w	r3, r3, #285212672	; 0x11000000
 8002740:	6013      	str	r3, [r2, #0]
			|  	 ( 0x1UL << 24U );
	GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U )
 8002742:	4b5e      	ldr	r3, [pc, #376]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	495d      	ldr	r1, [pc, #372]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002748:	4b5d      	ldr	r3, [pc, #372]	; (80028c0 <USER_LCD_Init+0x1a8>)
 800274a:	4013      	ands	r3, r2
 800274c:	604b      	str	r3, [r1, #4]
			& 	~( 0x3UL << 14U ) & ~( 0x2UL << 12U )
			&	~( 0x3UL << 10U ) & ~( 0x2UL <<  8U )
			& 	~( 0x3UL <<  6U ) & ~( 0x2UL <<  4U )
			& 	~( 0x3UL <<  2U ) & ~( 0x2UL <<  0U );
	GPIOC->CRH	|= 	 ( 0x1UL << 16U )
 800274e:	4b5b      	ldr	r3, [pc, #364]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	495a      	ldr	r1, [pc, #360]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002754:	4b5b      	ldr	r3, [pc, #364]	; (80028c4 <USER_LCD_Init+0x1ac>)
 8002756:	4313      	orrs	r3, r2
 8002758:	604b      	str	r3, [r1, #4]
			|  	 ( 0x1UL << 12U )
			| 	 ( 0x1UL <<  8U )
			|  	 ( 0x1UL <<  4U )
			|  	 ( 0x1UL <<  0U );

	GPIOC->BSRR	 =	 LCD_RS_PIN_LOW;
 800275a:	4b58      	ldr	r3, [pc, #352]	; (80028bc <USER_LCD_Init+0x1a4>)
 800275c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002760:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_RW_PIN_LOW;
 8002762:	4b56      	ldr	r3, [pc, #344]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002764:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002768:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_EN_PIN_LOW;
 800276a:	4b54      	ldr	r3, [pc, #336]	; (80028bc <USER_LCD_Init+0x1a4>)
 800276c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002770:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D4_PIN_LOW;
 8002772:	4b52      	ldr	r3, [pc, #328]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002774:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002778:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_LOW;
 800277a:	4b50      	ldr	r3, [pc, #320]	; (80028bc <USER_LCD_Init+0x1a4>)
 800277c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002780:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 8002782:	4b4e      	ldr	r3, [pc, #312]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002784:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002788:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 800278a:	4b4c      	ldr	r3, [pc, #304]	; (80028bc <USER_LCD_Init+0x1a4>)
 800278c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002790:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_50MS, TIM_CNT_50MS );		//	50 ms
 8002792:	22e6      	movs	r2, #230	; 0xe6
 8002794:	2130      	movs	r1, #48	; 0x30
 8002796:	2000      	movs	r0, #0
 8002798:	f001 fa3a 	bl	8003c10 <USER_TIM_Delay>

	/* Special case of 'Function Set'	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 800279c:	4b47      	ldr	r3, [pc, #284]	; (80028bc <USER_LCD_Init+0x1a4>)
 800279e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027a2:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 80027a4:	4b45      	ldr	r3, [pc, #276]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027aa:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 80027ac:	4b43      	ldr	r3, [pc, #268]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027b2:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 80027b4:	4b41      	ldr	r3, [pc, #260]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027ba:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 80027bc:	f000 f9a6 	bl	8002b0c <LCD_Pulse_EN>

	USER_TIM_Delay( TIM_2, TIM_PSC_5MS, TIM_CNT_5MS );		//	5 ms
 80027c0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80027c4:	2104      	movs	r1, #4
 80027c6:	2000      	movs	r0, #0
 80027c8:	f001 fa22 	bl	8003c10 <USER_TIM_Delay>

	/* Special case of 'Function Set'	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 80027cc:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027d2:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 80027d4:	4b39      	ldr	r3, [pc, #228]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027da:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 80027dc:	4b37      	ldr	r3, [pc, #220]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027e2:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 80027e4:	4b35      	ldr	r3, [pc, #212]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027ea:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 80027ec:	f000 f98e 	bl	8002b0c <LCD_Pulse_EN>

	USER_TIM_Delay( TIM_2, TIM_PSC_100US, TIM_CNT_100US );		//	100 us
 80027f0:	f44f 4267 	mov.w	r2, #59136	; 0xe700
 80027f4:	2100      	movs	r1, #0
 80027f6:	2000      	movs	r0, #0
 80027f8:	f001 fa0a 	bl	8003c10 <USER_TIM_Delay>

	/* Special case of 'Function Set'	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 80027fc:	4b2f      	ldr	r3, [pc, #188]	; (80028bc <USER_LCD_Init+0x1a4>)
 80027fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002802:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 8002804:	4b2d      	ldr	r3, [pc, #180]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002806:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800280a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 800280c:	4b2b      	ldr	r3, [pc, #172]	; (80028bc <USER_LCD_Init+0x1a4>)
 800280e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002812:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 8002814:	4b29      	ldr	r3, [pc, #164]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800281a:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 800281c:	f000 f976 	bl	8002b0c <LCD_Pulse_EN>
	while( LCD_Busy( ) );					//	Checking the busy flag
 8002820:	bf00      	nop
 8002822:	f000 f91f 	bl	8002a64 <LCD_Busy>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1fa      	bne.n	8002822 <USER_LCD_Init+0x10a>

	/* Initial 'Function Set' to change 4-bit mode	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_LOW;
 800282c:	4b23      	ldr	r3, [pc, #140]	; (80028bc <USER_LCD_Init+0x1a4>)
 800282e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002832:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 8002834:	4b21      	ldr	r3, [pc, #132]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800283a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 800283c:	4b1f      	ldr	r3, [pc, #124]	; (80028bc <USER_LCD_Init+0x1a4>)
 800283e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002842:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 8002844:	4b1d      	ldr	r3, [pc, #116]	; (80028bc <USER_LCD_Init+0x1a4>)
 8002846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800284a:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 800284c:	f000 f95e 	bl	8002b0c <LCD_Pulse_EN>
	while( LCD_Busy( ) );					//	Checking the busy flag
 8002850:	bf00      	nop
 8002852:	f000 f907 	bl	8002a64 <LCD_Busy>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1fa      	bne.n	8002852 <USER_LCD_Init+0x13a>

	/* 'Function Set' (I=1, N and F as required)	*/

	LCD_Write_Cmd( 0x28U );					//	2-line display, 5x7 dot
 800285c:	2028      	movs	r0, #40	; 0x28
 800285e:	f000 f89b 	bl	8002998 <LCD_Write_Cmd>

	/* 'Display ON/OFF Control' (D=0, C=0, B=0)	*/

	LCD_Write_Cmd( 0x08U );					//	Display, cursor and blinking off
 8002862:	2008      	movs	r0, #8
 8002864:	f000 f898 	bl	8002998 <LCD_Write_Cmd>

	/* 'Clear Display' */

	LCD_Write_Cmd( 0x01U );//
 8002868:	2001      	movs	r0, #1
 800286a:	f000 f895 	bl	8002998 <LCD_Write_Cmd>

	/* 'Entry Mode Set' (I/D and S as required)	*/

	LCD_Write_Cmd( 0x06U );					//	Cursor increment by 1, shift off
 800286e:	2006      	movs	r0, #6
 8002870:	f000 f892 	bl	8002998 <LCD_Write_Cmd>

	/* Initialization Ends	*/

	LCD_Write_Cmd( 0x0FU );					//	Display, cursor and blinking on
 8002874:	200f      	movs	r0, #15
 8002876:	f000 f88f 	bl	8002998 <LCD_Write_Cmd>

	//	Load the character defined by the user into the CGRAM

	LCD_Write_Cmd( 0x40 );					//	Set the CGRAM address to 0
 800287a:	2040      	movs	r0, #64	; 0x40
 800287c:	f000 f88c 	bl	8002998 <LCD_Write_Cmd>
	p = &UserFont[0][0];
 8002880:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <USER_LCD_Init+0x1b0>)
 8002882:	607b      	str	r3, [r7, #4]

	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8002884:	2300      	movs	r3, #0
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	e00c      	b.n	80028a4 <USER_LCD_Init+0x18c>
		LCD_Put_Char( *p );
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f993 3000 	ldrsb.w	r3, [r3]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	4618      	mov	r0, r3
 8002894:	f000 f894 	bl	80029c0 <LCD_Put_Char>
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	3301      	adds	r3, #1
 800289c:	603b      	str	r3, [r7, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	3301      	adds	r3, #1
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	2b3f      	cmp	r3, #63	; 0x3f
 80028a8:	d9ef      	bls.n	800288a <USER_LCD_Init+0x172>

	/*	Set DDRAM address in address	*/

	LCD_Write_Cmd( 0x80 );//
 80028aa:	2080      	movs	r0, #128	; 0x80
 80028ac:	f000 f874 	bl	8002998 <LCD_Write_Cmd>
}
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40011000 	.word	0x40011000
 80028c0:	fff11111 	.word	0xfff11111
 80028c4:	00011111 	.word	0x00011111
 80028c8:	0800aab0 	.word	0x0800aab0

080028cc <LCD_Out_Data4>:

// Function that generates a strobe on the LCD

void LCD_Out_Data4(uint8_t val)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
	if( ( val & 0x01U ) == 0x01U )				//	Bit[0]
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d004      	beq.n	80028ea <LCD_Out_Data4+0x1e>
		GPIOC->BSRR	=	LCD_D4_PIN_HIGH;
 80028e0:	4b1b      	ldr	r3, [pc, #108]	; (8002950 <LCD_Out_Data4+0x84>)
 80028e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028e6:	611a      	str	r2, [r3, #16]
 80028e8:	e003      	b.n	80028f2 <LCD_Out_Data4+0x26>
	else
		GPIOC->BSRR	=	LCD_D4_PIN_LOW;
 80028ea:	4b19      	ldr	r3, [pc, #100]	; (8002950 <LCD_Out_Data4+0x84>)
 80028ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028f0:	611a      	str	r2, [r3, #16]

	if( ( val & 0x02U ) == 0x02U )				//	Bit[1]
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d004      	beq.n	8002906 <LCD_Out_Data4+0x3a>
		GPIOC->BSRR	=	LCD_D5_PIN_HIGH;
 80028fc:	4b14      	ldr	r3, [pc, #80]	; (8002950 <LCD_Out_Data4+0x84>)
 80028fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002902:	611a      	str	r2, [r3, #16]
 8002904:	e003      	b.n	800290e <LCD_Out_Data4+0x42>
	else
		GPIOC->BSRR	=	LCD_D5_PIN_LOW;
 8002906:	4b12      	ldr	r3, [pc, #72]	; (8002950 <LCD_Out_Data4+0x84>)
 8002908:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800290c:	611a      	str	r2, [r3, #16]

	if( ( val & 0x04U ) == 0x04U )				//	Bit[2]
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d004      	beq.n	8002922 <LCD_Out_Data4+0x56>
		GPIOC->BSRR	=	LCD_D6_PIN_HIGH;
 8002918:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <LCD_Out_Data4+0x84>)
 800291a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800291e:	611a      	str	r2, [r3, #16]
 8002920:	e003      	b.n	800292a <LCD_Out_Data4+0x5e>
	else
		GPIOC->BSRR	=	LCD_D6_PIN_LOW;
 8002922:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <LCD_Out_Data4+0x84>)
 8002924:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002928:	611a      	str	r2, [r3, #16]

	if( ( val & 0x08U ) == 0x08U )				//	Bit[3]
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b00      	cmp	r3, #0
 8002932:	d004      	beq.n	800293e <LCD_Out_Data4+0x72>
		GPIOC->BSRR	=	LCD_D7_PIN_HIGH;
 8002934:	4b06      	ldr	r3, [pc, #24]	; (8002950 <LCD_Out_Data4+0x84>)
 8002936:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800293a:	611a      	str	r2, [r3, #16]
	else
		GPIOC->BSRR	=	LCD_D7_PIN_LOW;
}
 800293c:	e003      	b.n	8002946 <LCD_Out_Data4+0x7a>
		GPIOC->BSRR	=	LCD_D7_PIN_LOW;
 800293e:	4b04      	ldr	r3, [pc, #16]	; (8002950 <LCD_Out_Data4+0x84>)
 8002940:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002944:	611a      	str	r2, [r3, #16]
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr
 8002950:	40011000 	.word	0x40011000

08002954 <LCD_Write_Byte>:

// Function that writes 1 byte of data to the LCD

void LCD_Write_Byte(uint8_t val)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	b2db      	uxtb	r3, r3
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff ffb1 	bl	80028cc <LCD_Out_Data4>
	LCD_Pulse_EN( );
 800296a:	f000 f8cf 	bl	8002b0c <LCD_Pulse_EN>
	LCD_Out_Data4( val & 0x0FU );
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	b2db      	uxtb	r3, r3
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff ffa8 	bl	80028cc <LCD_Out_Data4>
	LCD_Pulse_EN( );
 800297c:	f000 f8c6 	bl	8002b0c <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8002980:	bf00      	nop
 8002982:	f000 f86f 	bl	8002a64 <LCD_Busy>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1fa      	bne.n	8002982 <LCD_Write_Byte+0x2e>
}
 800298c:	bf00      	nop
 800298e:	bf00      	nop
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <LCD_Write_Cmd>:

// Function that writes a command to the LCD

void LCD_Write_Cmd( uint8_t val )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	LCD_RS_PIN_LOW;			//	RS=0 (character selection)
 80029a2:	4b06      	ldr	r3, [pc, #24]	; (80029bc <LCD_Write_Cmd+0x24>)
 80029a4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80029a8:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( val );
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ffd1 	bl	8002954 <LCD_Write_Byte>
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40011000 	.word	0x40011000

080029c0 <LCD_Put_Char>:

// Write an ASCII character to the LCD

void LCD_Put_Char( uint8_t c )
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	LCD_RS_PIN_HIGH;		//	RS=1 (character selection)
 80029ca:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <LCD_Put_Char+0x20>)
 80029cc:	2240      	movs	r2, #64	; 0x40
 80029ce:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( c );
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff ffbe 	bl	8002954 <LCD_Write_Byte>
}
 80029d8:	bf00      	nop
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40011000 	.word	0x40011000

080029e4 <LCD_Set_Cursor>:

// Function that sets the cursor to a position on the LCD screen
// Minimum values for line and column must be 1

void LCD_Set_Cursor( uint8_t line, uint8_t column )
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	460a      	mov	r2, r1
 80029ee:	71fb      	strb	r3, [r7, #7]
 80029f0:	4613      	mov	r3, r2
 80029f2:	71bb      	strb	r3, [r7, #6]
	uint8_t address;
	column--;
 80029f4:	79bb      	ldrb	r3, [r7, #6]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	71bb      	strb	r3, [r7, #6]
	line--;
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	71fb      	strb	r3, [r7, #7]
	address = ( line * 0x40U ) + column;
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	019b      	lsls	r3, r3, #6
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	79bb      	ldrb	r3, [r7, #6]
 8002a08:	4413      	add	r3, r2
 8002a0a:	73fb      	strb	r3, [r7, #15]
	address = 0x80U + ( address & 0x7FU );
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	3b80      	subs	r3, #128	; 0x80
 8002a16:	73fb      	strb	r3, [r7, #15]
	LCD_Write_Cmd( address );
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff ffbc 	bl	8002998 <LCD_Write_Cmd>
}
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <LCD_Put_Str>:

// Function that sends a string of ASCII characters to the LCD

void LCD_Put_Str( char * str )
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
	for( int16_t i = 0; i < 16; i++ )
 8002a30:	2300      	movs	r3, #0
 8002a32:	81fb      	strh	r3, [r7, #14]
 8002a34:	e00d      	b.n	8002a52 <LCD_Put_Str+0x2a>
		LCD_Put_Char( str[ i ] );			//	Send 1 byte to the LCD
 8002a36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff ffbd 	bl	80029c0 <LCD_Put_Char>
	for( int16_t i = 0; i < 16; i++ )
 8002a46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	81fb      	strh	r3, [r7, #14]
 8002a52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a56:	2b0f      	cmp	r3, #15
 8002a58:	dded      	ble.n	8002a36 <LCD_Put_Str+0xe>
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <LCD_Busy>:
}

// Function that causes delays on the LCD

char LCD_Busy( void )
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	// Configuration of D7 as input floating

	GPIOC->CRH	&=	~( 0x2UL << 18U ) & ~( 0x3UL << 16U );
 8002a68:	4b27      	ldr	r3, [pc, #156]	; (8002b08 <LCD_Busy+0xa4>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	4a26      	ldr	r2, [pc, #152]	; (8002b08 <LCD_Busy+0xa4>)
 8002a6e:	f423 2330 	bic.w	r3, r3, #720896	; 0xb0000
 8002a72:	6053      	str	r3, [r2, #4]
	GPIOC->CRH	|=   	 ( 0x1UL << 18U );
 8002a74:	4b24      	ldr	r3, [pc, #144]	; (8002b08 <LCD_Busy+0xa4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a23      	ldr	r2, [pc, #140]	; (8002b08 <LCD_Busy+0xa4>)
 8002a7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a7e:	6053      	str	r3, [r2, #4]
	GPIOC->BSRR	 =	 LCD_RS_PIN_LOW;
 8002a80:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <LCD_Busy+0xa4>)
 8002a82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002a86:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_RW_PIN_HIGH;
 8002a88:	4b1f      	ldr	r3, [pc, #124]	; (8002b08 <LCD_Busy+0xa4>)
 8002a8a:	2280      	movs	r2, #128	; 0x80
 8002a8c:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_EN_PIN_HIGH;
 8002a8e:	4b1e      	ldr	r3, [pc, #120]	; (8002b08 <LCD_Busy+0xa4>)
 8002a90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a94:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_100US, TIM_CNT_100US );	//	100 us
 8002a96:	f44f 4267 	mov.w	r2, #59136	; 0xe700
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	f001 f8b7 	bl	8003c10 <USER_TIM_Delay>

	if(( GPIOC->IDR	& LCD_D7_PIN_HIGH )) 			//	If D7 is set, then
 8002aa2:	4b19      	ldr	r3, [pc, #100]	; (8002b08 <LCD_Busy+0xa4>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d015      	beq.n	8002ada <LCD_Busy+0x76>
	{
		GPIOC->BSRR	= 	LCD_EN_PIN_LOW;
 8002aae:	4b16      	ldr	r3, [pc, #88]	; (8002b08 <LCD_Busy+0xa4>)
 8002ab0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ab4:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR	=	LCD_RW_PIN_LOW;
 8002ab6:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <LCD_Busy+0xa4>)
 8002ab8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002abc:	611a      	str	r2, [r3, #16]

	// Configuration of D7 as output push-pull, 10 MHz speed

		GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U );
 8002abe:	4b12      	ldr	r3, [pc, #72]	; (8002b08 <LCD_Busy+0xa4>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4a11      	ldr	r2, [pc, #68]	; (8002b08 <LCD_Busy+0xa4>)
 8002ac4:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8002ac8:	6053      	str	r3, [r2, #4]
		GPIOC->CRH	|=   	 ( 0x1UL << 16U );
 8002aca:	4b0f      	ldr	r3, [pc, #60]	; (8002b08 <LCD_Busy+0xa4>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	4a0e      	ldr	r2, [pc, #56]	; (8002b08 <LCD_Busy+0xa4>)
 8002ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad4:	6053      	str	r3, [r2, #4]

		return 1;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e014      	b.n	8002b04 <LCD_Busy+0xa0>
	}
	else
	{
		GPIOC->BSRR	= 	LCD_EN_PIN_LOW;
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <LCD_Busy+0xa4>)
 8002adc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ae0:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR	=	LCD_RW_PIN_LOW;
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <LCD_Busy+0xa4>)
 8002ae4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002ae8:	611a      	str	r2, [r3, #16]

	// Configuration of D7 as output push-pull, 10 MHz speed

		GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U );
 8002aea:	4b07      	ldr	r3, [pc, #28]	; (8002b08 <LCD_Busy+0xa4>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	4a06      	ldr	r2, [pc, #24]	; (8002b08 <LCD_Busy+0xa4>)
 8002af0:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8002af4:	6053      	str	r3, [r2, #4]
		GPIOC->CRH	|=   	 ( 0x1UL << 16U );
 8002af6:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <LCD_Busy+0xa4>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	4a03      	ldr	r2, [pc, #12]	; (8002b08 <LCD_Busy+0xa4>)
 8002afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b00:	6053      	str	r3, [r2, #4]

		return 0;
 8002b02:	2300      	movs	r3, #0
	}
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40011000 	.word	0x40011000

08002b0c <LCD_Pulse_EN>:

// Function that generates a pulse on the EN pin of the LCD

void LCD_Pulse_EN( void )
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
	GPIOC->BSRR	=	LCD_EN_PIN_LOW;
 8002b10:	4b0f      	ldr	r3, [pc, #60]	; (8002b50 <LCD_Pulse_EN+0x44>)
 8002b12:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b16:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_10US, TIM_CNT_10US );	//	10 us
 8002b18:	f64f 5280 	movw	r2, #64896	; 0xfd80
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f001 f876 	bl	8003c10 <USER_TIM_Delay>

	GPIOC->BSRR	=	LCD_EN_PIN_HIGH;		//	Enable pin EN ON
 8002b24:	4b0a      	ldr	r3, [pc, #40]	; (8002b50 <LCD_Pulse_EN+0x44>)
 8002b26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b2a:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_10US, TIM_CNT_10US );	//	10 us
 8002b2c:	f64f 5280 	movw	r2, #64896	; 0xfd80
 8002b30:	2100      	movs	r1, #0
 8002b32:	2000      	movs	r0, #0
 8002b34:	f001 f86c 	bl	8003c10 <USER_TIM_Delay>

	GPIOC->BSRR	=	LCD_EN_PIN_LOW;			//	Enable pin EN OFF
 8002b38:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <LCD_Pulse_EN+0x44>)
 8002b3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b3e:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_1MS, TIM_CNT_1MS );	//	1 ms
 8002b40:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8002b44:	2100      	movs	r1, #0
 8002b46:	2000      	movs	r0, #0
 8002b48:	f001 f862 	bl	8003c10 <USER_TIM_Delay>
}
 8002b4c:	bf00      	nop
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40011000 	.word	0x40011000

08002b54 <USER_LEDS_Init>:
#include "main.h"
#include "GPIO.h"
#include "TIMER.h"

void USER_LEDS_Init( void )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  // Pin PC2 as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTC, 2, OUT_50, OUT_GP_PP );
 8002b58:	2300      	movs	r3, #0
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	2102      	movs	r1, #2
 8002b5e:	2002      	movs	r0, #2
 8002b60:	f7ff fad0 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTC, 2, 0 );
 8002b64:	2200      	movs	r2, #0
 8002b66:	2102      	movs	r1, #2
 8002b68:	2002      	movs	r0, #2
 8002b6a:	f7ff fbe5 	bl	8002338 <USER_GPIO_Write>

  // Pin PC3 as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTC, 3, OUT_50, OUT_GP_PP );
 8002b6e:	2300      	movs	r3, #0
 8002b70:	2203      	movs	r2, #3
 8002b72:	2103      	movs	r1, #3
 8002b74:	2002      	movs	r0, #2
 8002b76:	f7ff fac5 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTC, 3, 0 );
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2103      	movs	r1, #3
 8002b7e:	2002      	movs	r0, #2
 8002b80:	f7ff fbda 	bl	8002338 <USER_GPIO_Write>

  USER_TIM_Init( TIM_3 );
 8002b84:	2001      	movs	r0, #1
 8002b86:	f000 ff85 	bl	8003a94 <USER_TIM_Init>
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <USER_MATRIX_KEYPAD_Init>:
};

// Initialize matrix keypad

void USER_MATRIX_KEYPAD_Init( void )
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	af00      	add	r7, sp, #0
  // Pin PC5 (Row 1) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTC, 5, OUT_50, OUT_GP_PP );
 8002b92:	2300      	movs	r3, #0
 8002b94:	2203      	movs	r2, #3
 8002b96:	2105      	movs	r1, #5
 8002b98:	2002      	movs	r0, #2
 8002b9a:	f7ff fab3 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTC, 5, 1 );
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	2105      	movs	r1, #5
 8002ba2:	2002      	movs	r0, #2
 8002ba4:	f7ff fbc8 	bl	8002338 <USER_GPIO_Write>

  // Pin PA12 (Row 2) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTA, 12, OUT_50, OUT_GP_PP );
 8002ba8:	2300      	movs	r3, #0
 8002baa:	2203      	movs	r2, #3
 8002bac:	210c      	movs	r1, #12
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f7ff faa8 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTA, 12, 1 );
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	210c      	movs	r1, #12
 8002bb8:	2000      	movs	r0, #0
 8002bba:	f7ff fbbd 	bl	8002338 <USER_GPIO_Write>

  // Pin PA11 (Row 3) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTA, 11, OUT_50, OUT_GP_PP );
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	210b      	movs	r1, #11
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	f7ff fa9d 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTA, 11, 1 );
 8002bca:	2201      	movs	r2, #1
 8002bcc:	210b      	movs	r1, #11
 8002bce:	2000      	movs	r0, #0
 8002bd0:	f7ff fbb2 	bl	8002338 <USER_GPIO_Write>

  // Pin PB12 (Row 4) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTB, 12, OUT_50, OUT_GP_PP );
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	210c      	movs	r1, #12
 8002bda:	2001      	movs	r0, #1
 8002bdc:	f7ff fa92 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 12, 1 );
 8002be0:	2201      	movs	r2, #1
 8002be2:	210c      	movs	r1, #12
 8002be4:	2001      	movs	r0, #1
 8002be6:	f7ff fba7 	bl	8002338 <USER_GPIO_Write>

  // Pin PB1 (Col 1) as input pull up

  USER_GPIO_Define( PORTB, 1, INP, INP_PP );
 8002bea:	2302      	movs	r3, #2
 8002bec:	2200      	movs	r2, #0
 8002bee:	2101      	movs	r1, #1
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	f7ff fa87 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 1, 1 );
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	2001      	movs	r0, #1
 8002bfc:	f7ff fb9c 	bl	8002338 <USER_GPIO_Write>

  // Pin PB15 (Col 2) as input pull up

  USER_GPIO_Define( PORTB, 15, INP, INP_PP );
 8002c00:	2302      	movs	r3, #2
 8002c02:	2200      	movs	r2, #0
 8002c04:	210f      	movs	r1, #15
 8002c06:	2001      	movs	r0, #1
 8002c08:	f7ff fa7c 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 15, 1 );
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	210f      	movs	r1, #15
 8002c10:	2001      	movs	r0, #1
 8002c12:	f7ff fb91 	bl	8002338 <USER_GPIO_Write>

  // Pin PB14 (Col 3) as input pull up

  USER_GPIO_Define( PORTB, 14, INP, INP_PP );
 8002c16:	2302      	movs	r3, #2
 8002c18:	2200      	movs	r2, #0
 8002c1a:	210e      	movs	r1, #14
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	f7ff fa71 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 14, 1 );
 8002c22:	2201      	movs	r2, #1
 8002c24:	210e      	movs	r1, #14
 8002c26:	2001      	movs	r0, #1
 8002c28:	f7ff fb86 	bl	8002338 <USER_GPIO_Write>

  // Pin PB13 (Col 4) as input pull up

  USER_GPIO_Define( PORTB, 13, INP, INP_PP );
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	2200      	movs	r2, #0
 8002c30:	210d      	movs	r1, #13
 8002c32:	2001      	movs	r0, #1
 8002c34:	f7ff fa66 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 13, 1 );
 8002c38:	2201      	movs	r2, #1
 8002c3a:	210d      	movs	r1, #13
 8002c3c:	2001      	movs	r0, #1
 8002c3e:	f7ff fb7b 	bl	8002338 <USER_GPIO_Write>
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <USER_MATRIX_KEYPAD_Read>:

// Read matrix keypad

char USER_MATRIX_KEYPAD_Read( void )
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
  char selectedKey = 'N';				// Default character
 8002c4e:	234e      	movs	r3, #78	; 0x4e
 8002c50:	71fb      	strb	r3, [r7, #7]

  for (uint8_t i = 0; i < NUMBER_OF_ELEMENTS; i++)
 8002c52:	2300      	movs	r3, #0
 8002c54:	71bb      	strb	r3, [r7, #6]
 8002c56:	e061      	b.n	8002d1c <USER_MATRIX_KEYPAD_Read+0xd4>
  {
    if( i == 0 )
 8002c58:	79bb      	ldrb	r3, [r7, #6]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d108      	bne.n	8002c70 <USER_MATRIX_KEYPAD_Read+0x28>
    {
       GPIOC->BSRR = (1 << (R_POSITIONS[i] + 16));
 8002c5e:	79bb      	ldrb	r3, [r7, #6]
 8002c60:	4a33      	ldr	r2, [pc, #204]	; (8002d30 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002c62:	5cd3      	ldrb	r3, [r2, r3]
 8002c64:	3310      	adds	r3, #16
 8002c66:	2201      	movs	r2, #1
 8002c68:	409a      	lsls	r2, r3
 8002c6a:	4b32      	ldr	r3, [pc, #200]	; (8002d34 <USER_MATRIX_KEYPAD_Read+0xec>)
 8002c6c:	611a      	str	r2, [r3, #16]
 8002c6e:	e013      	b.n	8002c98 <USER_MATRIX_KEYPAD_Read+0x50>
    }
    else if( i == 3 )
 8002c70:	79bb      	ldrb	r3, [r7, #6]
 8002c72:	2b03      	cmp	r3, #3
 8002c74:	d108      	bne.n	8002c88 <USER_MATRIX_KEYPAD_Read+0x40>
    {
       GPIOB->BSRR = (1 << (R_POSITIONS[i] + 16));
 8002c76:	79bb      	ldrb	r3, [r7, #6]
 8002c78:	4a2d      	ldr	r2, [pc, #180]	; (8002d30 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002c7a:	5cd3      	ldrb	r3, [r2, r3]
 8002c7c:	3310      	adds	r3, #16
 8002c7e:	2201      	movs	r2, #1
 8002c80:	409a      	lsls	r2, r3
 8002c82:	4b2d      	ldr	r3, [pc, #180]	; (8002d38 <USER_MATRIX_KEYPAD_Read+0xf0>)
 8002c84:	611a      	str	r2, [r3, #16]
 8002c86:	e007      	b.n	8002c98 <USER_MATRIX_KEYPAD_Read+0x50>
    }
    else
    {
       GPIOA->BSRR = (1 << (R_POSITIONS[i] + 16));
 8002c88:	79bb      	ldrb	r3, [r7, #6]
 8002c8a:	4a29      	ldr	r2, [pc, #164]	; (8002d30 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002c8c:	5cd3      	ldrb	r3, [r2, r3]
 8002c8e:	3310      	adds	r3, #16
 8002c90:	2201      	movs	r2, #1
 8002c92:	409a      	lsls	r2, r3
 8002c94:	4b29      	ldr	r3, [pc, #164]	; (8002d3c <USER_MATRIX_KEYPAD_Read+0xf4>)
 8002c96:	611a      	str	r2, [r3, #16]
    }

    for (uint8_t j = 0; j < NUMBER_OF_ELEMENTS; j++)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	717b      	strb	r3, [r7, #5]
 8002c9c:	e015      	b.n	8002cca <USER_MATRIX_KEYPAD_Read+0x82>
    {
      if ( !( GPIOB->IDR & (1 << C_POSITIONS[j]) ) )
 8002c9e:	4b26      	ldr	r3, [pc, #152]	; (8002d38 <USER_MATRIX_KEYPAD_Read+0xf0>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	797a      	ldrb	r2, [r7, #5]
 8002ca4:	4926      	ldr	r1, [pc, #152]	; (8002d40 <USER_MATRIX_KEYPAD_Read+0xf8>)
 8002ca6:	5c8a      	ldrb	r2, [r1, r2]
 8002ca8:	4611      	mov	r1, r2
 8002caa:	2201      	movs	r2, #1
 8002cac:	408a      	lsls	r2, r1
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d107      	bne.n	8002cc4 <USER_MATRIX_KEYPAD_Read+0x7c>
      {
	  selectedKey = keys[i][j];
 8002cb4:	79ba      	ldrb	r2, [r7, #6]
 8002cb6:	797b      	ldrb	r3, [r7, #5]
 8002cb8:	4922      	ldr	r1, [pc, #136]	; (8002d44 <USER_MATRIX_KEYPAD_Read+0xfc>)
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	440a      	add	r2, r1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < NUMBER_OF_ELEMENTS; j++)
 8002cc4:	797b      	ldrb	r3, [r7, #5]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	717b      	strb	r3, [r7, #5]
 8002cca:	797b      	ldrb	r3, [r7, #5]
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d9e6      	bls.n	8002c9e <USER_MATRIX_KEYPAD_Read+0x56>
      }
    }

    if( i == 0 )
 8002cd0:	79bb      	ldrb	r3, [r7, #6]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <USER_MATRIX_KEYPAD_Read+0xa2>
    {
      GPIOC->BSRR = (1 << R_POSITIONS[i]);
 8002cd6:	79bb      	ldrb	r3, [r7, #6]
 8002cd8:	4a15      	ldr	r2, [pc, #84]	; (8002d30 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	2301      	movs	r3, #1
 8002ce0:	fa03 f202 	lsl.w	r2, r3, r2
 8002ce4:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <USER_MATRIX_KEYPAD_Read+0xec>)
 8002ce6:	611a      	str	r2, [r3, #16]
 8002ce8:	e015      	b.n	8002d16 <USER_MATRIX_KEYPAD_Read+0xce>
    }
    else if( i == 3 )
 8002cea:	79bb      	ldrb	r3, [r7, #6]
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d109      	bne.n	8002d04 <USER_MATRIX_KEYPAD_Read+0xbc>
    {
      GPIOB->BSRR = (1 << R_POSITIONS[i]);
 8002cf0:	79bb      	ldrb	r3, [r7, #6]
 8002cf2:	4a0f      	ldr	r2, [pc, #60]	; (8002d30 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002cf4:	5cd3      	ldrb	r3, [r2, r3]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	fa03 f202 	lsl.w	r2, r3, r2
 8002cfe:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <USER_MATRIX_KEYPAD_Read+0xf0>)
 8002d00:	611a      	str	r2, [r3, #16]
 8002d02:	e008      	b.n	8002d16 <USER_MATRIX_KEYPAD_Read+0xce>
    }
    else
    {
      GPIOA->BSRR = (1 << R_POSITIONS[i]);
 8002d04:	79bb      	ldrb	r3, [r7, #6]
 8002d06:	4a0a      	ldr	r2, [pc, #40]	; (8002d30 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002d08:	5cd3      	ldrb	r3, [r2, r3]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	fa03 f202 	lsl.w	r2, r3, r2
 8002d12:	4b0a      	ldr	r3, [pc, #40]	; (8002d3c <USER_MATRIX_KEYPAD_Read+0xf4>)
 8002d14:	611a      	str	r2, [r3, #16]
  for (uint8_t i = 0; i < NUMBER_OF_ELEMENTS; i++)
 8002d16:	79bb      	ldrb	r3, [r7, #6]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	71bb      	strb	r3, [r7, #6]
 8002d1c:	79bb      	ldrb	r3, [r7, #6]
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d99a      	bls.n	8002c58 <USER_MATRIX_KEYPAD_Read+0x10>
    }
  }

  return selectedKey;
 8002d22:	79fb      	ldrb	r3, [r7, #7]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20000000 	.word	0x20000000
 8002d34:	40011000 	.word	0x40011000
 8002d38:	40010c00 	.word	0x40010c00
 8002d3c:	40010800 	.word	0x40010800
 8002d40:	20000004 	.word	0x20000004
 8002d44:	20000008 	.word	0x20000008

08002d48 <USER_OLED_Command_1_Byte>:
#include "SYSTICK.h"

// Send a 1 byte command to the OLED

void USER_OLED_Command_1_Byte( uint8_t I2C, uint8_t data )
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460a      	mov	r2, r1
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	4613      	mov	r3, r2
 8002d56:	71bb      	strb	r3, [r7, #6]
  USER_I2C_Start( I2C );
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fbde 	bl	800251c <USER_I2C_Start>
  USER_I2C_Address( I2C, OLED_PRIMARY_ADDRESS, 0 );
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	2200      	movs	r2, #0
 8002d64:	2178      	movs	r1, #120	; 0x78
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff fc08 	bl	800257c <USER_I2C_Address>

  USER_I2C_Data( I2C, 0x00 );				// Control function for a command
 8002d6c:	79fb      	ldrb	r3, [r7, #7]
 8002d6e:	2100      	movs	r1, #0
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff fc65 	bl	8002640 <USER_I2C_Data>
  USER_I2C_Data( I2C, data );
 8002d76:	79ba      	ldrb	r2, [r7, #6]
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff fc5f 	bl	8002640 <USER_I2C_Data>

  USER_I2C_Stop( I2C );
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff fc95 	bl	80026b4 <USER_I2C_Stop>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <USER_OLED_Command_2_Byte>:

// Send a 2 byte command to the OLED

void USER_OLED_Command_2_Byte( uint8_t I2C, uint8_t data[] )
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	6039      	str	r1, [r7, #0]
 8002d9c:	71fb      	strb	r3, [r7, #7]
  uint8_t i = 0;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	73fb      	strb	r3, [r7, #15]

  USER_I2C_Start( I2C );
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fbb9 	bl	800251c <USER_I2C_Start>
  USER_I2C_Address( I2C, OLED_PRIMARY_ADDRESS, 0 );
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	2200      	movs	r2, #0
 8002dae:	2178      	movs	r1, #120	; 0x78
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fbe3 	bl	800257c <USER_I2C_Address>

  USER_I2C_Data( I2C, 0x00 );	// Control function for a command
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	2100      	movs	r1, #0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fc40 	bl	8002640 <USER_I2C_Data>

  for(i = 0; i < 2; i++)
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	73fb      	strb	r3, [r7, #15]
 8002dc4:	e00b      	b.n	8002dde <USER_OLED_Command_2_Byte+0x4c>
  {
      USER_I2C_Data( I2C, data[i] );
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	4413      	add	r3, r2
 8002dcc:	781a      	ldrb	r2, [r3, #0]
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fc34 	bl	8002640 <USER_I2C_Data>
  for(i = 0; i < 2; i++)
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	73fb      	strb	r3, [r7, #15]
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d9f0      	bls.n	8002dc6 <USER_OLED_Command_2_Byte+0x34>
  }

  USER_I2C_Stop( I2C );
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fc64 	bl	80026b4 <USER_I2C_Stop>
}
 8002dec:	bf00      	nop
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <USER_OLED_Init>:

// Initialize OLED

void USER_OLED_Init( uint8_t I2C, uint8_t screen_size )
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08a      	sub	sp, #40	; 0x28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	460a      	mov	r2, r1
 8002dfe:	71fb      	strb	r3, [r7, #7]
 8002e00:	4613      	mov	r3, r2
 8002e02:	71bb      	strb	r3, [r7, #6]
  USER_I2C_Init( I2C, I2C_FM );
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	212d      	movs	r1, #45	; 0x2d
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fb13 	bl	8002434 <USER_I2C_Init>

  uint8_t cmd_1[] = {0xA8, 0x3F};
 8002e0e:	f643 73a8 	movw	r3, #16296	; 0x3fa8
 8002e12:	84bb      	strh	r3, [r7, #36]	; 0x24
  USER_OLED_Command_2_Byte( I2C, cmd_1 );
 8002e14:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff ffb8 	bl	8002d92 <USER_OLED_Command_2_Byte>

  uint8_t cmd_2[] = {0xD3, 0x00};
 8002e22:	23d3      	movs	r3, #211	; 0xd3
 8002e24:	843b      	strh	r3, [r7, #32]
  USER_OLED_Command_2_Byte( I2C, cmd_2 );
 8002e26:	f107 0220 	add.w	r2, r7, #32
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff ffaf 	bl	8002d92 <USER_OLED_Command_2_Byte>

  USER_OLED_Command_1_Byte( I2C, 0x40 );
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	2140      	movs	r1, #64	; 0x40
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ff85 	bl	8002d48 <USER_OLED_Command_1_Byte>
  USER_OLED_Command_1_Byte( I2C, 0xA1 );
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	21a1      	movs	r1, #161	; 0xa1
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff ff80 	bl	8002d48 <USER_OLED_Command_1_Byte>

  USER_OLED_Command_1_Byte( I2C, 0xC8 );
 8002e48:	79fb      	ldrb	r3, [r7, #7]
 8002e4a:	21c8      	movs	r1, #200	; 0xc8
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff7b 	bl	8002d48 <USER_OLED_Command_1_Byte>

  uint8_t cmd_3[] = {0xDA, screen_size};
 8002e52:	23da      	movs	r3, #218	; 0xda
 8002e54:	773b      	strb	r3, [r7, #28]
 8002e56:	79bb      	ldrb	r3, [r7, #6]
 8002e58:	777b      	strb	r3, [r7, #29]
  USER_OLED_Command_2_Byte( I2C, cmd_3 );
 8002e5a:	f107 021c 	add.w	r2, r7, #28
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	4611      	mov	r1, r2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff ff95 	bl	8002d92 <USER_OLED_Command_2_Byte>

  uint8_t cmd_4[] = {0x81, 0x7F};
 8002e68:	f647 7381 	movw	r3, #32641	; 0x7f81
 8002e6c:	833b      	strh	r3, [r7, #24]
  USER_OLED_Command_2_Byte( I2C, cmd_4 );
 8002e6e:	f107 0218 	add.w	r2, r7, #24
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	4611      	mov	r1, r2
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff ff8b 	bl	8002d92 <USER_OLED_Command_2_Byte>

  USER_OLED_Command_1_Byte( I2C, 0xA4 );
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	21a4      	movs	r1, #164	; 0xa4
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff ff61 	bl	8002d48 <USER_OLED_Command_1_Byte>
  USER_OLED_Command_1_Byte( I2C, 0xA6 );
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	21a6      	movs	r1, #166	; 0xa6
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff ff5c 	bl	8002d48 <USER_OLED_Command_1_Byte>

  uint8_t cmd_5[] = {0xD5, 0x80};
 8002e90:	f248 03d5 	movw	r3, #32981	; 0x80d5
 8002e94:	82bb      	strh	r3, [r7, #20]
  USER_OLED_Command_2_Byte( I2C, cmd_5 );
 8002e96:	f107 0214 	add.w	r2, r7, #20
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	4611      	mov	r1, r2
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff ff77 	bl	8002d92 <USER_OLED_Command_2_Byte>

  uint8_t cmd_6[] = {0x8D, 0x14};
 8002ea4:	f241 438d 	movw	r3, #5261	; 0x148d
 8002ea8:	823b      	strh	r3, [r7, #16]
  USER_OLED_Command_2_Byte( I2C, cmd_6 );
 8002eaa:	f107 0210 	add.w	r2, r7, #16
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ff6d 	bl	8002d92 <USER_OLED_Command_2_Byte>

  USER_OLED_Command_1_Byte( I2C, 0xAF );
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	21af      	movs	r1, #175	; 0xaf
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff ff43 	bl	8002d48 <USER_OLED_Command_1_Byte>

  uint8_t cmd_7[] = {0x20, 0x10};
 8002ec2:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8002ec6:	81bb      	strh	r3, [r7, #12]
  USER_OLED_Command_2_Byte( I2C, cmd_7 );
 8002ec8:	f107 020c 	add.w	r2, r7, #12
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	4611      	mov	r1, r2
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff5e 	bl	8002d92 <USER_OLED_Command_2_Byte>
}
 8002ed6:	bf00      	nop
 8002ed8:	3728      	adds	r7, #40	; 0x28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <USER_OLED_Init_64>:
}

// Initialize 128x64 OLED

void USER_OLED_Init_64( uint8_t I2C )
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	71fb      	strb	r3, [r7, #7]
  USER_OLED_Init(I2C, 0x12);
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	2112      	movs	r1, #18
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff81 	bl	8002df4 <USER_OLED_Init>
}
 8002ef2:	bf00      	nop
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <USER_OLED_Data>:

// Send data to OLED

void USER_OLED_Data( uint8_t I2C, uint8_t data )
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b082      	sub	sp, #8
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	4603      	mov	r3, r0
 8002f02:	460a      	mov	r2, r1
 8002f04:	71fb      	strb	r3, [r7, #7]
 8002f06:	4613      	mov	r3, r2
 8002f08:	71bb      	strb	r3, [r7, #6]
  USER_I2C_Start( I2C );
 8002f0a:	79fb      	ldrb	r3, [r7, #7]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fb05 	bl	800251c <USER_I2C_Start>
  USER_I2C_Address( I2C, OLED_PRIMARY_ADDRESS, 0 );
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	2200      	movs	r2, #0
 8002f16:	2178      	movs	r1, #120	; 0x78
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fb2f 	bl	800257c <USER_I2C_Address>

  USER_I2C_Data( I2C, 0x40 );				// Control function for data
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	2140      	movs	r1, #64	; 0x40
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff fb8c 	bl	8002640 <USER_I2C_Data>
  USER_I2C_Data( I2C, data );
 8002f28:	79ba      	ldrb	r2, [r7, #6]
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	4611      	mov	r1, r2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff fb86 	bl	8002640 <USER_I2C_Data>

  USER_I2C_Stop( I2C );
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fbbc 	bl	80026b4 <USER_I2C_Stop>
}
 8002f3c:	bf00      	nop
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <USER_OLED_Position>:

// Send screen position to OLED

void USER_OLED_Position( uint8_t I2C, uint8_t x_pos, uint8_t y_pos )
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
 8002f4e:	460b      	mov	r3, r1
 8002f50:	71bb      	strb	r3, [r7, #6]
 8002f52:	4613      	mov	r3, r2
 8002f54:	717b      	strb	r3, [r7, #5]
  USER_OLED_Command_1_Byte( I2C, 0x00 + ( 0x0F & x_pos ) );
 8002f56:	79bb      	ldrb	r3, [r7, #6]
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	4611      	mov	r1, r2
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff fef0 	bl	8002d48 <USER_OLED_Command_1_Byte>
  USER_OLED_Command_1_Byte( I2C, 0x10 + (0x0F & ( x_pos >> 4 ) ) );
 8002f68:	79bb      	ldrb	r3, [r7, #6]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	3310      	adds	r3, #16
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	79fb      	ldrb	r3, [r7, #7]
 8002f74:	4611      	mov	r1, r2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fee6 	bl	8002d48 <USER_OLED_Command_1_Byte>
  USER_OLED_Command_1_Byte( I2C, 0xB0 + y_pos );
 8002f7c:	797b      	ldrb	r3, [r7, #5]
 8002f7e:	3b50      	subs	r3, #80	; 0x50
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	79fb      	ldrb	r3, [r7, #7]
 8002f84:	4611      	mov	r1, r2
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fede 	bl	8002d48 <USER_OLED_Command_1_Byte>
}
 8002f8c:	bf00      	nop
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <USER_OLED_Blank>:

// Clear OLED screen

void USER_OLED_Blank( uint8_t I2C )
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
  uint8_t i, j;

  USER_OLED_Position( I2C, 0, 0 );
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff ffcd 	bl	8002f44 <USER_OLED_Position>

  for(i = 0; i < OLED_SCREEN_ROWS; i++)
 8002faa:	2300      	movs	r3, #0
 8002fac:	73fb      	strb	r3, [r7, #15]
 8002fae:	e011      	b.n	8002fd4 <USER_OLED_Blank+0x40>
  {
    for(j = 0; j < OLED_SCREEN_COLUMNS; j++)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	73bb      	strb	r3, [r7, #14]
 8002fb4:	e007      	b.n	8002fc6 <USER_OLED_Blank+0x32>
    {
	USER_OLED_Data( I2C, 0x0 );
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	2100      	movs	r1, #0
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff ff9d 	bl	8002efa <USER_OLED_Data>
    for(j = 0; j < OLED_SCREEN_COLUMNS; j++)
 8002fc0:	7bbb      	ldrb	r3, [r7, #14]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	73bb      	strb	r3, [r7, #14]
 8002fc6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	daf3      	bge.n	8002fb6 <USER_OLED_Blank+0x22>
  for(i = 0; i < OLED_SCREEN_ROWS; i++)
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	73fb      	strb	r3, [r7, #15]
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
 8002fd6:	2b07      	cmp	r3, #7
 8002fd8:	d9ea      	bls.n	8002fb0 <USER_OLED_Blank+0x1c>
    }
  }
}
 8002fda:	bf00      	nop
 8002fdc:	bf00      	nop
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <USER_OLED_Print>:

// Print a string on the OLED screen

void USER_OLED_Print( uint8_t I2C, char str[] )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	6039      	str	r1, [r7, #0]
 8002fee:	71fb      	strb	r3, [r7, #7]
  uint8_t i = 0, j;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]

  while( str[i] )
 8002ff4:	e01e      	b.n	8003034 <USER_OLED_Print+0x50>
  {
      for(j = 0; j < 5; j++)
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	73bb      	strb	r3, [r7, #14]
 8002ffa:	e015      	b.n	8003028 <USER_OLED_Print+0x44>
      {
	   USER_OLED_Data(I2C, ASCII[str[i] - 32][j]);
 8002ffc:	7bfb      	ldrb	r3, [r7, #15]
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	4413      	add	r3, r2
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	f1a3 0220 	sub.w	r2, r3, #32
 8003008:	7bb9      	ldrb	r1, [r7, #14]
 800300a:	4810      	ldr	r0, [pc, #64]	; (800304c <USER_OLED_Print+0x68>)
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	4403      	add	r3, r0
 8003014:	440b      	add	r3, r1
 8003016:	781a      	ldrb	r2, [r3, #0]
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	4611      	mov	r1, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff6c 	bl	8002efa <USER_OLED_Data>
      for(j = 0; j < 5; j++)
 8003022:	7bbb      	ldrb	r3, [r7, #14]
 8003024:	3301      	adds	r3, #1
 8003026:	73bb      	strb	r3, [r7, #14]
 8003028:	7bbb      	ldrb	r3, [r7, #14]
 800302a:	2b04      	cmp	r3, #4
 800302c:	d9e6      	bls.n	8002ffc <USER_OLED_Print+0x18>
      }

      i++;
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	3301      	adds	r3, #1
 8003032:	73fb      	strb	r3, [r7, #15]
  while( str[i] )
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	4413      	add	r3, r2
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1da      	bne.n	8002ff6 <USER_OLED_Print+0x12>
  }
}
 8003040:	bf00      	nop
 8003042:	bf00      	nop
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	0800aaf0 	.word	0x0800aaf0

08003050 <USER_OLED_Message>:

// Print a message (a string with a defined position) on the OLED screen

void USER_OLED_Message( uint8_t I2C, char str[], uint8_t x_pos, uint8_t y_pos )
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6039      	str	r1, [r7, #0]
 8003058:	4611      	mov	r1, r2
 800305a:	461a      	mov	r2, r3
 800305c:	4603      	mov	r3, r0
 800305e:	71fb      	strb	r3, [r7, #7]
 8003060:	460b      	mov	r3, r1
 8003062:	71bb      	strb	r3, [r7, #6]
 8003064:	4613      	mov	r3, r2
 8003066:	717b      	strb	r3, [r7, #5]
  USER_OLED_Position(I2C, x_pos, y_pos);
 8003068:	797a      	ldrb	r2, [r7, #5]
 800306a:	79b9      	ldrb	r1, [r7, #6]
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff ff68 	bl	8002f44 <USER_OLED_Position>
  USER_OLED_Print(I2C, str);
 8003074:	79fb      	ldrb	r3, [r7, #7]
 8003076:	6839      	ldr	r1, [r7, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ffb3 	bl	8002fe4 <USER_OLED_Print>
}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <USER_OLED_Clear_Buffer>:

// Clear OLED buffer

void USER_OLED_Clear_Buffer( char screen_buffer[OLED_SCREEN_ROWS][OLED_SCREEN_COLUMNS] )
{
 8003086:	b480      	push	{r7}
 8003088:	b085      	sub	sp, #20
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  uint8_t i, j;

  for(i = 0; i < OLED_SCREEN_ROWS; i++)
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
 8003092:	e013      	b.n	80030bc <USER_OLED_Clear_Buffer+0x36>
  {
      for(j = 0; j < OLED_SCREEN_COLUMNS; j++)
 8003094:	2300      	movs	r3, #0
 8003096:	73bb      	strb	r3, [r7, #14]
 8003098:	e009      	b.n	80030ae <USER_OLED_Clear_Buffer+0x28>
      {
	  screen_buffer[i][j] = 0;
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	01db      	lsls	r3, r3, #7
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	441a      	add	r2, r3
 80030a2:	7bbb      	ldrb	r3, [r7, #14]
 80030a4:	2100      	movs	r1, #0
 80030a6:	54d1      	strb	r1, [r2, r3]
      for(j = 0; j < OLED_SCREEN_COLUMNS; j++)
 80030a8:	7bbb      	ldrb	r3, [r7, #14]
 80030aa:	3301      	adds	r3, #1
 80030ac:	73bb      	strb	r3, [r7, #14]
 80030ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	daf1      	bge.n	800309a <USER_OLED_Clear_Buffer+0x14>
  for(i = 0; i < OLED_SCREEN_ROWS; i++)
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
 80030b8:	3301      	adds	r3, #1
 80030ba:	73fb      	strb	r3, [r7, #15]
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	2b07      	cmp	r3, #7
 80030c0:	d9e8      	bls.n	8003094 <USER_OLED_Clear_Buffer+0xe>
      }
  }
}
 80030c2:	bf00      	nop
 80030c4:	bf00      	nop
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr

080030ce <USER_OLED_Update_Buffer>:

// Update OLED buffer

void USER_OLED_Update_Buffer( ImgType img, uint8_t img_num, char screen_buffer[OLED_SCREEN_ROWS][OLED_SCREEN_COLUMNS] )
{
 80030ce:	b084      	sub	sp, #16
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	f107 0c18 	add.w	ip, r7, #24
 80030da:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint16_t x_dir, y_dir, end_x, end_y, cnt = 0;
 80030de:	2300      	movs	r3, #0
 80030e0:	80fb      	strh	r3, [r7, #6]

  if( ( img.width + img.x_pos ) > OLED_SCREEN_COLUMNS )
 80030e2:	7e7b      	ldrb	r3, [r7, #25]
 80030e4:	461a      	mov	r2, r3
 80030e6:	f997 3094 	ldrsb.w	r3, [r7, #148]	; 0x94
 80030ea:	4413      	add	r3, r2
 80030ec:	2b80      	cmp	r3, #128	; 0x80
 80030ee:	dd02      	ble.n	80030f6 <USER_OLED_Update_Buffer+0x28>
  {
      end_x = OLED_SCREEN_COLUMNS - 1;
 80030f0:	237f      	movs	r3, #127	; 0x7f
 80030f2:	817b      	strh	r3, [r7, #10]
 80030f4:	e009      	b.n	800310a <USER_OLED_Update_Buffer+0x3c>
  }
  else
  {
      end_x = img.width + img.x_pos - 1;
 80030f6:	7e7b      	ldrb	r3, [r7, #25]
 80030f8:	b21a      	sxth	r2, r3
 80030fa:	f997 3094 	ldrsb.w	r3, [r7, #148]	; 0x94
 80030fe:	b21b      	sxth	r3, r3
 8003100:	4413      	add	r3, r2
 8003102:	b21b      	sxth	r3, r3
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	817b      	strh	r3, [r7, #10]
  }

  if( ( img.height + img.y_pos ) > OLED_SCREEN_ROWS )
 800310a:	7e3b      	ldrb	r3, [r7, #24]
 800310c:	461a      	mov	r2, r3
 800310e:	f997 3095 	ldrsb.w	r3, [r7, #149]	; 0x95
 8003112:	4413      	add	r3, r2
 8003114:	2b08      	cmp	r3, #8
 8003116:	dd02      	ble.n	800311e <USER_OLED_Update_Buffer+0x50>
  {
      end_y = OLED_SCREEN_ROWS - 1;
 8003118:	2307      	movs	r3, #7
 800311a:	813b      	strh	r3, [r7, #8]
 800311c:	e009      	b.n	8003132 <USER_OLED_Update_Buffer+0x64>
  }
  else
  {
      end_y = img.height + img.y_pos - 1;
 800311e:	7e3b      	ldrb	r3, [r7, #24]
 8003120:	b21a      	sxth	r2, r3
 8003122:	f997 3095 	ldrsb.w	r3, [r7, #149]	; 0x95
 8003126:	b21b      	sxth	r3, r3
 8003128:	4413      	add	r3, r2
 800312a:	b21b      	sxth	r3, r3
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	813b      	strh	r3, [r7, #8]
  }

  for(y_dir = img.y_pos; y_dir <= end_y; y_dir++)
 8003132:	f997 3095 	ldrsb.w	r3, [r7, #149]	; 0x95
 8003136:	81bb      	strh	r3, [r7, #12]
 8003138:	e02f      	b.n	800319a <USER_OLED_Update_Buffer+0xcc>
  {
    for (x_dir= img.x_pos; x_dir <= end_x; x_dir++)
 800313a:	f997 3094 	ldrsb.w	r3, [r7, #148]	; 0x94
 800313e:	81fb      	strh	r3, [r7, #14]
 8003140:	e024      	b.n	800318c <USER_OLED_Update_Buffer+0xbe>
    {
      cnt =( y_dir - img.y_pos ) * img.width + x_dir - img.x_pos;
 8003142:	89bb      	ldrh	r3, [r7, #12]
 8003144:	f997 2095 	ldrsb.w	r2, [r7, #149]	; 0x95
 8003148:	1a9b      	subs	r3, r3, r2
 800314a:	b29b      	uxth	r3, r3
 800314c:	7e7a      	ldrb	r2, [r7, #25]
 800314e:	b292      	uxth	r2, r2
 8003150:	fb02 f303 	mul.w	r3, r2, r3
 8003154:	b29a      	uxth	r2, r3
 8003156:	89fb      	ldrh	r3, [r7, #14]
 8003158:	4413      	add	r3, r2
 800315a:	b29a      	uxth	r2, r3
 800315c:	f997 3094 	ldrsb.w	r3, [r7, #148]	; 0x94
 8003160:	b29b      	uxth	r3, r3
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	80fb      	strh	r3, [r7, #6]
      screen_buffer[y_dir][x_dir] = img.image[img_num][cnt];
 8003166:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	3318      	adds	r3, #24
 800316e:	443b      	add	r3, r7
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	18d1      	adds	r1, r2, r3
 8003176:	89bb      	ldrh	r3, [r7, #12]
 8003178:	01db      	lsls	r3, r3, #7
 800317a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800317e:	441a      	add	r2, r3
 8003180:	89fb      	ldrh	r3, [r7, #14]
 8003182:	7809      	ldrb	r1, [r1, #0]
 8003184:	54d1      	strb	r1, [r2, r3]
    for (x_dir= img.x_pos; x_dir <= end_x; x_dir++)
 8003186:	89fb      	ldrh	r3, [r7, #14]
 8003188:	3301      	adds	r3, #1
 800318a:	81fb      	strh	r3, [r7, #14]
 800318c:	89fa      	ldrh	r2, [r7, #14]
 800318e:	897b      	ldrh	r3, [r7, #10]
 8003190:	429a      	cmp	r2, r3
 8003192:	d9d6      	bls.n	8003142 <USER_OLED_Update_Buffer+0x74>
  for(y_dir = img.y_pos; y_dir <= end_y; y_dir++)
 8003194:	89bb      	ldrh	r3, [r7, #12]
 8003196:	3301      	adds	r3, #1
 8003198:	81bb      	strh	r3, [r7, #12]
 800319a:	89ba      	ldrh	r2, [r7, #12]
 800319c:	893b      	ldrh	r3, [r7, #8]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d9cb      	bls.n	800313a <USER_OLED_Update_Buffer+0x6c>
    }
  }
}
 80031a2:	bf00      	nop
 80031a4:	bf00      	nop
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	b004      	add	sp, #16
 80031ae:	4770      	bx	lr

080031b0 <USER_OLED_Print_Buffer>:
}

// Print OLED buffer

void USER_OLED_Print_Buffer( uint8_t I2C, char screen_buffer[OLED_SCREEN_ROWS][OLED_SCREEN_COLUMNS] )
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	4603      	mov	r3, r0
 80031b8:	6039      	str	r1, [r7, #0]
 80031ba:	71fb      	strb	r3, [r7, #7]
  USER_OLED_Position( I2C, 0, 0 );
 80031bc:	79fb      	ldrb	r3, [r7, #7]
 80031be:	2200      	movs	r2, #0
 80031c0:	2100      	movs	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff febe 	bl	8002f44 <USER_OLED_Position>

  uint8_t i, j;

  for (i = 0; i < OLED_SCREEN_ROWS; i++)
 80031c8:	2300      	movs	r3, #0
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	e017      	b.n	80031fe <USER_OLED_Print_Buffer+0x4e>
  {
    for(j = 0; j < OLED_SCREEN_COLUMNS; j++)
 80031ce:	2300      	movs	r3, #0
 80031d0:	73bb      	strb	r3, [r7, #14]
 80031d2:	e00d      	b.n	80031f0 <USER_OLED_Print_Buffer+0x40>
    {
	USER_OLED_Data( I2C, screen_buffer[i][j] );
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
 80031d6:	01db      	lsls	r3, r3, #7
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	441a      	add	r2, r3
 80031dc:	7bbb      	ldrb	r3, [r7, #14]
 80031de:	5cd2      	ldrb	r2, [r2, r3]
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	4611      	mov	r1, r2
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff fe88 	bl	8002efa <USER_OLED_Data>
    for(j = 0; j < OLED_SCREEN_COLUMNS; j++)
 80031ea:	7bbb      	ldrb	r3, [r7, #14]
 80031ec:	3301      	adds	r3, #1
 80031ee:	73bb      	strb	r3, [r7, #14]
 80031f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	daed      	bge.n	80031d4 <USER_OLED_Print_Buffer+0x24>
  for (i = 0; i < OLED_SCREEN_ROWS; i++)
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	3301      	adds	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
 8003200:	2b07      	cmp	r3, #7
 8003202:	d9e4      	bls.n	80031ce <USER_OLED_Print_Buffer+0x1e>
    }
  }
}
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <USER_OLED_Update_Buffer_Bit>:

// Update OLED buffer bit

void USER_OLED_Update_Buffer_Bit( ImgType img, uint8_t img_num, char screen_buffer[OLED_SCREEN_ROWS][OLED_SCREEN_COLUMNS] )
{
 800320e:	b084      	sub	sp, #16
 8003210:	b480      	push	{r7}
 8003212:	b091      	sub	sp, #68	; 0x44
 8003214:	af00      	add	r7, sp, #0
 8003216:	f107 0c48 	add.w	ip, r7, #72	; 0x48
 800321a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  int start_x, end_x, start_img_x, y_offset, bit_y_pos_byte, start_y, end_y, x_dir, y_dir,
  buffer_height = OLED_SCREEN_ROWS, buffer_width = OLED_SCREEN_COLUMNS, start_img_byte, start_img_x_tmp,
 800321e:	2308      	movs	r3, #8
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	60fb      	str	r3, [r7, #12]

  // Working on the X axe

  // Find end_x

  if(img.x_pos > buffer_width)
 8003226:	f997 30c4 	ldrsb.w	r3, [r7, #196]	; 0xc4
 800322a:	461a      	mov	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4293      	cmp	r3, r2
 8003230:	da02      	bge.n	8003238 <USER_OLED_Update_Buffer_Bit+0x2a>
  {
    end_x = buffer_width;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	63bb      	str	r3, [r7, #56]	; 0x38
 8003236:	e009      	b.n	800324c <USER_OLED_Update_Buffer_Bit+0x3e>
  }
  else if(img.x_pos < 1)
 8003238:	f997 30c4 	ldrsb.w	r3, [r7, #196]	; 0xc4
 800323c:	2b00      	cmp	r3, #0
 800323e:	dc02      	bgt.n	8003246 <USER_OLED_Update_Buffer_Bit+0x38>
  {
    end_x = 0;
 8003240:	2300      	movs	r3, #0
 8003242:	63bb      	str	r3, [r7, #56]	; 0x38
 8003244:	e002      	b.n	800324c <USER_OLED_Update_Buffer_Bit+0x3e>
  }
  else
  {
    end_x = img.x_pos;
 8003246:	f997 30c4 	ldrsb.w	r3, [r7, #196]	; 0xc4
 800324a:	63bb      	str	r3, [r7, #56]	; 0x38
  }

  // Find start_x

  start_x = img.x_pos - img.width;
 800324c:	f997 30c4 	ldrsb.w	r3, [r7, #196]	; 0xc4
 8003250:	461a      	mov	r2, r3
 8003252:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	63fb      	str	r3, [r7, #60]	; 0x3c

  if(start_x > buffer_width)
 800325a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	429a      	cmp	r2, r3
 8003260:	dd02      	ble.n	8003268 <USER_OLED_Update_Buffer_Bit+0x5a>
  {
    start_x = buffer_width;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003266:	e004      	b.n	8003272 <USER_OLED_Update_Buffer_Bit+0x64>
  }
  else if(start_x < 0)
 8003268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800326a:	2b00      	cmp	r3, #0
 800326c:	da01      	bge.n	8003272 <USER_OLED_Update_Buffer_Bit+0x64>
  {
    start_x = 0;
 800326e:	2300      	movs	r3, #0
 8003270:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  // Starting the picture x_location to start from

  start_img_x = img.width - img.x_pos;
 8003272:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8003276:	461a      	mov	r2, r3
 8003278:	f997 30c4 	ldrsb.w	r3, [r7, #196]	; 0xc4
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	637b      	str	r3, [r7, #52]	; 0x34

  if(start_img_x < 0)
 8003280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003282:	2b00      	cmp	r3, #0
 8003284:	da01      	bge.n	800328a <USER_OLED_Update_Buffer_Bit+0x7c>
  {
      start_img_x = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	637b      	str	r3, [r7, #52]	; 0x34
  }

  // Working on the Y axe

  y_offset = img.bit_y_pos % 8;
 800328a:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 800328e:	425a      	negs	r2, r3
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	f002 0207 	and.w	r2, r2, #7
 8003298:	bf58      	it	pl
 800329a:	4253      	negpl	r3, r2
 800329c:	b21b      	sxth	r3, r3
 800329e:	60bb      	str	r3, [r7, #8]
  bit_y_pos_byte = img.bit_y_pos / 8;
 80032a0:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	da00      	bge.n	80032aa <USER_OLED_Update_Buffer_Bit+0x9c>
 80032a8:	3307      	adds	r3, #7
 80032aa:	10db      	asrs	r3, r3, #3
 80032ac:	b21b      	sxth	r3, r3
 80032ae:	633b      	str	r3, [r7, #48]	; 0x30

  if(bit_y_pos_byte > buffer_height)
 80032b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	dd01      	ble.n	80032bc <USER_OLED_Update_Buffer_Bit+0xae>
  {
      bit_y_pos_byte = buffer_height;
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	633b      	str	r3, [r7, #48]	; 0x30
  }

  // Find end_y

  end_y = buffer_height - bit_y_pos_byte + 1;
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	3301      	adds	r3, #1
 80032c4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(end_y < 0)
 80032c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	da02      	bge.n	80032d2 <USER_OLED_Update_Buffer_Bit+0xc4>
  {
    end_y = buffer_height;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80032d0:	e002      	b.n	80032d8 <USER_OLED_Update_Buffer_Bit+0xca>
  }
  else
  {
    end_y = bit_y_pos_byte + 1;
 80032d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d4:	3301      	adds	r3, #1
 80032d6:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  // Find start_y

  start_y = img.bit_y_pos / 8 - img.height;
 80032d8:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80032dc:	2b00      	cmp	r3, #0
 80032de:	da00      	bge.n	80032e2 <USER_OLED_Update_Buffer_Bit+0xd4>
 80032e0:	3307      	adds	r3, #7
 80032e2:	10db      	asrs	r3, r3, #3
 80032e4:	b21b      	sxth	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if(start_y > buffer_height)
 80032f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	dd02      	ble.n	80032fe <USER_OLED_Update_Buffer_Bit+0xf0>
  {
    start_y = buffer_height;
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032fc:	e004      	b.n	8003308 <USER_OLED_Update_Buffer_Bit+0xfa>
  }
  else if(start_y < 0)
 80032fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003300:	2b00      	cmp	r3, #0
 8003302:	da01      	bge.n	8003308 <USER_OLED_Update_Buffer_Bit+0xfa>
  {
    start_y = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  // Starting the picture y_location to start form

  start_img_byte = img.height - bit_y_pos_byte - 1;
 8003308:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800330c:	461a      	mov	r2, r3
 800330e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	3b01      	subs	r3, #1
 8003314:	61fb      	str	r3, [r7, #28]

  if(start_img_byte < 0)
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	da02      	bge.n	8003322 <USER_OLED_Update_Buffer_Bit+0x114>
  {
    start_img_byte = -1;
 800331c:	f04f 33ff 	mov.w	r3, #4294967295
 8003320:	61fb      	str	r3, [r7, #28]
  }

  // Running the display

  for(y_dir = start_y; y_dir < end_y; y_dir++)
 8003322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003324:	623b      	str	r3, [r7, #32]
 8003326:	e094      	b.n	8003452 <USER_OLED_Update_Buffer_Bit+0x244>
  {
    start_img_x_tmp = start_img_x;
 8003328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800332a:	61bb      	str	r3, [r7, #24]

    for(x_dir = start_x; x_dir < end_x; x_dir++)
 800332c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800332e:	627b      	str	r3, [r7, #36]	; 0x24
 8003330:	e084      	b.n	800343c <USER_OLED_Update_Buffer_Bit+0x22e>
    {
      if(start_img_byte == -1)
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003338:	d102      	bne.n	8003340 <USER_OLED_Update_Buffer_Bit+0x132>
      {
	cnt_1 = start_img_x;
 800333a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800333c:	617b      	str	r3, [r7, #20]
 800333e:	e008      	b.n	8003352 <USER_OLED_Update_Buffer_Bit+0x144>
      }
      else
      {
	cnt_1 = (start_img_byte) * img.width + start_img_x_tmp;
 8003340:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8003344:	461a      	mov	r2, r3
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	fb02 f303 	mul.w	r3, r2, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4413      	add	r3, r2
 8003350:	617b      	str	r3, [r7, #20]
      }

      cnt_2 = (start_img_byte + 1) * img.width + start_img_x_tmp;
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	3301      	adds	r3, #1
 8003356:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4413      	add	r3, r2
 8003362:	607b      	str	r3, [r7, #4]
      start_img_x_tmp++;
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	3301      	adds	r3, #1
 8003368:	61bb      	str	r3, [r7, #24]

      // Start drawing

      if(start_img_byte == -1)
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003370:	d117      	bne.n	80033a2 <USER_OLED_Update_Buffer_Bit+0x194>
      {
	// Beginning of the picture

	screen_buffer[y_dir][x_dir] = ( img.image[img_num][cnt_2] << ( y_offset ) );
 8003372:	f897 30c8 	ldrb.w	r3, [r7, #200]	; 0xc8
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	3348      	adds	r3, #72	; 0x48
 800337a:	443b      	add	r3, r7
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4413      	add	r3, r2
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	461a      	mov	r2, r3
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	fa02 f103 	lsl.w	r1, r2, r3
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	01db      	lsls	r3, r3, #7
 8003390:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003394:	441a      	add	r2, r3
 8003396:	b2c9      	uxtb	r1, r1
 8003398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339a:	4413      	add	r3, r2
 800339c:	460a      	mov	r2, r1
 800339e:	701a      	strb	r2, [r3, #0]
 80033a0:	e049      	b.n	8003436 <USER_OLED_Update_Buffer_Bit+0x228>
      }
      else if(start_img_byte < img.height - 1)
 80033a2:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80033a6:	3b01      	subs	r3, #1
 80033a8:	69fa      	ldr	r2, [r7, #28]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	da2a      	bge.n	8003404 <USER_OLED_Update_Buffer_Bit+0x1f6>
      {
	  // Inside of the picture

	  screen_buffer[y_dir][x_dir] = ( img.image[img_num][cnt_2] << ( y_offset ) ) | ( img.image[img_num][cnt_1] >> ( 8-y_offset ) );
 80033ae:	f897 30c8 	ldrb.w	r3, [r7, #200]	; 0xc8
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	3348      	adds	r3, #72	; 0x48
 80033b6:	443b      	add	r3, r7
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4413      	add	r3, r2
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	b25a      	sxtb	r2, r3
 80033ca:	f897 30c8 	ldrb.w	r3, [r7, #200]	; 0xc8
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	3348      	adds	r3, #72	; 0x48
 80033d2:	443b      	add	r3, r7
 80033d4:	6859      	ldr	r1, [r3, #4]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	440b      	add	r3, r1
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	4619      	mov	r1, r3
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f1c3 0308 	rsb	r3, r3, #8
 80033e4:	fa41 f303 	asr.w	r3, r1, r3
 80033e8:	b25b      	sxtb	r3, r3
 80033ea:	4313      	orrs	r3, r2
 80033ec:	b259      	sxtb	r1, r3
 80033ee:	6a3b      	ldr	r3, [r7, #32]
 80033f0:	01db      	lsls	r3, r3, #7
 80033f2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80033f6:	441a      	add	r2, r3
 80033f8:	b2c9      	uxtb	r1, r1
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	4413      	add	r3, r2
 80033fe:	460a      	mov	r2, r1
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e018      	b.n	8003436 <USER_OLED_Update_Buffer_Bit+0x228>
      }
      else
      {
	  screen_buffer[y_dir][x_dir] = ( img.image[img_num][cnt_1] >> ( 8 - y_offset ) );
 8003404:	f897 30c8 	ldrb.w	r3, [r7, #200]	; 0xc8
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	3348      	adds	r3, #72	; 0x48
 800340c:	443b      	add	r3, r7
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	4413      	add	r3, r2
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	461a      	mov	r2, r3
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f1c3 0308 	rsb	r3, r3, #8
 800341e:	fa42 f103 	asr.w	r1, r2, r3
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	01db      	lsls	r3, r3, #7
 8003426:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800342a:	441a      	add	r2, r3
 800342c:	b2c9      	uxtb	r1, r1
 800342e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003430:	4413      	add	r3, r2
 8003432:	460a      	mov	r2, r1
 8003434:	701a      	strb	r2, [r3, #0]
    for(x_dir = start_x; x_dir < end_x; x_dir++)
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	3301      	adds	r3, #1
 800343a:	627b      	str	r3, [r7, #36]	; 0x24
 800343c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800343e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003440:	429a      	cmp	r2, r3
 8003442:	f6ff af76 	blt.w	8003332 <USER_OLED_Update_Buffer_Bit+0x124>
      }
    }

    start_img_byte++;
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	3301      	adds	r3, #1
 800344a:	61fb      	str	r3, [r7, #28]
  for(y_dir = start_y; y_dir < end_y; y_dir++)
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	3301      	adds	r3, #1
 8003450:	623b      	str	r3, [r7, #32]
 8003452:	6a3a      	ldr	r2, [r7, #32]
 8003454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003456:	429a      	cmp	r2, r3
 8003458:	f6ff af66 	blt.w	8003328 <USER_OLED_Update_Buffer_Bit+0x11a>
  }
}
 800345c:	bf00      	nop
 800345e:	bf00      	nop
 8003460:	3744      	adds	r7, #68	; 0x44
 8003462:	46bd      	mov	sp, r7
 8003464:	bc80      	pop	{r7}
 8003466:	b004      	add	sp, #16
 8003468:	4770      	bx	lr
	...

0800346c <USER_OLED_Animation>:

void USER_OLED_Animation( uint8_t I2C, char screen_buffer[OLED_SCREEN_ROWS][OLED_SCREEN_COLUMNS] )
{
 800346c:	b590      	push	{r4, r7, lr}
 800346e:	f5ad 7d63 	sub.w	sp, sp, #908	; 0x38c
 8003472:	af1e      	add	r7, sp, #120	; 0x78
 8003474:	4602      	mov	r2, r0
 8003476:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800347a:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 800347e:	6019      	str	r1, [r3, #0]
 8003480:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003484:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 8003488:	701a      	strb	r2, [r3, #0]
  USER_SYSTICK_Init();
 800348a:	f000 fabb 	bl	8003a04 <USER_SYSTICK_Init>

  uint16_t i = 0;
 800348e:	2300      	movs	r3, #0
 8003490:	f8a7 330e 	strh.w	r3, [r7, #782]	; 0x30e

  ImgType JOHN_DEERE_LOGO_PIC = { .height = JOHN_DEERE_LOGO_ROWS, .width = JOHN_DEERE_LOGO_COLS, .x_pos = 0, .y_pos = 0, .bit_y_pos = 0 };
 8003494:	f507 7323 	add.w	r3, r7, #652	; 0x28c
 8003498:	2280      	movs	r2, #128	; 0x80
 800349a:	2100      	movs	r1, #0
 800349c:	4618      	mov	r0, r3
 800349e:	f002 fa84 	bl	80059aa <memset>
 80034a2:	4bdc      	ldr	r3, [pc, #880]	; (8003814 <USER_OLED_Animation+0x3a8>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	f887 328c 	strb.w	r3, [r7, #652]	; 0x28c
 80034aa:	4bdb      	ldr	r3, [pc, #876]	; (8003818 <USER_OLED_Animation+0x3ac>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	f887 328d 	strb.w	r3, [r7, #653]	; 0x28d
  JOHN_DEERE_LOGO_PIC.image[0] = JOHN_DEERE_LOGO;
 80034b2:	4bda      	ldr	r3, [pc, #872]	; (800381c <USER_OLED_Animation+0x3b0>)
 80034b4:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290

  ImgType JOHN_DEERE_LOGO_PIC_NO_TEXT = { .height = JOHN_DEERE_LOGO_NO_TEXT_ROWS, .width = JOHN_DEERE_LOGO_NO_TEXT_COLS, .x_pos = OLED_SCREEN_COLUMNS / 4, .y_pos = 0, .bit_y_pos = 0 };
 80034b8:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80034bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80034c0:	4618      	mov	r0, r3
 80034c2:	2380      	movs	r3, #128	; 0x80
 80034c4:	461a      	mov	r2, r3
 80034c6:	2100      	movs	r1, #0
 80034c8:	f002 fa6f 	bl	80059aa <memset>
 80034cc:	4bd4      	ldr	r3, [pc, #848]	; (8003820 <USER_OLED_Animation+0x3b4>)
 80034ce:	781a      	ldrb	r2, [r3, #0]
 80034d0:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80034d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80034d8:	701a      	strb	r2, [r3, #0]
 80034da:	4bd2      	ldr	r3, [pc, #840]	; (8003824 <USER_OLED_Animation+0x3b8>)
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80034e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80034e6:	705a      	strb	r2, [r3, #1]
 80034e8:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80034ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80034f0:	2220      	movs	r2, #32
 80034f2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  JOHN_DEERE_LOGO_PIC_NO_TEXT.image[0] = JOHN_DEERE_LOGO_NO_TEXT;
 80034f6:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80034fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80034fe:	4aca      	ldr	r2, [pc, #808]	; (8003828 <USER_OLED_Animation+0x3bc>)
 8003500:	605a      	str	r2, [r3, #4]

  ImgType ITESM_LOGO_PIC = { .height = ITESM_LOGO_ROWS, .width = ITESM_LOGO_COLS, .x_pos = OLED_SCREEN_COLUMNS / 4, .y_pos = 0, .bit_y_pos = 0 };
 8003502:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003506:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800350a:	4618      	mov	r0, r3
 800350c:	2380      	movs	r3, #128	; 0x80
 800350e:	461a      	mov	r2, r3
 8003510:	2100      	movs	r1, #0
 8003512:	f002 fa4a 	bl	80059aa <memset>
 8003516:	4bc5      	ldr	r3, [pc, #788]	; (800382c <USER_OLED_Animation+0x3c0>)
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800351e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003522:	701a      	strb	r2, [r3, #0]
 8003524:	4bc2      	ldr	r3, [pc, #776]	; (8003830 <USER_OLED_Animation+0x3c4>)
 8003526:	781a      	ldrb	r2, [r3, #0]
 8003528:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800352c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003530:	705a      	strb	r2, [r3, #1]
 8003532:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003536:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800353a:	2220      	movs	r2, #32
 800353c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  ITESM_LOGO_PIC.image[0] = ITESM_LOGO;
 8003540:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003544:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003548:	4aba      	ldr	r2, [pc, #744]	; (8003834 <USER_OLED_Animation+0x3c8>)
 800354a:	605a      	str	r2, [r3, #4]

  ImgType RASPBERRY_PI_LOGO_PIC = { .height = RASPBERRY_PI_LOGO_ROWS, .width = RASPBERRY_PI_LOGO_COLS, .x_pos = OLED_SCREEN_COLUMNS / 4, .y_pos = 0, .bit_y_pos = 0 };
 800354c:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003550:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003554:	4618      	mov	r0, r3
 8003556:	2380      	movs	r3, #128	; 0x80
 8003558:	461a      	mov	r2, r3
 800355a:	2100      	movs	r1, #0
 800355c:	f002 fa25 	bl	80059aa <memset>
 8003560:	4bb5      	ldr	r3, [pc, #724]	; (8003838 <USER_OLED_Animation+0x3cc>)
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003568:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800356c:	701a      	strb	r2, [r3, #0]
 800356e:	4bb3      	ldr	r3, [pc, #716]	; (800383c <USER_OLED_Animation+0x3d0>)
 8003570:	781a      	ldrb	r2, [r3, #0]
 8003572:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003576:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800357a:	705a      	strb	r2, [r3, #1]
 800357c:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003580:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003584:	2220      	movs	r2, #32
 8003586:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  RASPBERRY_PI_LOGO_PIC.image[0] = RASPBERRY_PI_LOGO;
 800358a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800358e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003592:	4aab      	ldr	r2, [pc, #684]	; (8003840 <USER_OLED_Animation+0x3d4>)
 8003594:	605a      	str	r2, [r3, #4]

  ImgType LINUX_LOGO_PIC = { .height = LINUX_LOGO_ROWS, .width = LINUX_LOGO_COLS, .x_pos = OLED_SCREEN_COLUMNS / 4, .y_pos = 0, .bit_y_pos = 0 };
 8003596:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800359a:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 800359e:	4618      	mov	r0, r3
 80035a0:	2380      	movs	r3, #128	; 0x80
 80035a2:	461a      	mov	r2, r3
 80035a4:	2100      	movs	r1, #0
 80035a6:	f002 fa00 	bl	80059aa <memset>
 80035aa:	4ba6      	ldr	r3, [pc, #664]	; (8003844 <USER_OLED_Animation+0x3d8>)
 80035ac:	781a      	ldrb	r2, [r3, #0]
 80035ae:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80035b2:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 80035b6:	701a      	strb	r2, [r3, #0]
 80035b8:	4ba3      	ldr	r3, [pc, #652]	; (8003848 <USER_OLED_Animation+0x3dc>)
 80035ba:	781a      	ldrb	r2, [r3, #0]
 80035bc:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80035c0:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 80035c4:	705a      	strb	r2, [r3, #1]
 80035c6:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80035ca:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  LINUX_LOGO_PIC.image[0] = LINUX_LOGO;
 80035d4:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80035d8:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 80035dc:	4a9b      	ldr	r2, [pc, #620]	; (800384c <USER_OLED_Animation+0x3e0>)
 80035de:	605a      	str	r2, [r3, #4]

  ImgType STM32_LOGO_PIC = { .height = STM32_LOGO_ROWS, .width = STM32_LOGO_COLS, .x_pos = OLED_SCREEN_COLUMNS / 4, .y_pos = 0, .bit_y_pos = 0 };
 80035e0:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80035e4:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 80035e8:	4618      	mov	r0, r3
 80035ea:	2380      	movs	r3, #128	; 0x80
 80035ec:	461a      	mov	r2, r3
 80035ee:	2100      	movs	r1, #0
 80035f0:	f002 f9db 	bl	80059aa <memset>
 80035f4:	4b96      	ldr	r3, [pc, #600]	; (8003850 <USER_OLED_Animation+0x3e4>)
 80035f6:	781a      	ldrb	r2, [r3, #0]
 80035f8:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80035fc:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 8003600:	701a      	strb	r2, [r3, #0]
 8003602:	4b94      	ldr	r3, [pc, #592]	; (8003854 <USER_OLED_Animation+0x3e8>)
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800360a:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 800360e:	705a      	strb	r2, [r3, #1]
 8003610:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003614:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 8003618:	2220      	movs	r2, #32
 800361a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  STM32_LOGO_PIC.image[0] = STM32_LOGO;
 800361e:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003622:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 8003626:	4a8c      	ldr	r2, [pc, #560]	; (8003858 <USER_OLED_Animation+0x3ec>)
 8003628:	605a      	str	r2, [r3, #4]

  USER_OLED_Clear_Buffer( screen_buffer );
 800362a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800362e:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	f7ff fd27 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Update_Buffer( JOHN_DEERE_LOGO_PIC, 0, screen_buffer );
 8003638:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800363c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	931d      	str	r3, [sp, #116]	; 0x74
 8003644:	2300      	movs	r3, #0
 8003646:	931c      	str	r3, [sp, #112]	; 0x70
 8003648:	4668      	mov	r0, sp
 800364a:	f507 7327 	add.w	r3, r7, #668	; 0x29c
 800364e:	2270      	movs	r2, #112	; 0x70
 8003650:	4619      	mov	r1, r3
 8003652:	f002 fa38 	bl	8005ac6 <memcpy>
 8003656:	f507 7323 	add.w	r3, r7, #652	; 0x28c
 800365a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800365c:	f7ff fd37 	bl	80030ce <USER_OLED_Update_Buffer>
  USER_OLED_Print_Buffer( I2C, screen_buffer );
 8003660:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003664:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003668:	f507 7244 	add.w	r2, r7, #784	; 0x310
 800366c:	f2a2 3209 	subw	r2, r2, #777	; 0x309
 8003670:	7812      	ldrb	r2, [r2, #0]
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	4610      	mov	r0, r2
 8003676:	f7ff fd9b 	bl	80031b0 <USER_OLED_Print_Buffer>
  USER_SYSTICK_Delay_ms( 1000 );
 800367a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800367e:	f000 f9f7 	bl	8003a70 <USER_SYSTICK_Delay_ms>

  USER_OLED_Clear_Buffer( screen_buffer );
 8003682:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003686:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	f7ff fcfb 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Update_Buffer( ITESM_LOGO_PIC, 0, screen_buffer );
 8003690:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003694:	f5a3 74c2 	sub.w	r4, r3, #388	; 0x184
 8003698:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800369c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	931d      	str	r3, [sp, #116]	; 0x74
 80036a4:	2300      	movs	r3, #0
 80036a6:	931c      	str	r3, [sp, #112]	; 0x70
 80036a8:	4668      	mov	r0, sp
 80036aa:	f104 0310 	add.w	r3, r4, #16
 80036ae:	2270      	movs	r2, #112	; 0x70
 80036b0:	4619      	mov	r1, r3
 80036b2:	f002 fa08 	bl	8005ac6 <memcpy>
 80036b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80036ba:	f7ff fd08 	bl	80030ce <USER_OLED_Update_Buffer>
  USER_OLED_Print_Buffer( I2C, screen_buffer );
 80036be:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80036c2:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80036c6:	f507 7244 	add.w	r2, r7, #784	; 0x310
 80036ca:	f2a2 3209 	subw	r2, r2, #777	; 0x309
 80036ce:	7812      	ldrb	r2, [r2, #0]
 80036d0:	6819      	ldr	r1, [r3, #0]
 80036d2:	4610      	mov	r0, r2
 80036d4:	f7ff fd6c 	bl	80031b0 <USER_OLED_Print_Buffer>
  USER_SYSTICK_Delay_ms( 1000 );
 80036d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80036dc:	f000 f9c8 	bl	8003a70 <USER_SYSTICK_Delay_ms>

  USER_OLED_Clear_Buffer( screen_buffer );
 80036e0:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80036e4:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80036e8:	6818      	ldr	r0, [r3, #0]
 80036ea:	f7ff fccc 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Clear_Buffer( screen_buffer );
 80036ee:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80036f2:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80036f6:	6818      	ldr	r0, [r3, #0]
 80036f8:	f7ff fcc5 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Update_Buffer( STM32_LOGO_PIC, 0, screen_buffer );
 80036fc:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003700:	f5a3 7441 	sub.w	r4, r3, #772	; 0x304
 8003704:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003708:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	931d      	str	r3, [sp, #116]	; 0x74
 8003710:	2300      	movs	r3, #0
 8003712:	931c      	str	r3, [sp, #112]	; 0x70
 8003714:	4668      	mov	r0, sp
 8003716:	f104 0310 	add.w	r3, r4, #16
 800371a:	2270      	movs	r2, #112	; 0x70
 800371c:	4619      	mov	r1, r3
 800371e:	f002 f9d2 	bl	8005ac6 <memcpy>
 8003722:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003726:	f7ff fcd2 	bl	80030ce <USER_OLED_Update_Buffer>
  USER_OLED_Print_Buffer( I2C, screen_buffer );
 800372a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800372e:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003732:	f507 7244 	add.w	r2, r7, #784	; 0x310
 8003736:	f2a2 3209 	subw	r2, r2, #777	; 0x309
 800373a:	7812      	ldrb	r2, [r2, #0]
 800373c:	6819      	ldr	r1, [r3, #0]
 800373e:	4610      	mov	r0, r2
 8003740:	f7ff fd36 	bl	80031b0 <USER_OLED_Print_Buffer>
  USER_SYSTICK_Delay_ms( 1000 );
 8003744:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003748:	f000 f992 	bl	8003a70 <USER_SYSTICK_Delay_ms>

  USER_OLED_Clear_Buffer( screen_buffer );
 800374c:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003750:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003754:	6818      	ldr	r0, [r3, #0]
 8003756:	f7ff fc96 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Update_Buffer( RASPBERRY_PI_LOGO_PIC, 0, screen_buffer );
 800375a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800375e:	f5a3 7401 	sub.w	r4, r3, #516	; 0x204
 8003762:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003766:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	931d      	str	r3, [sp, #116]	; 0x74
 800376e:	2300      	movs	r3, #0
 8003770:	931c      	str	r3, [sp, #112]	; 0x70
 8003772:	4668      	mov	r0, sp
 8003774:	f104 0310 	add.w	r3, r4, #16
 8003778:	2270      	movs	r2, #112	; 0x70
 800377a:	4619      	mov	r1, r3
 800377c:	f002 f9a3 	bl	8005ac6 <memcpy>
 8003780:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003784:	f7ff fca3 	bl	80030ce <USER_OLED_Update_Buffer>
  USER_OLED_Print_Buffer( I2C, screen_buffer );
 8003788:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800378c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003790:	f507 7244 	add.w	r2, r7, #784	; 0x310
 8003794:	f2a2 3209 	subw	r2, r2, #777	; 0x309
 8003798:	7812      	ldrb	r2, [r2, #0]
 800379a:	6819      	ldr	r1, [r3, #0]
 800379c:	4610      	mov	r0, r2
 800379e:	f7ff fd07 	bl	80031b0 <USER_OLED_Print_Buffer>
  USER_SYSTICK_Delay_ms( 1000 );
 80037a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80037a6:	f000 f963 	bl	8003a70 <USER_SYSTICK_Delay_ms>

  USER_OLED_Clear_Buffer( screen_buffer );
 80037aa:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80037ae:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80037b2:	6818      	ldr	r0, [r3, #0]
 80037b4:	f7ff fc67 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Update_Buffer( LINUX_LOGO_PIC, 0, screen_buffer );
 80037b8:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80037bc:	f5a3 7421 	sub.w	r4, r3, #644	; 0x284
 80037c0:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80037c4:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	931d      	str	r3, [sp, #116]	; 0x74
 80037cc:	2300      	movs	r3, #0
 80037ce:	931c      	str	r3, [sp, #112]	; 0x70
 80037d0:	4668      	mov	r0, sp
 80037d2:	f104 0310 	add.w	r3, r4, #16
 80037d6:	2270      	movs	r2, #112	; 0x70
 80037d8:	4619      	mov	r1, r3
 80037da:	f002 f974 	bl	8005ac6 <memcpy>
 80037de:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80037e2:	f7ff fc74 	bl	80030ce <USER_OLED_Update_Buffer>
  USER_OLED_Print_Buffer( I2C, screen_buffer );
 80037e6:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80037ea:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80037ee:	f507 7244 	add.w	r2, r7, #784	; 0x310
 80037f2:	f2a2 3209 	subw	r2, r2, #777	; 0x309
 80037f6:	7812      	ldrb	r2, [r2, #0]
 80037f8:	6819      	ldr	r1, [r3, #0]
 80037fa:	4610      	mov	r0, r2
 80037fc:	f7ff fcd8 	bl	80031b0 <USER_OLED_Print_Buffer>
  USER_SYSTICK_Delay_ms( 1000 );
 8003800:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003804:	f000 f934 	bl	8003a70 <USER_SYSTICK_Delay_ms>

  USER_OLED_Blank( I2C );
 8003808:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800380c:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	e023      	b.n	800385c <USER_OLED_Animation+0x3f0>
 8003814:	20000018 	.word	0x20000018
 8003818:	20000019 	.word	0x20000019
 800381c:	0800acd0 	.word	0x0800acd0
 8003820:	2000001a 	.word	0x2000001a
 8003824:	2000001b 	.word	0x2000001b
 8003828:	0800b0d0 	.word	0x0800b0d0
 800382c:	2000001c 	.word	0x2000001c
 8003830:	2000001d 	.word	0x2000001d
 8003834:	0800b1fc 	.word	0x0800b1fc
 8003838:	20000022 	.word	0x20000022
 800383c:	20000023 	.word	0x20000023
 8003840:	0800b79c 	.word	0x0800b79c
 8003844:	2000001e 	.word	0x2000001e
 8003848:	2000001f 	.word	0x2000001f
 800384c:	0800b3dc 	.word	0x0800b3dc
 8003850:	20000020 	.word	0x20000020
 8003854:	20000021 	.word	0x20000021
 8003858:	0800b5bc 	.word	0x0800b5bc
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff fb99 	bl	8002f94 <USER_OLED_Blank>
  USER_OLED_Message( I2C, "TRACTOR DRIVING", OLED_SCREEN_COLUMNS / 5, OLED_SCREEN_ROWS / 3 + TEXT_ROWS_OFFSET );
 8003862:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003866:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 800386a:	7818      	ldrb	r0, [r3, #0]
 800386c:	2303      	movs	r3, #3
 800386e:	2219      	movs	r2, #25
 8003870:	493c      	ldr	r1, [pc, #240]	; (8003964 <USER_OLED_Animation+0x4f8>)
 8003872:	f7ff fbed 	bl	8003050 <USER_OLED_Message>
  USER_OLED_Message( I2C, "SIMULATOR", OLED_SCREEN_COLUMNS / 4 + TEXT_COLUMNS_OFFSET, OLED_SCREEN_ROWS / 2 );
 8003876:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800387a:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 800387e:	7818      	ldrb	r0, [r3, #0]
 8003880:	2304      	movs	r3, #4
 8003882:	2228      	movs	r2, #40	; 0x28
 8003884:	4938      	ldr	r1, [pc, #224]	; (8003968 <USER_OLED_Animation+0x4fc>)
 8003886:	f7ff fbe3 	bl	8003050 <USER_OLED_Message>
  USER_SYSTICK_Delay_ms( 2000 );
 800388a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800388e:	f000 f8ef 	bl	8003a70 <USER_SYSTICK_Delay_ms>

  for(i = 0; i < LOGO_DISPLACEMENT; i++)
 8003892:	2300      	movs	r3, #0
 8003894:	f8a7 330e 	strh.w	r3, [r7, #782]	; 0x30e
 8003898:	e048      	b.n	800392c <USER_OLED_Animation+0x4c0>
  {
    JOHN_DEERE_LOGO_PIC_NO_TEXT.x_pos = 3 * i;
 800389a:	f8b7 330e 	ldrh.w	r3, [r7, #782]	; 0x30e
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	0052      	lsls	r2, r2, #1
 80038a4:	4413      	add	r3, r2
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	b25a      	sxtb	r2, r3
 80038aa:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80038ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80038b2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    JOHN_DEERE_LOGO_PIC_NO_TEXT.bit_y_pos = 2 * i;
 80038b6:	f8b7 330e 	ldrh.w	r3, [r7, #782]	; 0x30e
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	b29b      	uxth	r3, r3
 80038be:	b21a      	sxth	r2, r3
 80038c0:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80038c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80038c8:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    USER_OLED_Clear_Buffer( screen_buffer );
 80038cc:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80038d0:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80038d4:	6818      	ldr	r0, [r3, #0]
 80038d6:	f7ff fbd6 	bl	8003086 <USER_OLED_Clear_Buffer>
    USER_OLED_Update_Buffer_Bit( JOHN_DEERE_LOGO_PIC_NO_TEXT, 0, screen_buffer );
 80038da:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80038de:	f5a3 7482 	sub.w	r4, r3, #260	; 0x104
 80038e2:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80038e6:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	931d      	str	r3, [sp, #116]	; 0x74
 80038ee:	2300      	movs	r3, #0
 80038f0:	931c      	str	r3, [sp, #112]	; 0x70
 80038f2:	4668      	mov	r0, sp
 80038f4:	f104 0310 	add.w	r3, r4, #16
 80038f8:	2270      	movs	r2, #112	; 0x70
 80038fa:	4619      	mov	r1, r3
 80038fc:	f002 f8e3 	bl	8005ac6 <memcpy>
 8003900:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003904:	f7ff fc83 	bl	800320e <USER_OLED_Update_Buffer_Bit>
    USER_OLED_Print_Buffer( I2C, screen_buffer );
 8003908:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800390c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003910:	f507 7244 	add.w	r2, r7, #784	; 0x310
 8003914:	f2a2 3209 	subw	r2, r2, #777	; 0x309
 8003918:	7812      	ldrb	r2, [r2, #0]
 800391a:	6819      	ldr	r1, [r3, #0]
 800391c:	4610      	mov	r0, r2
 800391e:	f7ff fc47 	bl	80031b0 <USER_OLED_Print_Buffer>
  for(i = 0; i < LOGO_DISPLACEMENT; i++)
 8003922:	f8b7 330e 	ldrh.w	r3, [r7, #782]	; 0x30e
 8003926:	3301      	adds	r3, #1
 8003928:	f8a7 330e 	strh.w	r3, [r7, #782]	; 0x30e
 800392c:	f8b7 330e 	ldrh.w	r3, [r7, #782]	; 0x30e
 8003930:	2b1c      	cmp	r3, #28
 8003932:	d9b2      	bls.n	800389a <USER_OLED_Animation+0x42e>
  }

  USER_SYSTICK_Delay_ms( 1000 );
 8003934:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003938:	f000 f89a 	bl	8003a70 <USER_SYSTICK_Delay_ms>
  USER_OLED_Clear_Buffer( screen_buffer );
 800393c:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003940:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	f7ff fb9e 	bl	8003086 <USER_OLED_Clear_Buffer>
  USER_OLED_Blank( I2C );
 800394a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800394e:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f7ff fb1d 	bl	8002f94 <USER_OLED_Blank>
}
 800395a:	bf00      	nop
 800395c:	f507 7745 	add.w	r7, r7, #788	; 0x314
 8003960:	46bd      	mov	sp, r7
 8003962:	bd90      	pop	{r4, r7, pc}
 8003964:	0800a168 	.word	0x0800a168
 8003968:	0800a178 	.word	0x0800a178

0800396c <USER_PWM_Init>:
#include "main.h"
#include "GPIO.h"
#include "TIMER.h"

void USER_PWM_Init( void )
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  USER_GPIO_Define( PORTB, 6, OUT_10, OUT_AF_PP );	 // Pin PB6 as alternate function push-pull, max speed 10 MHz
 8003970:	2302      	movs	r3, #2
 8003972:	2201      	movs	r2, #1
 8003974:	2106      	movs	r1, #6
 8003976:	2001      	movs	r0, #1
 8003978:	f7fe fbc4 	bl	8002104 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 6, 0 );
 800397c:	2200      	movs	r2, #0
 800397e:	2106      	movs	r1, #6
 8003980:	2001      	movs	r0, #1
 8003982:	f7fe fcd9 	bl	8002338 <USER_GPIO_Write>

  USER_TIM_Init( TIM_4 );
 8003986:	2002      	movs	r0, #2
 8003988:	f000 f884 	bl	8003a94 <USER_TIM_Init>
}
 800398c:	bf00      	nop
 800398e:	bd80      	pop	{r7, pc}

08003990 <USER_PWM_Generate>:

void USER_PWM_Generate( uint16_t PSC, uint16_t ARR, uint16_t CCR1 )
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	4603      	mov	r3, r0
 8003998:	80fb      	strh	r3, [r7, #6]
 800399a:	460b      	mov	r3, r1
 800399c:	80bb      	strh	r3, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	807b      	strh	r3, [r7, #2]
  TIM4->PSC	=	PSC;				// Configure the prescaler, the period and the duty cycle
 80039a2:	4a17      	ldr	r2, [pc, #92]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039a4:	88fb      	ldrh	r3, [r7, #6]
 80039a6:	6293      	str	r3, [r2, #40]	; 0x28
  TIM4->ARR	=	ARR;				//	register values
 80039a8:	4a15      	ldr	r2, [pc, #84]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039aa:	88bb      	ldrh	r3, [r7, #4]
 80039ac:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIM4->CCR1	=	CCR1;
 80039ae:	4a14      	ldr	r2, [pc, #80]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039b0:	887b      	ldrh	r3, [r7, #2]
 80039b2:	6353      	str	r3, [r2, #52]	; 0x34

  TIM4->EGR	|=	TIM_EGR_UG;			// Generate the UEV-event to load the period, the prescaler and
 80039b4:	4b12      	ldr	r3, [pc, #72]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	4a11      	ldr	r2, [pc, #68]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039ba:	f043 0301 	orr.w	r3, r3, #1
 80039be:	6153      	str	r3, [r2, #20]
  							//	reset the counter

  TIM4->SR	&=	~(TIM_SR_UIF);			// Clear the Timer overflow UEV-event flag
 80039c0:	4b0f      	ldr	r3, [pc, #60]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	4a0e      	ldr	r2, [pc, #56]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	6113      	str	r3, [r2, #16]

  TIM4->CCER	|=	TIM_CCER_CC1E;			// Enable the PWM signal output and set the polarity
 80039cc:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	4a0b      	ldr	r2, [pc, #44]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039d2:	f043 0301 	orr.w	r3, r3, #1
 80039d6:	6213      	str	r3, [r2, #32]
  TIM4->CCER	&=	~(TIM_CCER_CC1P);
 80039d8:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	4a08      	ldr	r2, [pc, #32]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039de:	f023 0302 	bic.w	r3, r3, #2
 80039e2:	6213      	str	r3, [r2, #32]

  while( !( TIM4->SR & TIM_SR_UIF ) );			// Wait for UIF
 80039e4:	bf00      	nop
 80039e6:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <USER_PWM_Generate+0x70>)
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d0f9      	beq.n	80039e6 <USER_PWM_Generate+0x56>
}
 80039f2:	bf00      	nop
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	40000800 	.word	0x40000800

08003a04 <USER_SYSTICK_Init>:
#include "main.h"

// Initialize SysTick

void USER_SYSTICK_Init( void )
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
    SYSTICK->CTRL	= 0;				// Clear register
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	601a      	str	r2, [r3, #0]
    SYSTICK->LOAD	= 0x00FFFFFF;			// Max start value
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a10:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8003a14:	605a      	str	r2, [r3, #4]
    SYSTICK->VAL	= 0;				// Clear register
 8003a16:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	609a      	str	r2, [r3, #8]

    SYSTICK->CTRL	|=	SYSTICK_CTRL_CLKSOURCE;	// Clock source is processor clock (AHB)
 8003a1c:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a06      	ldr	r2, [pc, #24]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a22:	f043 0304 	orr.w	r3, r3, #4
 8003a26:	6013      	str	r3, [r2, #0]
    SYSTICK->CTRL	|=	SYSTICK_CTRL_ENABLE;	// Counter enabled
 8003a28:	4b04      	ldr	r3, [pc, #16]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a03      	ldr	r2, [pc, #12]	; (8003a3c <USER_SYSTICK_Init+0x38>)
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	6013      	str	r3, [r2, #0]
}
 8003a34:	bf00      	nop
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bc80      	pop	{r7}
 8003a3a:	4770      	bx	lr
 8003a3c:	e000e010 	.word	0xe000e010

08003a40 <USER_SYSTICK_Delay_Millis>:

// Generate 1 millisecond delay via SysTick

void USER_SYSTICK_Delay_Millis( void )
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  SYSTICK->LOAD		=	SYSTICK_LOAD;
 8003a44:	4b08      	ldr	r3, [pc, #32]	; (8003a68 <USER_SYSTICK_Delay_Millis+0x28>)
 8003a46:	4a09      	ldr	r2, [pc, #36]	; (8003a6c <USER_SYSTICK_Delay_Millis+0x2c>)
 8003a48:	605a      	str	r2, [r3, #4]
  SYSTICK->VAL		=	0;
 8003a4a:	4b07      	ldr	r3, [pc, #28]	; (8003a68 <USER_SYSTICK_Delay_Millis+0x28>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	609a      	str	r2, [r3, #8]
  while(!(SYSTICK->CTRL & SYSTICK_CTRL_COUNTFLAG));	// Returns 1 if timer counted to 0 since last time this was read
 8003a50:	bf00      	nop
 8003a52:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <USER_SYSTICK_Delay_Millis+0x28>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0f9      	beq.n	8003a52 <USER_SYSTICK_Delay_Millis+0x12>
}
 8003a5e:	bf00      	nop
 8003a60:	bf00      	nop
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr
 8003a68:	e000e010 	.word	0xe000e010
 8003a6c:	00011940 	.word	0x00011940

08003a70 <USER_SYSTICK_Delay_ms>:

// Generate milliseconds delay via SysTick

void USER_SYSTICK_Delay_ms( uint32_t t )
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  for(; t > 0; t--)
 8003a78:	e004      	b.n	8003a84 <USER_SYSTICK_Delay_ms+0x14>
  {
      USER_SYSTICK_Delay_Millis();
 8003a7a:	f7ff ffe1 	bl	8003a40 <USER_SYSTICK_Delay_Millis>
  for(; t > 0; t--)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	607b      	str	r3, [r7, #4]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f7      	bne.n	8003a7a <USER_SYSTICK_Delay_ms+0xa>
  }
}
 8003a8a:	bf00      	nop
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <USER_TIM_Init>:
#include "GPIO.h"

// Initialize TIM timer

void USER_TIM_Init( uint8_t TIM )
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	71fb      	strb	r3, [r7, #7]
  if( TIM == 0 )
 8003a9e:	79fb      	ldrb	r3, [r7, #7]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d12e      	bne.n	8003b02 <USER_TIM_Init+0x6e>
  {
    RCC->APB1ENR 	|= 	RCC_APB1ENR_TIM2EN;	// Clock enable for TIM2
 8003aa4:	4b56      	ldr	r3, [pc, #344]	; (8003c00 <USER_TIM_Init+0x16c>)
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	4a55      	ldr	r2, [pc, #340]	; (8003c00 <USER_TIM_Init+0x16c>)
 8003aaa:	f043 0301 	orr.w	r3, r3, #1
 8003aae:	61d3      	str	r3, [r2, #28]

    TIM2->SMCR		&=	~(TIM_SMCR_SMS);	// Step 1 - Enable internal clock source
 8003ab0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003aba:	f023 0307 	bic.w	r3, r3, #7
 8003abe:	6093      	str	r3, [r2, #8]
    TIM2->CR1		&=	~(TIM_CR1_UDIS);	// Step 2 - UEV enabled
 8003ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003aca:	f023 0302 	bic.w	r3, r3, #2
 8003ace:	6013      	str	r3, [r2, #0]
    TIM2->CR1		&=	~(TIM_CR1_DIR);		// 	Counter as upcounter
 8003ad0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ada:	f023 0310 	bic.w	r3, r3, #16
 8003ade:	6013      	str	r3, [r2, #0]
    TIM2->CR1		&=	~(TIM_CR1_CMS);		//	Edge-aligned mode
 8003ae0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003aea:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003aee:	6013      	str	r3, [r2, #0]
    TIM2->SR		&=	~(TIM_SR_UIF);		// Step 3 - Clear Update Interrupt Flag
 8003af0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003afa:	f023 0301 	bic.w	r3, r3, #1
 8003afe:	6113      	str	r3, [r2, #16]
    TIM4->CCMR1		&=	~(TIM_CCMR1_OC1M_0);	//	PWM mode 1
    TIM4->CCMR1		|=	TIM_CCMR1_OC1M_2_1;

    TIM4->CR1		|=	TIM_CR1_CEN;			// Enable the Timer to start counting
  }
}
 8003b00:	e078      	b.n	8003bf4 <USER_TIM_Init+0x160>
  else if( TIM == 1 )
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d130      	bne.n	8003b6a <USER_TIM_Init+0xd6>
    RCC->APB1ENR 	|= 	RCC_APB1ENR_TIM3EN;	// Clock enable for TIM3
 8003b08:	4b3d      	ldr	r3, [pc, #244]	; (8003c00 <USER_TIM_Init+0x16c>)
 8003b0a:	69db      	ldr	r3, [r3, #28]
 8003b0c:	4a3c      	ldr	r2, [pc, #240]	; (8003c00 <USER_TIM_Init+0x16c>)
 8003b0e:	f043 0302 	orr.w	r3, r3, #2
 8003b12:	61d3      	str	r3, [r2, #28]
    TIM3->SMCR		&=	~(TIM_SMCR_SMS);
 8003b14:	4b3b      	ldr	r3, [pc, #236]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	4a3a      	ldr	r2, [pc, #232]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b1a:	f023 0307 	bic.w	r3, r3, #7
 8003b1e:	6093      	str	r3, [r2, #8]
    TIM3->CR1		&=	~(TIM_CR1_UDIS);
 8003b20:	4b38      	ldr	r3, [pc, #224]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a37      	ldr	r2, [pc, #220]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b26:	f023 0302 	bic.w	r3, r3, #2
 8003b2a:	6013      	str	r3, [r2, #0]
    TIM3->CR1		&=	~(TIM_CR1_DIR);
 8003b2c:	4b35      	ldr	r3, [pc, #212]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a34      	ldr	r2, [pc, #208]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b32:	f023 0310 	bic.w	r3, r3, #16
 8003b36:	6013      	str	r3, [r2, #0]
    TIM3->CR1		&=	~(TIM_CR1_CMS);
 8003b38:	4b32      	ldr	r3, [pc, #200]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a31      	ldr	r2, [pc, #196]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b3e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003b42:	6013      	str	r3, [r2, #0]
    TIM3->SR		&=	~(TIM_SR_UIF);
 8003b44:	4b2f      	ldr	r3, [pc, #188]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	4a2e      	ldr	r2, [pc, #184]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b4a:	f023 0301 	bic.w	r3, r3, #1
 8003b4e:	6113      	str	r3, [r2, #16]
    TIM3->DIER 		|=	TIM_DIER_UIE;		// Step 4 - Enable Update Interrupt
 8003b50:	4b2c      	ldr	r3, [pc, #176]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	4a2b      	ldr	r2, [pc, #172]	; (8003c04 <USER_TIM_Init+0x170>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	60d3      	str	r3, [r2, #12]
    NVIC->ISER[0]	|=	NVIC_ISER_29;		// Step 5 - Enable interrupt
 8003b5c:	4b2a      	ldr	r3, [pc, #168]	; (8003c08 <USER_TIM_Init+0x174>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a29      	ldr	r2, [pc, #164]	; (8003c08 <USER_TIM_Init+0x174>)
 8003b62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003b66:	6013      	str	r3, [r2, #0]
}
 8003b68:	e044      	b.n	8003bf4 <USER_TIM_Init+0x160>
  else if( TIM == 2 )
 8003b6a:	79fb      	ldrb	r3, [r7, #7]
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d141      	bne.n	8003bf4 <USER_TIM_Init+0x160>
    RCC->APB1ENR 	|= 	RCC_APB1ENR_TIM4EN;	// Clock enable for TIM4
 8003b70:	4b23      	ldr	r3, [pc, #140]	; (8003c00 <USER_TIM_Init+0x16c>)
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	4a22      	ldr	r2, [pc, #136]	; (8003c00 <USER_TIM_Init+0x16c>)
 8003b76:	f043 0304 	orr.w	r3, r3, #4
 8003b7a:	61d3      	str	r3, [r2, #28]
    TIM4->CR1		&=	~(TIM_CR1_UDIS);	// Step 1 - UEV enabled
 8003b7c:	4b23      	ldr	r3, [pc, #140]	; (8003c0c <USER_TIM_Init+0x178>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a22      	ldr	r2, [pc, #136]	; (8003c0c <USER_TIM_Init+0x178>)
 8003b82:	f023 0302 	bic.w	r3, r3, #2
 8003b86:	6013      	str	r3, [r2, #0]
    TIM4->CR1		&=	~(TIM_CR1_URS);		// 	UEV also by software
 8003b88:	4b20      	ldr	r3, [pc, #128]	; (8003c0c <USER_TIM_Init+0x178>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a1f      	ldr	r2, [pc, #124]	; (8003c0c <USER_TIM_Init+0x178>)
 8003b8e:	f023 0304 	bic.w	r3, r3, #4
 8003b92:	6013      	str	r3, [r2, #0]
    TIM4->CR1		&=	~(TIM_CR1_DIR);		// 	Counter as upcounter
 8003b94:	4b1d      	ldr	r3, [pc, #116]	; (8003c0c <USER_TIM_Init+0x178>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a1c      	ldr	r2, [pc, #112]	; (8003c0c <USER_TIM_Init+0x178>)
 8003b9a:	f023 0310 	bic.w	r3, r3, #16
 8003b9e:	6013      	str	r3, [r2, #0]
    TIM4->CR1		&=	~(TIM_CR1_CMS);		// 	Edge-aligned mode
 8003ba0:	4b1a      	ldr	r3, [pc, #104]	; (8003c0c <USER_TIM_Init+0x178>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a19      	ldr	r2, [pc, #100]	; (8003c0c <USER_TIM_Init+0x178>)
 8003ba6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003baa:	6013      	str	r3, [r2, #0]
    TIM4->CR1		|=	TIM_CR1_ARPE;		//	Load ARR only on UEV
 8003bac:	4b17      	ldr	r3, [pc, #92]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a16      	ldr	r2, [pc, #88]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bb6:	6013      	str	r3, [r2, #0]
    TIM4->CCMR1		&=	~(TIM_CCMR1_CC1S);	// Step 2 - CC1 channel as output
 8003bb8:	4b14      	ldr	r3, [pc, #80]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	4a13      	ldr	r2, [pc, #76]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bbe:	f023 0303 	bic.w	r3, r3, #3
 8003bc2:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		|=	TIM_CCMR1_OC1PE;	//	CCRx load in UEV event
 8003bc4:	4b11      	ldr	r3, [pc, #68]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	4a10      	ldr	r2, [pc, #64]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bca:	f043 0308 	orr.w	r3, r3, #8
 8003bce:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		&=	~(TIM_CCMR1_OC1M_0);	//	PWM mode 1
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	4a0d      	ldr	r2, [pc, #52]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bd6:	f023 0310 	bic.w	r3, r3, #16
 8003bda:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		|=	TIM_CCMR1_OC1M_2_1;
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <USER_TIM_Init+0x178>)
 8003be2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003be6:	6193      	str	r3, [r2, #24]
    TIM4->CR1		|=	TIM_CR1_CEN;			// Enable the Timer to start counting
 8003be8:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a07      	ldr	r2, [pc, #28]	; (8003c0c <USER_TIM_Init+0x178>)
 8003bee:	f043 0301 	orr.w	r3, r3, #1
 8003bf2:	6013      	str	r3, [r2, #0]
}
 8003bf4:	bf00      	nop
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bc80      	pop	{r7}
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	40000400 	.word	0x40000400
 8003c08:	e000e100 	.word	0xe000e100
 8003c0c:	40000800 	.word	0x40000800

08003c10 <USER_TIM_Delay>:

// Generate delay via TIM timer

void USER_TIM_Delay( uint8_t TIM, uint16_t TIM_PSC, uint16_t TIM_CNT )
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	4603      	mov	r3, r0
 8003c18:	71fb      	strb	r3, [r7, #7]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	80bb      	strh	r3, [r7, #4]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	807b      	strh	r3, [r7, #2]
  if( TIM == 0 )
 8003c22:	79fb      	ldrb	r3, [r7, #7]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d128      	bne.n	8003c7a <USER_TIM_Delay+0x6a>
  {
    TIM2->PSC	=	TIM_PSC;			// Configure initial prescaler and count values
 8003c28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c2c:	88bb      	ldrh	r3, [r7, #4]
 8003c2e:	6293      	str	r3, [r2, #40]	; 0x28
    TIM2->CNT	=	TIM_CNT;
 8003c30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c34:	887b      	ldrh	r3, [r7, #2]
 8003c36:	6253      	str	r3, [r2, #36]	; 0x24

    TIM2->CR1	|=	TIM_CR1_CEN;			// Enable TIM2 timer to start counting
 8003c38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c42:	f043 0301 	orr.w	r3, r3, #1
 8003c46:	6013      	str	r3, [r2, #0]

    while( !( TIM2->SR & TIM_SR_UIF ) );		// Wait for UIF
 8003c48:	bf00      	nop
 8003c4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d0f8      	beq.n	8003c4a <USER_TIM_Delay+0x3a>

    TIM2->CR1	&=	~(TIM_CR1_CEN);			// Stop TIM2 timer
 8003c58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c62:	f023 0301 	bic.w	r3, r3, #1
 8003c66:	6013      	str	r3, [r2, #0]
    TIM2->SR	&=	~(TIM_SR_UIF);			// Clear UIF
 8003c68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c72:	f023 0301 	bic.w	r3, r3, #1
 8003c76:	6113      	str	r3, [r2, #16]
      TIM3->CNT	=	TIM_CNT;

      TIM3->CR1	|=	TIM_CR1_CEN;			// Enable TIM3 timer to start counting
    }
  }
}
 8003c78:	e01a      	b.n	8003cb0 <USER_TIM_Delay+0xa0>
  else if( TIM == 1 )
 8003c7a:	79fb      	ldrb	r3, [r7, #7]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d117      	bne.n	8003cb0 <USER_TIM_Delay+0xa0>
    if( !( TIM3->CR1 & TIM_CR1_CEN ) && !( TIM3->SR & TIM_SR_UIF ) )
 8003c80:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <USER_TIM_Delay+0xac>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d111      	bne.n	8003cb0 <USER_TIM_Delay+0xa0>
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <USER_TIM_Delay+0xac>)
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <USER_TIM_Delay+0xa0>
      TIM3->PSC	=	TIM_PSC;
 8003c98:	4a08      	ldr	r2, [pc, #32]	; (8003cbc <USER_TIM_Delay+0xac>)
 8003c9a:	88bb      	ldrh	r3, [r7, #4]
 8003c9c:	6293      	str	r3, [r2, #40]	; 0x28
      TIM3->CNT	=	TIM_CNT;
 8003c9e:	4a07      	ldr	r2, [pc, #28]	; (8003cbc <USER_TIM_Delay+0xac>)
 8003ca0:	887b      	ldrh	r3, [r7, #2]
 8003ca2:	6253      	str	r3, [r2, #36]	; 0x24
      TIM3->CR1	|=	TIM_CR1_CEN;			// Enable TIM3 timer to start counting
 8003ca4:	4b05      	ldr	r3, [pc, #20]	; (8003cbc <USER_TIM_Delay+0xac>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a04      	ldr	r2, [pc, #16]	; (8003cbc <USER_TIM_Delay+0xac>)
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	6013      	str	r3, [r2, #0]
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bc80      	pop	{r7}
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	40000400 	.word	0x40000400

08003cc0 <TIM3_IRQHandler>:

void TIM3_IRQHandler( void )
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
  if( TIM3->SR & TIM_SR_UIF )      			// Wait for UIF
 8003cc4:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <TIM3_IRQHandler+0x3c>)
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d013      	beq.n	8003cf8 <TIM3_IRQHandler+0x38>
  {
    TIM3->CR1	&=	~(TIM_CR1_CEN);			// Stop TIM3 timer
 8003cd0:	4b0a      	ldr	r3, [pc, #40]	; (8003cfc <TIM3_IRQHandler+0x3c>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a09      	ldr	r2, [pc, #36]	; (8003cfc <TIM3_IRQHandler+0x3c>)
 8003cd6:	f023 0301 	bic.w	r3, r3, #1
 8003cda:	6013      	str	r3, [r2, #0]
    TIM3->SR	&=	~(TIM_SR_UIF);			// Clear UIF
 8003cdc:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <TIM3_IRQHandler+0x3c>)
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	4a06      	ldr	r2, [pc, #24]	; (8003cfc <TIM3_IRQHandler+0x3c>)
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	6113      	str	r3, [r2, #16]

    USER_GPIO_Toggle( PORTC, 2 );
 8003ce8:	2102      	movs	r1, #2
 8003cea:	2002      	movs	r0, #2
 8003cec:	f7fe fb80 	bl	80023f0 <USER_GPIO_Toggle>
    USER_GPIO_Toggle( PORTC, 3 );
 8003cf0:	2103      	movs	r1, #3
 8003cf2:	2002      	movs	r0, #2
 8003cf4:	f7fe fb7c 	bl	80023f0 <USER_GPIO_Toggle>
  }
}
 8003cf8:	bf00      	nop
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40000400 	.word	0x40000400

08003d00 <USER_USART_Init>:
#include "GPIO.h"

// Initialize USART

void USER_USART_Init( uint8_t USART )
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	71fb      	strb	r3, [r7, #7]
  /* Only USART1 is clocked with PCLK2 (72 MHz max). Other USARTs are clocked with
  PCLK1 (36 MHz max) */

  if( USART == 0 )
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d13c      	bne.n	8003d8a <USER_USART_Init+0x8a>
  {
    RCC->APB2ENR	|= 	RCC_APB2ENR_USART1EN; 		// Clock enable for USART1
 8003d10:	4b20      	ldr	r3, [pc, #128]	; (8003d94 <USER_USART_Init+0x94>)
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	4a1f      	ldr	r2, [pc, #124]	; (8003d94 <USER_USART_Init+0x94>)
 8003d16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d1a:	6193      	str	r3, [r2, #24]

    USER_GPIO_Define(PORTA, 9, OUT_10, OUT_AF_PP);		// Pin PA9 (USART1_TX) as alternate function output push-pull, max speed 10 MHz
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	2201      	movs	r2, #1
 8003d20:	2109      	movs	r1, #9
 8003d22:	2000      	movs	r0, #0
 8003d24:	f7fe f9ee 	bl	8002104 <USER_GPIO_Define>

    USER_GPIO_Define(PORTA, 10, INP, INP_PP);			// Pin PA10 (USART1_RX) as input pull-up
 8003d28:	2302      	movs	r3, #2
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	210a      	movs	r1, #10
 8003d2e:	2000      	movs	r0, #0
 8003d30:	f7fe f9e8 	bl	8002104 <USER_GPIO_Define>
    USER_GPIO_Write(PORTA, 10, 1);
 8003d34:	2201      	movs	r2, #1
 8003d36:	210a      	movs	r1, #10
 8003d38:	2000      	movs	r0, #0
 8003d3a:	f7fe fafd 	bl	8002338 <USER_GPIO_Write>

    USART1->CR1		|=	 USART_CR1_UE;			// Step 1 - USART enabled
 8003d3e:	4b16      	ldr	r3, [pc, #88]	; (8003d98 <USER_USART_Init+0x98>)
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	4a15      	ldr	r2, [pc, #84]	; (8003d98 <USER_USART_Init+0x98>)
 8003d44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d48:	60d3      	str	r3, [r2, #12]
    USART1->CR1		&=	~USART_CR1_M;			// Step 2 - 8 Data bits
 8003d4a:	4b13      	ldr	r3, [pc, #76]	; (8003d98 <USER_USART_Init+0x98>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <USER_USART_Init+0x98>)
 8003d50:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 8003d54:	f023 031f 	bic.w	r3, r3, #31
 8003d58:	60d3      	str	r3, [r2, #12]
    USART1->CR2		&=	~USART_CR2_STOP;		// Step 3 - 1 Stop bit
 8003d5a:	4b0f      	ldr	r3, [pc, #60]	; (8003d98 <USER_USART_Init+0x98>)
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	4a0e      	ldr	r2, [pc, #56]	; (8003d98 <USER_USART_Init+0x98>)
 8003d60:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003d64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d68:	6113      	str	r3, [r2, #16]
    USART1->BRR		=	 USARTDIV_64MHZ;		// Step 5 - Desired baud rate
 8003d6a:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <USER_USART_Init+0x98>)
 8003d6c:	f240 222b 	movw	r2, #555	; 0x22b
 8003d70:	609a      	str	r2, [r3, #8]
    USART1->CR1		|= 	 USART_CR1_TE;			// Step 6 - Transmitter enabled
 8003d72:	4b09      	ldr	r3, [pc, #36]	; (8003d98 <USER_USART_Init+0x98>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	4a08      	ldr	r2, [pc, #32]	; (8003d98 <USER_USART_Init+0x98>)
 8003d78:	f043 0308 	orr.w	r3, r3, #8
 8003d7c:	60d3      	str	r3, [r2, #12]
    USART1->CR1		|=	 USART_CR1_RE;			// Step 7 - Receiver enabled
 8003d7e:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <USER_USART_Init+0x98>)
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	4a05      	ldr	r2, [pc, #20]	; (8003d98 <USER_USART_Init+0x98>)
 8003d84:	f043 0304 	orr.w	r3, r3, #4
 8003d88:	60d3      	str	r3, [r2, #12]
  }
}
 8003d8a:	bf00      	nop
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40021000 	.word	0x40021000
 8003d98:	40013800 	.word	0x40013800

08003d9c <_write>:
 *
 * It redirects standard output stream in C to USART peripheral
 * device */

int _write( int file, char *ptr, int len )
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b087      	sub	sp, #28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  int DataIdx;

  for( DataIdx = 0 ; DataIdx < len; DataIdx++ )
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	e00f      	b.n	8003dce <_write+0x32>
  {
    while(!( USART1->SR & USART_SR_TXE ));		// Wait until USART_DR is empty
 8003dae:	bf00      	nop
 8003db0:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <_write+0x48>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0f9      	beq.n	8003db0 <_write+0x14>
    USART1->DR = *ptr++;				// Transmit data
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	1c5a      	adds	r2, r3, #1
 8003dc0:	60ba      	str	r2, [r7, #8]
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <_write+0x48>)
 8003dc6:	605a      	str	r2, [r3, #4]
  for( DataIdx = 0 ; DataIdx < len; DataIdx++ )
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	dbeb      	blt.n	8003dae <_write+0x12>
  }

  return len;
 8003dd6:	687b      	ldr	r3, [r7, #4]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	371c      	adds	r7, #28
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bc80      	pop	{r7}
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40013800 	.word	0x40013800

08003de8 <main>:
char OLED_MSGS[OLED_MSGS_NUMBER][OLED_SCREEN_COLUMNS];

/* Main function */

int main( void )
{
 8003de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dec:	b08a      	sub	sp, #40	; 0x28
 8003dee:	af08      	add	r7, sp, #32
  USER_SYSCLK_Configuration();
 8003df0:	f000 fb02 	bl	80043f8 <USER_SYSCLK_Configuration>

  USER_TIM_Init( TIM_2 );
 8003df4:	2000      	movs	r0, #0
 8003df6:	f7ff fe4d 	bl	8003a94 <USER_TIM_Init>
  USER_ADC_Init( ADC_1 );
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	f7fd f980 	bl	8001100 <USER_ADC_Init>
  USER_USART_Init( USART_1 );
 8003e00:	2000      	movs	r0, #0
 8003e02:	f7ff ff7d 	bl	8003d00 <USER_USART_Init>
  USER_MATRIX_KEYPAD_Init();
 8003e06:	f7fe fec2 	bl	8002b8e <USER_MATRIX_KEYPAD_Init>
  USER_LCD_Init();
 8003e0a:	f7fe fc85 	bl	8002718 <USER_LCD_Init>
  USER_LEDS_Init();
 8003e0e:	f7fe fea1 	bl	8002b54 <USER_LEDS_Init>
  USER_OLED_Init_64( I2C_2 );
 8003e12:	2001      	movs	r0, #1
 8003e14:	f7ff f863 	bl	8002ede <USER_OLED_Init_64>
  USER_PWM_Init();
 8003e18:	f7ff fda8 	bl	800396c <USER_PWM_Init>

  EngTrModel_initialize();
 8003e1c:	f7fe f96a 	bl	80020f4 <EngTrModel_initialize>

  USER_OLED_Animation( I2C_2, oled_buffer );
 8003e20:	4953      	ldr	r1, [pc, #332]	; (8003f70 <main+0x188>)
 8003e22:	2001      	movs	r0, #1
 8003e24:	f7ff fb22 	bl	800346c <USER_OLED_Animation>
     * adapt the brake value, LEDs states,
     * micro servo direction and operation mode
     * based on the selected key.
     */

    selectedKey = USER_MATRIX_KEYPAD_Read();
 8003e28:	f7fe ff0e 	bl	8002c48 <USER_MATRIX_KEYPAD_Read>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	461a      	mov	r2, r3
 8003e30:	4b50      	ldr	r3, [pc, #320]	; (8003f74 <main+0x18c>)
 8003e32:	701a      	strb	r2, [r3, #0]

    if(selectedKey == '5')							// Brake action
 8003e34:	4b4f      	ldr	r3, [pc, #316]	; (8003f74 <main+0x18c>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	2b35      	cmp	r3, #53	; 0x35
 8003e3a:	d108      	bne.n	8003e4e <main+0x66>
    {
      keyBrakeTorque = 100.0;							// Full brake torque
 8003e3c:	4b4e      	ldr	r3, [pc, #312]	; (8003f78 <main+0x190>)
 8003e3e:	4a4f      	ldr	r2, [pc, #316]	; (8003f7c <main+0x194>)
 8003e40:	601a      	str	r2, [r3, #0]

      USER_TIM_Delay( TIM_3, TIM_PSC_200MS, TIM_CNT_200MS );			// LEDs blinking
 8003e42:	22e6      	movs	r2, #230	; 0xe6
 8003e44:	21c3      	movs	r1, #195	; 0xc3
 8003e46:	2001      	movs	r0, #1
 8003e48:	f7ff fee2 	bl	8003c10 <USER_TIM_Delay>
 8003e4c:	e04d      	b.n	8003eea <main+0x102>
    }
    else if(selectedKey == '4' || selectedKey == '6')				// Left or right action
 8003e4e:	4b49      	ldr	r3, [pc, #292]	; (8003f74 <main+0x18c>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	2b34      	cmp	r3, #52	; 0x34
 8003e54:	d003      	beq.n	8003e5e <main+0x76>
 8003e56:	4b47      	ldr	r3, [pc, #284]	; (8003f74 <main+0x18c>)
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	2b36      	cmp	r3, #54	; 0x36
 8003e5c:	d120      	bne.n	8003ea0 <main+0xb8>
    {
      keyBrakeTorque = 50.0;							// Half brake torque
 8003e5e:	4b46      	ldr	r3, [pc, #280]	; (8003f78 <main+0x190>)
 8003e60:	4a47      	ldr	r2, [pc, #284]	; (8003f80 <main+0x198>)
 8003e62:	601a      	str	r2, [r3, #0]

      if(selectedKey == '4')							// Left action
 8003e64:	4b43      	ldr	r3, [pc, #268]	; (8003f74 <main+0x18c>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	2b34      	cmp	r3, #52	; 0x34
 8003e6a:	d10c      	bne.n	8003e86 <main+0x9e>
      {
	  USER_GPIO_Write( PORTC, 2, 1 );					// Left LED turned on
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	2102      	movs	r1, #2
 8003e70:	2002      	movs	r0, #2
 8003e72:	f7fe fa61 	bl	8002338 <USER_GPIO_Write>
	  USER_PWM_Generate( PWM_PSC_20MS, PWM_ARR_20MS, PWM_CCRX_12_5 );	// The micro servo rotates to a 180 position
 8003e76:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003e7a:	f64f 11ff 	movw	r1, #63999	; 0xf9ff
 8003e7e:	2013      	movs	r0, #19
 8003e80:	f7ff fd86 	bl	8003990 <USER_PWM_Generate>
      if(selectedKey == '4')							// Left action
 8003e84:	e031      	b.n	8003eea <main+0x102>
      }
      else									// Right action
      {
	  USER_GPIO_Write( PORTC, 3, 1 );					// Right LED turned on
 8003e86:	2201      	movs	r2, #1
 8003e88:	2103      	movs	r1, #3
 8003e8a:	2002      	movs	r0, #2
 8003e8c:	f7fe fa54 	bl	8002338 <USER_GPIO_Write>
	  USER_PWM_Generate( PWM_PSC_20MS, PWM_ARR_20MS, PWM_CCRX_2_5 );	// The micro servo rotates to a 0 position
 8003e90:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8003e94:	f64f 11ff 	movw	r1, #63999	; 0xf9ff
 8003e98:	2013      	movs	r0, #19
 8003e9a:	f7ff fd79 	bl	8003990 <USER_PWM_Generate>
      if(selectedKey == '4')							// Left action
 8003e9e:	e024      	b.n	8003eea <main+0x102>
      }
    }
    else if(selectedKey == 'A')							// Select manual mode action
 8003ea0:	4b34      	ldr	r3, [pc, #208]	; (8003f74 <main+0x18c>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b41      	cmp	r3, #65	; 0x41
 8003ea6:	d103      	bne.n	8003eb0 <main+0xc8>
    {
	operationMode = 0;							// Manual mode
 8003ea8:	4b36      	ldr	r3, [pc, #216]	; (8003f84 <main+0x19c>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	701a      	strb	r2, [r3, #0]
 8003eae:	e01c      	b.n	8003eea <main+0x102>
    }
    else if(selectedKey == 'B')							// Select simulation mode action
 8003eb0:	4b30      	ldr	r3, [pc, #192]	; (8003f74 <main+0x18c>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	2b42      	cmp	r3, #66	; 0x42
 8003eb6:	d103      	bne.n	8003ec0 <main+0xd8>
    {
	operationMode = 1;							// Simulation mode
 8003eb8:	4b32      	ldr	r3, [pc, #200]	; (8003f84 <main+0x19c>)
 8003eba:	2201      	movs	r2, #1
 8003ebc:	701a      	strb	r2, [r3, #0]
 8003ebe:	e014      	b.n	8003eea <main+0x102>
    }
    else									// No action
    {
      keyBrakeTorque = 0.0;							// No brake torque
 8003ec0:	4b2d      	ldr	r3, [pc, #180]	; (8003f78 <main+0x190>)
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]

      USER_GPIO_Write( PORTC, 2, 0 );						// LEDs turned off
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2102      	movs	r1, #2
 8003ecc:	2002      	movs	r0, #2
 8003ece:	f7fe fa33 	bl	8002338 <USER_GPIO_Write>
      USER_GPIO_Write( PORTC, 3, 0 );
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2103      	movs	r1, #3
 8003ed6:	2002      	movs	r0, #2
 8003ed8:	f7fe fa2e 	bl	8002338 <USER_GPIO_Write>

      USER_PWM_Generate( PWM_PSC_20MS, PWM_ARR_20MS, PWM_CCRX_7_5 );		// The micro servo rotates to a 90 position
 8003edc:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8003ee0:	f64f 11ff 	movw	r1, #63999	; 0xf9ff
 8003ee4:	2013      	movs	r0, #19
 8003ee6:	f7ff fd53 	bl	8003990 <USER_PWM_Generate>
    /* Read the ADC conversion, convert it to a voltage value,
     * and normalize it to within the range accepted by the model,
     * this for manual mode.
     */

    conversionData = USER_ADC_Convert( ADC_1 );
 8003eea:	2000      	movs	r0, #0
 8003eec:	f7fd f968 	bl	80011c0 <USER_ADC_Convert>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	4b24      	ldr	r3, [pc, #144]	; (8003f88 <main+0x1a0>)
 8003ef6:	801a      	strh	r2, [r3, #0]
    voltageValue = 0.00080586 * conversionData;
 8003ef8:	4b23      	ldr	r3, [pc, #140]	; (8003f88 <main+0x1a0>)
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7fc fa91 	bl	8000424 <__aeabi_i2d>
 8003f02:	a319      	add	r3, pc, #100	; (adr r3, 8003f68 <main+0x180>)
 8003f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f08:	f7fc faf6 	bl	80004f8 <__aeabi_dmul>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	4610      	mov	r0, r2
 8003f12:	4619      	mov	r1, r3
 8003f14:	f7fc fde8 	bl	8000ae8 <__aeabi_d2f>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	4a1c      	ldr	r2, [pc, #112]	; (8003f8c <main+0x1a4>)
 8003f1c:	6013      	str	r3, [r2, #0]
    potentiometerThrottle = scaleVoltageValue( voltageValue, 0, 3.3 );
 8003f1e:	4b1b      	ldr	r3, [pc, #108]	; (8003f8c <main+0x1a4>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a1b      	ldr	r2, [pc, #108]	; (8003f90 <main+0x1a8>)
 8003f24:	f04f 0100 	mov.w	r1, #0
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fd f965 	bl	80011f8 <scaleVoltageValue>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	4a18      	ldr	r2, [pc, #96]	; (8003f94 <main+0x1ac>)
 8003f32:	6013      	str	r3, [r2, #0]

    /* Read the throttle value sent via UART by the Raspeberry Pi
     * for simulation mode.
     */

    if( USART1->SR & USART_SR_RXNE )						// If USART_DR is not empty
 8003f34:	4b18      	ldr	r3, [pc, #96]	; (8003f98 <main+0x1b0>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d004      	beq.n	8003f4a <main+0x162>
    {
	receivedThrottle = USART1->DR;						// Receive data
 8003f40:	4b15      	ldr	r3, [pc, #84]	; (8003f98 <main+0x1b0>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <main+0x1b4>)
 8003f48:	701a      	strb	r2, [r3, #0]
    /* Feed the model with the throttle value
     * and the brake value, take a step and
     * sanitize the output values.
     */

    if(operationMode == 0)							// Manual mode
 8003f4a:	4b0e      	ldr	r3, [pc, #56]	; (8003f84 <main+0x19c>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d128      	bne.n	8003fa4 <main+0x1bc>
    {
	EngTrModel_U.Throttle = potentiometerThrottle;				// Model feed with potentiometer throttle value
 8003f52:	4b10      	ldr	r3, [pc, #64]	; (8003f94 <main+0x1ac>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7fc fa76 	bl	8000448 <__aeabi_f2d>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	490f      	ldr	r1, [pc, #60]	; (8003fa0 <main+0x1b8>)
 8003f62:	e9c1 2300 	strd	r2, r3, [r1]
 8003f66:	e02b      	b.n	8003fc0 <main+0x1d8>
 8003f68:	2c2e064e 	.word	0x2c2e064e
 8003f6c:	3f4a680b 	.word	0x3f4a680b
 8003f70:	200002fc 	.word	0x200002fc
 8003f74:	20000024 	.word	0x20000024
 8003f78:	200002a0 	.word	0x200002a0
 8003f7c:	42c80000 	.word	0x42c80000
 8003f80:	42480000 	.word	0x42480000
 8003f84:	200002b1 	.word	0x200002b1
 8003f88:	200002a4 	.word	0x200002a4
 8003f8c:	200002a8 	.word	0x200002a8
 8003f90:	40533333 	.word	0x40533333
 8003f94:	200002ac 	.word	0x200002ac
 8003f98:	40013800 	.word	0x40013800
 8003f9c:	200002b0 	.word	0x200002b0
 8003fa0:	20000278 	.word	0x20000278
    }
    else									// Simulation mode
    {
      EngTrModel_U.Throttle = (float) receivedThrottle;				// Model feed with received throttle value
 8003fa4:	4bab      	ldr	r3, [pc, #684]	; (8004254 <main+0x46c>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fc fea3 	bl	8000cf4 <__aeabi_ui2f>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fc fa49 	bl	8000448 <__aeabi_f2d>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	49a7      	ldr	r1, [pc, #668]	; (8004258 <main+0x470>)
 8003fbc:	e9c1 2300 	strd	r2, r3, [r1]
    }

    EngTrModel_U.BrakeTorque = keyBrakeTorque;					// Model feed with brake value
 8003fc0:	4ba6      	ldr	r3, [pc, #664]	; (800425c <main+0x474>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fc fa3f 	bl	8000448 <__aeabi_f2d>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	49a2      	ldr	r1, [pc, #648]	; (8004258 <main+0x470>)
 8003fd0:	e9c1 2302 	strd	r2, r3, [r1, #8]

    EngTrModel_step();								// Take a step
 8003fd4:	f7fd fdb4 	bl	8001b40 <EngTrModel_step>

    // Sanitize the output values

    if(isnan(EngTrModel_Y.VehicleSpeed) || EngTrModel_Y.VehicleSpeed < 0 || EngTrModel_Y.VehicleSpeed > 200)
 8003fd8:	4ba1      	ldr	r3, [pc, #644]	; (8004260 <main+0x478>)
 8003fda:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	f7fc fd23 	bl	8000a2c <__aeabi_dcmpun>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d116      	bne.n	800401a <main+0x232>
 8003fec:	4b9c      	ldr	r3, [pc, #624]	; (8004260 <main+0x478>)
 8003fee:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	f04f 0300 	mov.w	r3, #0
 8003ffa:	f7fc fcef 	bl	80009dc <__aeabi_dcmplt>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10a      	bne.n	800401a <main+0x232>
 8004004:	4b96      	ldr	r3, [pc, #600]	; (8004260 <main+0x478>)
 8004006:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	4b95      	ldr	r3, [pc, #596]	; (8004264 <main+0x47c>)
 8004010:	f7fc fd02 	bl	8000a18 <__aeabi_dcmpgt>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d006      	beq.n	8004028 <main+0x240>
    {
      EngTrModel_Y.VehicleSpeed = 0.0;
 800401a:	4991      	ldr	r1, [pc, #580]	; (8004260 <main+0x478>)
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	e9c1 2302 	strd	r2, r3, [r1, #8]
    }

    if(isnan(EngTrModel_Y.EngineSpeed) || EngTrModel_Y.EngineSpeed < 0)
 8004028:	4b8d      	ldr	r3, [pc, #564]	; (8004260 <main+0x478>)
 800402a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800402e:	4602      	mov	r2, r0
 8004030:	460b      	mov	r3, r1
 8004032:	f7fc fcfb 	bl	8000a2c <__aeabi_dcmpun>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10b      	bne.n	8004054 <main+0x26c>
 800403c:	4b88      	ldr	r3, [pc, #544]	; (8004260 <main+0x478>)
 800403e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	f04f 0300 	mov.w	r3, #0
 800404a:	f7fc fcc7 	bl	80009dc <__aeabi_dcmplt>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d006      	beq.n	8004062 <main+0x27a>
    {
      EngTrModel_Y.EngineSpeed = 0.0;
 8004054:	4982      	ldr	r1, [pc, #520]	; (8004260 <main+0x478>)
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	e9c1 2300 	strd	r2, r3, [r1]
    }

    if(isnan(EngTrModel_Y.Gear) || EngTrModel_Y.Gear < 0)
 8004062:	4b7f      	ldr	r3, [pc, #508]	; (8004260 <main+0x478>)
 8004064:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	f7fc fcde 	bl	8000a2c <__aeabi_dcmpun>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d10b      	bne.n	800408e <main+0x2a6>
 8004076:	4b7a      	ldr	r3, [pc, #488]	; (8004260 <main+0x478>)
 8004078:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800407c:	f04f 0200 	mov.w	r2, #0
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	f7fc fcaa 	bl	80009dc <__aeabi_dcmplt>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d006      	beq.n	800409c <main+0x2b4>
    {
      EngTrModel_Y.Gear = 0.0;
 800408e:	4974      	ldr	r1, [pc, #464]	; (8004260 <main+0x478>)
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	e9c1 2304 	strd	r2, r3, [r1, #16]

    /* Send via UART the output values of the model,
     * subsequently received by the Raspberry Pi.
     */

    printf("%f,%f,%f,%f,%f\n\r", potentiometerThrottle, keyBrakeTorque, EngTrModel_Y.VehicleSpeed, EngTrModel_Y.EngineSpeed, EngTrModel_Y.Gear);
 800409c:	4b72      	ldr	r3, [pc, #456]	; (8004268 <main+0x480>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fc f9d1 	bl	8000448 <__aeabi_f2d>
 80040a6:	4682      	mov	sl, r0
 80040a8:	468b      	mov	fp, r1
 80040aa:	4b6c      	ldr	r3, [pc, #432]	; (800425c <main+0x474>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7fc f9ca 	bl	8000448 <__aeabi_f2d>
 80040b4:	4680      	mov	r8, r0
 80040b6:	4689      	mov	r9, r1
 80040b8:	4b69      	ldr	r3, [pc, #420]	; (8004260 <main+0x478>)
 80040ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80040be:	4968      	ldr	r1, [pc, #416]	; (8004260 <main+0x478>)
 80040c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040c4:	4c66      	ldr	r4, [pc, #408]	; (8004260 <main+0x478>)
 80040c6:	f104 0510 	add.w	r5, r4, #16
 80040ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80040ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80040d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80040d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040da:	e9cd 8900 	strd	r8, r9, [sp]
 80040de:	4652      	mov	r2, sl
 80040e0:	465b      	mov	r3, fp
 80040e2:	4862      	ldr	r0, [pc, #392]	; (800426c <main+0x484>)
 80040e4:	f001 fbb8 	bl	8005858 <iprintf>
    /* Extract the whole and decimal parts for Throttle,
     * Engine Speed and Vehicle Speed, and cast them
     * alongside Brake and Gear to integers.
     */

    ThrottleWhole = (int) ( potentiometerThrottle );
 80040e8:	4b5f      	ldr	r3, [pc, #380]	; (8004268 <main+0x480>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fc ffa9 	bl	8001044 <__aeabi_f2iz>
 80040f2:	4603      	mov	r3, r0
 80040f4:	4a5e      	ldr	r2, [pc, #376]	; (8004270 <main+0x488>)
 80040f6:	6013      	str	r3, [r2, #0]
    ThrottleDecimal = (int) ( ( potentiometerThrottle - ThrottleWhole ) * 100 );
 80040f8:	4b5b      	ldr	r3, [pc, #364]	; (8004268 <main+0x480>)
 80040fa:	681c      	ldr	r4, [r3, #0]
 80040fc:	4b5c      	ldr	r3, [pc, #368]	; (8004270 <main+0x488>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4618      	mov	r0, r3
 8004102:	f7fc fdfb 	bl	8000cfc <__aeabi_i2f>
 8004106:	4603      	mov	r3, r0
 8004108:	4619      	mov	r1, r3
 800410a:	4620      	mov	r0, r4
 800410c:	f7fc fd40 	bl	8000b90 <__aeabi_fsub>
 8004110:	4603      	mov	r3, r0
 8004112:	4958      	ldr	r1, [pc, #352]	; (8004274 <main+0x48c>)
 8004114:	4618      	mov	r0, r3
 8004116:	f7fc fe45 	bl	8000da4 <__aeabi_fmul>
 800411a:	4603      	mov	r3, r0
 800411c:	4618      	mov	r0, r3
 800411e:	f7fc ff91 	bl	8001044 <__aeabi_f2iz>
 8004122:	4603      	mov	r3, r0
 8004124:	4a54      	ldr	r2, [pc, #336]	; (8004278 <main+0x490>)
 8004126:	6013      	str	r3, [r2, #0]

    VehicleSpeedWhole = (int)( EngTrModel_Y.VehicleSpeed );
 8004128:	4b4d      	ldr	r3, [pc, #308]	; (8004260 <main+0x478>)
 800412a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800412e:	4610      	mov	r0, r2
 8004130:	4619      	mov	r1, r3
 8004132:	f7fc fc91 	bl	8000a58 <__aeabi_d2iz>
 8004136:	4603      	mov	r3, r0
 8004138:	4a50      	ldr	r2, [pc, #320]	; (800427c <main+0x494>)
 800413a:	6013      	str	r3, [r2, #0]
    VehicleSpeedDecimal = (int)( ( EngTrModel_Y.VehicleSpeed - VehicleSpeedWhole ) * 100 );
 800413c:	4b48      	ldr	r3, [pc, #288]	; (8004260 <main+0x478>)
 800413e:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004142:	4b4e      	ldr	r3, [pc, #312]	; (800427c <main+0x494>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4618      	mov	r0, r3
 8004148:	f7fc f96c 	bl	8000424 <__aeabi_i2d>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	4620      	mov	r0, r4
 8004152:	4629      	mov	r1, r5
 8004154:	f7fc f818 	bl	8000188 <__aeabi_dsub>
 8004158:	4602      	mov	r2, r0
 800415a:	460b      	mov	r3, r1
 800415c:	4610      	mov	r0, r2
 800415e:	4619      	mov	r1, r3
 8004160:	f04f 0200 	mov.w	r2, #0
 8004164:	4b46      	ldr	r3, [pc, #280]	; (8004280 <main+0x498>)
 8004166:	f7fc f9c7 	bl	80004f8 <__aeabi_dmul>
 800416a:	4602      	mov	r2, r0
 800416c:	460b      	mov	r3, r1
 800416e:	4610      	mov	r0, r2
 8004170:	4619      	mov	r1, r3
 8004172:	f7fc fc71 	bl	8000a58 <__aeabi_d2iz>
 8004176:	4603      	mov	r3, r0
 8004178:	4a42      	ldr	r2, [pc, #264]	; (8004284 <main+0x49c>)
 800417a:	6013      	str	r3, [r2, #0]

    EngineSpeedWhole = (int)( EngTrModel_Y.EngineSpeed );
 800417c:	4b38      	ldr	r3, [pc, #224]	; (8004260 <main+0x478>)
 800417e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004182:	4610      	mov	r0, r2
 8004184:	4619      	mov	r1, r3
 8004186:	f7fc fc67 	bl	8000a58 <__aeabi_d2iz>
 800418a:	4603      	mov	r3, r0
 800418c:	4a3e      	ldr	r2, [pc, #248]	; (8004288 <main+0x4a0>)
 800418e:	6013      	str	r3, [r2, #0]
    EngineSpeedDecimal = (int)( ( EngTrModel_Y.EngineSpeed - EngineSpeedWhole ) * 100 );
 8004190:	4b33      	ldr	r3, [pc, #204]	; (8004260 <main+0x478>)
 8004192:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004196:	4b3c      	ldr	r3, [pc, #240]	; (8004288 <main+0x4a0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fc f942 	bl	8000424 <__aeabi_i2d>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4620      	mov	r0, r4
 80041a6:	4629      	mov	r1, r5
 80041a8:	f7fb ffee 	bl	8000188 <__aeabi_dsub>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	4610      	mov	r0, r2
 80041b2:	4619      	mov	r1, r3
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	4b31      	ldr	r3, [pc, #196]	; (8004280 <main+0x498>)
 80041ba:	f7fc f99d 	bl	80004f8 <__aeabi_dmul>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	4610      	mov	r0, r2
 80041c4:	4619      	mov	r1, r3
 80041c6:	f7fc fc47 	bl	8000a58 <__aeabi_d2iz>
 80041ca:	4603      	mov	r3, r0
 80041cc:	4a2f      	ldr	r2, [pc, #188]	; (800428c <main+0x4a4>)
 80041ce:	6013      	str	r3, [r2, #0]

    BrakeWhole = (int) ( keyBrakeTorque );
 80041d0:	4b22      	ldr	r3, [pc, #136]	; (800425c <main+0x474>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fc ff35 	bl	8001044 <__aeabi_f2iz>
 80041da:	4603      	mov	r3, r0
 80041dc:	4a2c      	ldr	r2, [pc, #176]	; (8004290 <main+0x4a8>)
 80041de:	6013      	str	r3, [r2, #0]
    GearWhole = (int) ( EngTrModel_Y.Gear );
 80041e0:	4b1f      	ldr	r3, [pc, #124]	; (8004260 <main+0x478>)
 80041e2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	f7fc fc35 	bl	8000a58 <__aeabi_d2iz>
 80041ee:	4603      	mov	r3, r0
 80041f0:	4a28      	ldr	r2, [pc, #160]	; (8004294 <main+0x4ac>)
 80041f2:	6013      	str	r3, [r2, #0]
     * and display it on the LCD
     */

    // Write the messages to send to the LCD

    snprintf( FirstLine_LCD_MSG, sizeof(FirstLine_LCD_MSG), "%03d.%01d  %03d.%01d m/s", ThrottleWhole, ThrottleDecimal / 10, VehicleSpeedWhole, VehicleSpeedDecimal / 10 );
 80041f4:	4b1e      	ldr	r3, [pc, #120]	; (8004270 <main+0x488>)
 80041f6:	681c      	ldr	r4, [r3, #0]
 80041f8:	4b1f      	ldr	r3, [pc, #124]	; (8004278 <main+0x490>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a26      	ldr	r2, [pc, #152]	; (8004298 <main+0x4b0>)
 80041fe:	fb82 1203 	smull	r1, r2, r2, r3
 8004202:	1092      	asrs	r2, r2, #2
 8004204:	17db      	asrs	r3, r3, #31
 8004206:	1ad2      	subs	r2, r2, r3
 8004208:	4b1c      	ldr	r3, [pc, #112]	; (800427c <main+0x494>)
 800420a:	6819      	ldr	r1, [r3, #0]
 800420c:	4b1d      	ldr	r3, [pc, #116]	; (8004284 <main+0x49c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4821      	ldr	r0, [pc, #132]	; (8004298 <main+0x4b0>)
 8004212:	fb80 5003 	smull	r5, r0, r0, r3
 8004216:	1080      	asrs	r0, r0, #2
 8004218:	17db      	asrs	r3, r3, #31
 800421a:	1ac3      	subs	r3, r0, r3
 800421c:	9302      	str	r3, [sp, #8]
 800421e:	9101      	str	r1, [sp, #4]
 8004220:	9200      	str	r2, [sp, #0]
 8004222:	4623      	mov	r3, r4
 8004224:	4a1d      	ldr	r2, [pc, #116]	; (800429c <main+0x4b4>)
 8004226:	2111      	movs	r1, #17
 8004228:	481d      	ldr	r0, [pc, #116]	; (80042a0 <main+0x4b8>)
 800422a:	f001 fb27 	bl	800587c <sniprintf>
    snprintf( SecondLine_LCD_MSG, sizeof(SecondLine_LCD_MSG), "%03d %01d %04d.%01d RPM", BrakeWhole, GearWhole, EngineSpeedWhole, EngineSpeedDecimal / 10 );
 800422e:	4b18      	ldr	r3, [pc, #96]	; (8004290 <main+0x4a8>)
 8004230:	681c      	ldr	r4, [r3, #0]
 8004232:	4b18      	ldr	r3, [pc, #96]	; (8004294 <main+0x4ac>)
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	4b14      	ldr	r3, [pc, #80]	; (8004288 <main+0x4a0>)
 8004238:	6819      	ldr	r1, [r3, #0]
 800423a:	4b14      	ldr	r3, [pc, #80]	; (800428c <main+0x4a4>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4816      	ldr	r0, [pc, #88]	; (8004298 <main+0x4b0>)
 8004240:	fb80 5003 	smull	r5, r0, r0, r3
 8004244:	1080      	asrs	r0, r0, #2
 8004246:	17db      	asrs	r3, r3, #31
 8004248:	1ac3      	subs	r3, r0, r3
 800424a:	9302      	str	r3, [sp, #8]
 800424c:	9101      	str	r1, [sp, #4]
 800424e:	9200      	str	r2, [sp, #0]
 8004250:	4623      	mov	r3, r4
 8004252:	e027      	b.n	80042a4 <main+0x4bc>
 8004254:	200002b0 	.word	0x200002b0
 8004258:	20000278 	.word	0x20000278
 800425c:	200002a0 	.word	0x200002a0
 8004260:	20000288 	.word	0x20000288
 8004264:	40690000 	.word	0x40690000
 8004268:	200002ac 	.word	0x200002ac
 800426c:	0800a184 	.word	0x0800a184
 8004270:	200002b4 	.word	0x200002b4
 8004274:	42c80000 	.word	0x42c80000
 8004278:	200002b8 	.word	0x200002b8
 800427c:	200002bc 	.word	0x200002bc
 8004280:	40590000 	.word	0x40590000
 8004284:	200002c0 	.word	0x200002c0
 8004288:	200002c4 	.word	0x200002c4
 800428c:	200002c8 	.word	0x200002c8
 8004290:	200002cc 	.word	0x200002cc
 8004294:	200002d0 	.word	0x200002d0
 8004298:	66666667 	.word	0x66666667
 800429c:	0800a198 	.word	0x0800a198
 80042a0:	200002d4 	.word	0x200002d4
 80042a4:	4a38      	ldr	r2, [pc, #224]	; (8004388 <main+0x5a0>)
 80042a6:	2111      	movs	r1, #17
 80042a8:	4838      	ldr	r0, [pc, #224]	; (800438c <main+0x5a4>)
 80042aa:	f001 fae7 	bl	800587c <sniprintf>

    // Display values on the LCD

    LCD_Set_Cursor( 1, 1 );
 80042ae:	2101      	movs	r1, #1
 80042b0:	2001      	movs	r0, #1
 80042b2:	f7fe fb97 	bl	80029e4 <LCD_Set_Cursor>
    LCD_Put_Str( FirstLine_LCD_MSG );
 80042b6:	4836      	ldr	r0, [pc, #216]	; (8004390 <main+0x5a8>)
 80042b8:	f7fe fbb6 	bl	8002a28 <LCD_Put_Str>
    LCD_Set_Cursor( 2, 1 );
 80042bc:	2101      	movs	r1, #1
 80042be:	2002      	movs	r0, #2
 80042c0:	f7fe fb90 	bl	80029e4 <LCD_Set_Cursor>
    LCD_Put_Str( SecondLine_LCD_MSG );
 80042c4:	4831      	ldr	r0, [pc, #196]	; (800438c <main+0x5a4>)
 80042c6:	f7fe fbaf 	bl	8002a28 <LCD_Put_Str>
     *  on the OLED screen.
     */

    // Write the messages to send to the OLED screen

    if(operationMode == 0)							// Manuel mode
 80042ca:	4b32      	ldr	r3, [pc, #200]	; (8004394 <main+0x5ac>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <main+0x4f6>
    {
	snprintf(OLED_MSGS[0], sizeof(OLED_MSGS[0]), "MODE: Man");
 80042d2:	4a31      	ldr	r2, [pc, #196]	; (8004398 <main+0x5b0>)
 80042d4:	2180      	movs	r1, #128	; 0x80
 80042d6:	4831      	ldr	r0, [pc, #196]	; (800439c <main+0x5b4>)
 80042d8:	f001 fad0 	bl	800587c <sniprintf>
 80042dc:	e004      	b.n	80042e8 <main+0x500>
    }
    else									// Simulation mode
    {
	snprintf(OLED_MSGS[0], sizeof(OLED_MSGS[0]), "MODE: Sim");
 80042de:	4a30      	ldr	r2, [pc, #192]	; (80043a0 <main+0x5b8>)
 80042e0:	2180      	movs	r1, #128	; 0x80
 80042e2:	482e      	ldr	r0, [pc, #184]	; (800439c <main+0x5b4>)
 80042e4:	f001 faca 	bl	800587c <sniprintf>
    }

    snprintf(OLED_MSGS[1], sizeof(OLED_MSGS[1]), "MANUAL THROTTLE: %03d.%02d", ThrottleWhole, ThrottleDecimal);
 80042e8:	4b2e      	ldr	r3, [pc, #184]	; (80043a4 <main+0x5bc>)
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	4b2e      	ldr	r3, [pc, #184]	; (80043a8 <main+0x5c0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	9300      	str	r3, [sp, #0]
 80042f2:	4613      	mov	r3, r2
 80042f4:	4a2d      	ldr	r2, [pc, #180]	; (80043ac <main+0x5c4>)
 80042f6:	2180      	movs	r1, #128	; 0x80
 80042f8:	482d      	ldr	r0, [pc, #180]	; (80043b0 <main+0x5c8>)
 80042fa:	f001 fabf 	bl	800587c <sniprintf>
    snprintf(OLED_MSGS[2], sizeof(OLED_MSGS[2]), "SIMULATION THROTTLE: %03d", receivedThrottle);
 80042fe:	4b2d      	ldr	r3, [pc, #180]	; (80043b4 <main+0x5cc>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	4a2d      	ldr	r2, [pc, #180]	; (80043b8 <main+0x5d0>)
 8004304:	2180      	movs	r1, #128	; 0x80
 8004306:	482d      	ldr	r0, [pc, #180]	; (80043bc <main+0x5d4>)
 8004308:	f001 fab8 	bl	800587c <sniprintf>
    snprintf(OLED_MSGS[3], sizeof(OLED_MSGS[3]), "BRAKE: %03d", BrakeWhole);
 800430c:	4b2c      	ldr	r3, [pc, #176]	; (80043c0 <main+0x5d8>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a2c      	ldr	r2, [pc, #176]	; (80043c4 <main+0x5dc>)
 8004312:	2180      	movs	r1, #128	; 0x80
 8004314:	482c      	ldr	r0, [pc, #176]	; (80043c8 <main+0x5e0>)
 8004316:	f001 fab1 	bl	800587c <sniprintf>
    snprintf(OLED_MSGS[4], sizeof(OLED_MSGS[4]), "VEHICLE SPEED: %03d.%02d m/s", VehicleSpeedWhole, VehicleSpeedDecimal);
 800431a:	4b2c      	ldr	r3, [pc, #176]	; (80043cc <main+0x5e4>)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	4b2c      	ldr	r3, [pc, #176]	; (80043d0 <main+0x5e8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	4613      	mov	r3, r2
 8004326:	4a2b      	ldr	r2, [pc, #172]	; (80043d4 <main+0x5ec>)
 8004328:	2180      	movs	r1, #128	; 0x80
 800432a:	482b      	ldr	r0, [pc, #172]	; (80043d8 <main+0x5f0>)
 800432c:	f001 faa6 	bl	800587c <sniprintf>
    snprintf(OLED_MSGS[5], sizeof(OLED_MSGS[5]), "ENGINE SPEED: %04d.%02d RPM", EngineSpeedWhole, EngineSpeedDecimal);
 8004330:	4b2a      	ldr	r3, [pc, #168]	; (80043dc <main+0x5f4>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	4b2a      	ldr	r3, [pc, #168]	; (80043e0 <main+0x5f8>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	9300      	str	r3, [sp, #0]
 800433a:	4613      	mov	r3, r2
 800433c:	4a29      	ldr	r2, [pc, #164]	; (80043e4 <main+0x5fc>)
 800433e:	2180      	movs	r1, #128	; 0x80
 8004340:	4829      	ldr	r0, [pc, #164]	; (80043e8 <main+0x600>)
 8004342:	f001 fa9b 	bl	800587c <sniprintf>
    snprintf(OLED_MSGS[6], sizeof(OLED_MSGS[6]), "GEAR: %01d", GearWhole);
 8004346:	4b29      	ldr	r3, [pc, #164]	; (80043ec <main+0x604>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a29      	ldr	r2, [pc, #164]	; (80043f0 <main+0x608>)
 800434c:	2180      	movs	r1, #128	; 0x80
 800434e:	4829      	ldr	r0, [pc, #164]	; (80043f4 <main+0x60c>)
 8004350:	f001 fa94 	bl	800587c <sniprintf>

    // Display values on the OLED screen

    for (int i = 0; i < OLED_MSGS_NUMBER; ++i)
 8004354:	2300      	movs	r3, #0
 8004356:	607b      	str	r3, [r7, #4]
 8004358:	e00c      	b.n	8004374 <main+0x58c>
    {
	USER_OLED_Message( I2C_2, OLED_MSGS[i], 0, i );
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	01db      	lsls	r3, r3, #7
 800435e:	4a0f      	ldr	r2, [pc, #60]	; (800439c <main+0x5b4>)
 8004360:	1899      	adds	r1, r3, r2
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2200      	movs	r2, #0
 8004368:	2001      	movs	r0, #1
 800436a:	f7fe fe71 	bl	8003050 <USER_OLED_Message>
    for (int i = 0; i < OLED_MSGS_NUMBER; ++i)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3301      	adds	r3, #1
 8004372:	607b      	str	r3, [r7, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b06      	cmp	r3, #6
 8004378:	ddef      	ble.n	800435a <main+0x572>
    }

    USER_TIM_Delay( TIM_2, TIM_PSC_40MS, TIM_CNT_40MS );
 800437a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800437e:	2127      	movs	r1, #39	; 0x27
 8004380:	2000      	movs	r0, #0
 8004382:	f7ff fc45 	bl	8003c10 <USER_TIM_Delay>
    selectedKey = USER_MATRIX_KEYPAD_Read();
 8004386:	e54f      	b.n	8003e28 <main+0x40>
 8004388:	0800a1b4 	.word	0x0800a1b4
 800438c:	200002e8 	.word	0x200002e8
 8004390:	200002d4 	.word	0x200002d4
 8004394:	200002b1 	.word	0x200002b1
 8004398:	0800a1cc 	.word	0x0800a1cc
 800439c:	200006fc 	.word	0x200006fc
 80043a0:	0800a1d8 	.word	0x0800a1d8
 80043a4:	200002b4 	.word	0x200002b4
 80043a8:	200002b8 	.word	0x200002b8
 80043ac:	0800a1e4 	.word	0x0800a1e4
 80043b0:	2000077c 	.word	0x2000077c
 80043b4:	200002b0 	.word	0x200002b0
 80043b8:	0800a200 	.word	0x0800a200
 80043bc:	200007fc 	.word	0x200007fc
 80043c0:	200002cc 	.word	0x200002cc
 80043c4:	0800a21c 	.word	0x0800a21c
 80043c8:	2000087c 	.word	0x2000087c
 80043cc:	200002bc 	.word	0x200002bc
 80043d0:	200002c0 	.word	0x200002c0
 80043d4:	0800a228 	.word	0x0800a228
 80043d8:	200008fc 	.word	0x200008fc
 80043dc:	200002c4 	.word	0x200002c4
 80043e0:	200002c8 	.word	0x200002c8
 80043e4:	0800a248 	.word	0x0800a248
 80043e8:	2000097c 	.word	0x2000097c
 80043ec:	200002d0 	.word	0x200002d0
 80043f0:	0800a264 	.word	0x0800a264
 80043f4:	200009fc 	.word	0x200009fc

080043f8 <USER_SYSCLK_Configuration>:
  }
}

void USER_SYSCLK_Configuration( void )
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  /* System Clock (SYSCLK) configuration for 64 MHz */

  // Two wait states latency, if SYSCLK > 48 MHz

  FLASH->ACR	&=	~( 0x5UL << 0U );
 80043fc:	4b20      	ldr	r3, [pc, #128]	; (8004480 <USER_SYSCLK_Configuration+0x88>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a1f      	ldr	r2, [pc, #124]	; (8004480 <USER_SYSCLK_Configuration+0x88>)
 8004402:	f023 0305 	bic.w	r3, r3, #5
 8004406:	6013      	str	r3, [r2, #0]
  FLASH->ACR	|=	( 0x2UL << 0U );
 8004408:	4b1d      	ldr	r3, [pc, #116]	; (8004480 <USER_SYSCLK_Configuration+0x88>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a1c      	ldr	r2, [pc, #112]	; (8004480 <USER_SYSCLK_Configuration+0x88>)
 800440e:	f043 0302 	orr.w	r3, r3, #2
 8004412:	6013      	str	r3, [r2, #0]

  // PLL HSI clock /2 selected as PLL input clock

  RCC->CFGR	&=	~( 0x1UL << 16U )
 8004414:	4b1b      	ldr	r3, [pc, #108]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	4a1a      	ldr	r2, [pc, #104]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 800441a:	f423 339d 	bic.w	r3, r3, #80384	; 0x13a00
 800441e:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8004422:	6053      	str	r3, [r2, #4]
		&	~( 0x3UL << 8U )        	// APB1 pre-scaler /2 (APB1 must not exceed 36 MHz)
		&	~( 0xFUL << 4U );		// AHB pre-scaler /1

  // PLL input clock x 16 (PLLMUL bits)

  RCC->CFGR	|=	( 0xFUL << 18U )
 8004424:	4b17      	ldr	r3, [pc, #92]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	4a16      	ldr	r2, [pc, #88]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 800442a:	f443 1370 	orr.w	r3, r3, #3932160	; 0x3c0000
 800442e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004432:	6053      	str	r3, [r2, #4]
		|	( 0X4UL << 8U );		// APB1 pre-scaler /2
  RCC->CR	|=	( 0x1UL << 24U );		// PLL2 ON
 8004434:	4b13      	ldr	r3, [pc, #76]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a12      	ldr	r2, [pc, #72]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 800443a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800443e:	6013      	str	r3, [r2, #0]

  // Wait until PLL is locked

  while( !(RCC->CR & ~( 0x1UL << 25U )));
 8004440:	bf00      	nop
 8004442:	4b10      	ldr	r3, [pc, #64]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d0f9      	beq.n	8004442 <USER_SYSCLK_Configuration+0x4a>

  // PLL used as system clock (SW bits)

  RCC->CFGR	&=	~( 0x1UL << 0U );
 800444e:	4b0d      	ldr	r3, [pc, #52]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	4a0c      	ldr	r2, [pc, #48]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004454:	f023 0301 	bic.w	r3, r3, #1
 8004458:	6053      	str	r3, [r2, #4]
  RCC->CFGR	|=	( 0x2UL << 0U );
 800445a:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	4a09      	ldr	r2, [pc, #36]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 8004460:	f043 0302 	orr.w	r3, r3, #2
 8004464:	6053      	str	r3, [r2, #4]

  // Wait until PLL is switched

  while( 0x8UL != ( RCC->CFGR & 0xCUL ));
 8004466:	bf00      	nop
 8004468:	4b06      	ldr	r3, [pc, #24]	; (8004484 <USER_SYSCLK_Configuration+0x8c>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 030c 	and.w	r3, r3, #12
 8004470:	2b08      	cmp	r3, #8
 8004472:	d1f9      	bne.n	8004468 <USER_SYSCLK_Configuration+0x70>
}
 8004474:	bf00      	nop
 8004476:	bf00      	nop
 8004478:	46bd      	mov	sp, r7
 800447a:	bc80      	pop	{r7}
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40022000 	.word	0x40022000
 8004484:	40021000 	.word	0x40021000

08004488 <rtGetInf>:
/*
 * Initialize rtInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetInf(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 800448e:	2340      	movs	r3, #64	; 0x40
 8004490:	617b      	str	r3, [r7, #20]
  real_T inf = 0.0;
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d10a      	bne.n	80044ba <rtGetInf+0x32>
    inf = rtGetInfF();
 80044a4:	f000 f836 	bl	8004514 <rtGetInfF>
 80044a8:	4603      	mov	r3, r0
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fb ffcc 	bl	8000448 <__aeabi_f2d>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80044b8:	e022      	b.n	8004500 <rtGetInf+0x78>
  } else {
    uint16_T one = 1U;
 80044ba:	2301      	movs	r3, #1
 80044bc:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 80044be:	f107 0310 	add.w	r3, r7, #16
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	bf14      	ite	ne
 80044c8:	2301      	movne	r3, #1
 80044ca:	2300      	moveq	r3, #0
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 80044d0:	7cfb      	ldrb	r3, [r7, #19]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <rtGetInf+0x54>
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d009      	beq.n	80044ee <rtGetInf+0x66>
 80044da:	e011      	b.n	8004500 <rtGetInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 80044dc:	4b0c      	ldr	r3, [pc, #48]	; (8004510 <rtGetInf+0x88>)
 80044de:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60bb      	str	r3, [r7, #8]
        inf = tmpVal.fltVal;
 80044e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80044ec:	e008      	b.n	8004500 <rtGetInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 80044ee:	4b08      	ldr	r3, [pc, #32]	; (8004510 <rtGetInf+0x88>)
 80044f0:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	607b      	str	r3, [r7, #4]
        inf = tmpVal.fltVal;
 80044f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044fa:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80044fe:	bf00      	nop
      }
    }
  }

  return inf;
 8004500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8004504:	4610      	mov	r0, r2
 8004506:	4619      	mov	r1, r3
 8004508:	3720      	adds	r7, #32
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	7ff00000 	.word	0x7ff00000

08004514 <rtGetInfF>:
/*
 * Initialize rtInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetInfF(void)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
  IEEESingle infF;
  infF.wordL.wordLuint = 0x7F800000U;
 800451a:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 800451e:	607b      	str	r3, [r7, #4]
  return infF.wordL.wordLreal;
 8004520:	687b      	ldr	r3, [r7, #4]
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	bc80      	pop	{r7}
 800452a:	4770      	bx	lr

0800452c <rtGetMinusInf>:
/*
 * Initialize rtMinusInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetMinusInf(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b088      	sub	sp, #32
 8004530:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8004532:	2340      	movs	r3, #64	; 0x40
 8004534:	617b      	str	r3, [r7, #20]
  real_T minf = 0.0;
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2b20      	cmp	r3, #32
 8004546:	d10a      	bne.n	800455e <rtGetMinusInf+0x32>
    minf = rtGetMinusInfF();
 8004548:	f000 f836 	bl	80045b8 <rtGetMinusInfF>
 800454c:	4603      	mov	r3, r0
 800454e:	4618      	mov	r0, r3
 8004550:	f7fb ff7a 	bl	8000448 <__aeabi_f2d>
 8004554:	4602      	mov	r2, r0
 8004556:	460b      	mov	r3, r1
 8004558:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800455c:	e022      	b.n	80045a4 <rtGetMinusInf+0x78>
  } else {
    uint16_T one = 1U;
 800455e:	2301      	movs	r3, #1
 8004560:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8004562:	f107 0310 	add.w	r3, r7, #16
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b01      	cmp	r3, #1
 800456a:	bf14      	ite	ne
 800456c:	2301      	movne	r3, #1
 800456e:	2300      	moveq	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8004574:	7cfb      	ldrb	r3, [r7, #19]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <rtGetMinusInf+0x54>
 800457a:	2b01      	cmp	r3, #1
 800457c:	d009      	beq.n	8004592 <rtGetMinusInf+0x66>
 800457e:	e011      	b.n	80045a4 <rtGetMinusInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8004580:	4b0c      	ldr	r3, [pc, #48]	; (80045b4 <rtGetMinusInf+0x88>)
 8004582:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8004584:	2300      	movs	r3, #0
 8004586:	60bb      	str	r3, [r7, #8]
        minf = tmpVal.fltVal;
 8004588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800458c:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8004590:	e008      	b.n	80045a4 <rtGetMinusInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8004592:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <rtGetMinusInf+0x88>)
 8004594:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8004596:	2300      	movs	r3, #0
 8004598:	607b      	str	r3, [r7, #4]
        minf = tmpVal.fltVal;
 800459a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800459e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80045a2:	bf00      	nop
      }
    }
  }

  return minf;
 80045a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80045a8:	4610      	mov	r0, r2
 80045aa:	4619      	mov	r1, r3
 80045ac:	3720      	adds	r7, #32
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	fff00000 	.word	0xfff00000

080045b8 <rtGetMinusInfF>:
/*
 * Initialize rtMinusInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetMinusInfF(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
  IEEESingle minfF;
  minfF.wordL.wordLuint = 0xFF800000U;
 80045be:	4b04      	ldr	r3, [pc, #16]	; (80045d0 <rtGetMinusInfF+0x18>)
 80045c0:	607b      	str	r3, [r7, #4]
  return minfF.wordL.wordLreal;
 80045c2:	687b      	ldr	r3, [r7, #4]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bc80      	pop	{r7}
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	ff800000 	.word	0xff800000

080045d4 <rtGetNaN>:
/*
 * Initialize rtNaN needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetNaN(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 80045da:	2340      	movs	r3, #64	; 0x40
 80045dc:	617b      	str	r3, [r7, #20]
  real_T nan = 0.0;
 80045de:	f04f 0200 	mov.w	r2, #0
 80045e2:	f04f 0300 	mov.w	r3, #0
 80045e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2b20      	cmp	r3, #32
 80045ee:	d10a      	bne.n	8004606 <rtGetNaN+0x32>
    nan = rtGetNaNF();
 80045f0:	f000 f838 	bl	8004664 <rtGetNaNF>
 80045f4:	4603      	mov	r3, r0
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7fb ff26 	bl	8000448 <__aeabi_f2d>
 80045fc:	4602      	mov	r2, r0
 80045fe:	460b      	mov	r3, r1
 8004600:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8004604:	e024      	b.n	8004650 <rtGetNaN+0x7c>
  } else {
    uint16_T one = 1U;
 8004606:	2301      	movs	r3, #1
 8004608:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 800460a:	f107 0310 	add.w	r3, r7, #16
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b01      	cmp	r3, #1
 8004612:	bf14      	ite	ne
 8004614:	2301      	movne	r3, #1
 8004616:	2300      	moveq	r3, #0
 8004618:	b2db      	uxtb	r3, r3
 800461a:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <rtGetNaN+0x54>
 8004622:	2b01      	cmp	r3, #1
 8004624:	d009      	beq.n	800463a <rtGetNaN+0x66>
 8004626:	e013      	b.n	8004650 <rtGetNaN+0x7c>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF80000U;
 8004628:	4b0d      	ldr	r3, [pc, #52]	; (8004660 <rtGetNaN+0x8c>)
 800462a:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 800462c:	2300      	movs	r3, #0
 800462e:	60bb      	str	r3, [r7, #8]
        nan = tmpVal.fltVal;
 8004630:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004634:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8004638:	e00a      	b.n	8004650 <rtGetNaN+0x7c>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FFFFFFFU;
 800463a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800463e:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0xFFFFFFFFU;
 8004640:	f04f 33ff 	mov.w	r3, #4294967295
 8004644:	607b      	str	r3, [r7, #4]
        nan = tmpVal.fltVal;
 8004646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800464a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 800464e:	bf00      	nop
      }
    }
  }

  return nan;
 8004650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8004654:	4610      	mov	r0, r2
 8004656:	4619      	mov	r1, r3
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	fff80000 	.word	0xfff80000

08004664 <rtGetNaNF>:
/*
 * Initialize rtNaNF needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetNaNF(void)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
  IEEESingle nanF = { { 0 } };
 800466a:	f04f 0300 	mov.w	r3, #0
 800466e:	60bb      	str	r3, [r7, #8]

  uint16_T one = 1U;
 8004670:	2301      	movs	r3, #1
 8004672:	80fb      	strh	r3, [r7, #6]
  enum {
    LittleEndian,
    BigEndian
  } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8004674:	1dbb      	adds	r3, r7, #6
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	2b01      	cmp	r3, #1
 800467a:	bf14      	ite	ne
 800467c:	2301      	movne	r3, #1
 800467e:	2300      	moveq	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	73fb      	strb	r3, [r7, #15]
  switch (machByteOrder) {
 8004684:	7bfb      	ldrb	r3, [r7, #15]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <rtGetNaNF+0x2c>
 800468a:	2b01      	cmp	r3, #1
 800468c:	d003      	beq.n	8004696 <rtGetNaNF+0x32>
 800468e:	e006      	b.n	800469e <rtGetNaNF+0x3a>
   case LittleEndian:
    {
      nanF.wordL.wordLuint = 0xFFC00000U;
 8004690:	4b06      	ldr	r3, [pc, #24]	; (80046ac <rtGetNaNF+0x48>)
 8004692:	60bb      	str	r3, [r7, #8]
      break;
 8004694:	e003      	b.n	800469e <rtGetNaNF+0x3a>
    }

   case BigEndian:
    {
      nanF.wordL.wordLuint = 0x7FFFFFFFU;
 8004696:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800469a:	60bb      	str	r3, [r7, #8]
      break;
 800469c:	bf00      	nop
    }
  }

  return nanF.wordL.wordLreal;
 800469e:	68bb      	ldr	r3, [r7, #8]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bc80      	pop	{r7}
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	ffc00000 	.word	0xffc00000

080046b0 <rt_InitInfAndNaN>:
/*
 * Initialize the rtInf, rtMinusInf, and rtNaN needed by the
 * generated code. NaN is initialized as non-signaling. Assumes IEEE.
 */
void rt_InitInfAndNaN(size_t realSize)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  (void) (realSize);
  rtNaN = rtGetNaN();
 80046b8:	f7ff ff8c 	bl	80045d4 <rtGetNaN>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	4911      	ldr	r1, [pc, #68]	; (8004708 <rt_InitInfAndNaN+0x58>)
 80046c2:	e9c1 2300 	strd	r2, r3, [r1]
  rtNaNF = rtGetNaNF();
 80046c6:	f7ff ffcd 	bl	8004664 <rtGetNaNF>
 80046ca:	4603      	mov	r3, r0
 80046cc:	4a0f      	ldr	r2, [pc, #60]	; (800470c <rt_InitInfAndNaN+0x5c>)
 80046ce:	6013      	str	r3, [r2, #0]
  rtInf = rtGetInf();
 80046d0:	f7ff feda 	bl	8004488 <rtGetInf>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	490d      	ldr	r1, [pc, #52]	; (8004710 <rt_InitInfAndNaN+0x60>)
 80046da:	e9c1 2300 	strd	r2, r3, [r1]
  rtInfF = rtGetInfF();
 80046de:	f7ff ff19 	bl	8004514 <rtGetInfF>
 80046e2:	4603      	mov	r3, r0
 80046e4:	4a0b      	ldr	r2, [pc, #44]	; (8004714 <rt_InitInfAndNaN+0x64>)
 80046e6:	6013      	str	r3, [r2, #0]
  rtMinusInf = rtGetMinusInf();
 80046e8:	f7ff ff20 	bl	800452c <rtGetMinusInf>
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	4909      	ldr	r1, [pc, #36]	; (8004718 <rt_InitInfAndNaN+0x68>)
 80046f2:	e9c1 2300 	strd	r2, r3, [r1]
  rtMinusInfF = rtGetMinusInfF();
 80046f6:	f7ff ff5f 	bl	80045b8 <rtGetMinusInfF>
 80046fa:	4603      	mov	r3, r0
 80046fc:	4a07      	ldr	r2, [pc, #28]	; (800471c <rt_InitInfAndNaN+0x6c>)
 80046fe:	6013      	str	r3, [r2, #0]
}
 8004700:	bf00      	nop
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000a90 	.word	0x20000a90
 800470c:	20000aa0 	.word	0x20000aa0
 8004710:	20000a80 	.word	0x20000a80
 8004714:	20000a98 	.word	0x20000a98
 8004718:	20000a88 	.word	0x20000a88
 800471c:	20000a9c 	.word	0x20000a9c

08004720 <rtIsInf>:

/* Test if value is infinite */
boolean_T rtIsInf(real_T value)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	e9c7 0100 	strd	r0, r1, [r7]
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
 800472a:	4b0d      	ldr	r3, [pc, #52]	; (8004760 <rtIsInf+0x40>)
 800472c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004730:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004734:	f7fc f948 	bl	80009c8 <__aeabi_dcmpeq>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d109      	bne.n	8004752 <rtIsInf+0x32>
 800473e:	4b09      	ldr	r3, [pc, #36]	; (8004764 <rtIsInf+0x44>)
 8004740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004744:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004748:	f7fc f93e 	bl	80009c8 <__aeabi_dcmpeq>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <rtIsInf+0x36>
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <rtIsInf+0x38>
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	20000a80 	.word	0x20000a80
 8004764:	20000a88 	.word	0x20000a88

08004768 <rtIsNaN>:
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
}

/* Test if value is not a number */
boolean_T rtIsNaN(real_T value)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08a      	sub	sp, #40	; 0x28
 800476c:	af00      	add	r7, sp, #0
 800476e:	e9c7 0100 	strd	r0, r1, [r7]
  boolean_T result = (boolean_T) 0;
 8004772:	2300      	movs	r3, #0
 8004774:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8004778:	2340      	movs	r3, #64	; 0x40
 800477a:	623b      	str	r3, [r7, #32]
  if (bitsPerReal == 32U) {
 800477c:	6a3b      	ldr	r3, [r7, #32]
 800477e:	2b20      	cmp	r3, #32
 8004780:	d10b      	bne.n	800479a <rtIsNaN+0x32>
    result = rtIsNaNF((real32_T)value);
 8004782:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004786:	f7fc f9af 	bl	8000ae8 <__aeabi_d2f>
 800478a:	4603      	mov	r3, r0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 f84d 	bl	800482c <rtIsNaNF>
 8004792:	4603      	mov	r3, r0
 8004794:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004798:	e040      	b.n	800481c <rtIsNaN+0xb4>
  } else {
    uint16_T one = 1U;
 800479a:	2301      	movs	r3, #1
 800479c:	83bb      	strh	r3, [r7, #28]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 800479e:	f107 031c 	add.w	r3, r7, #28
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	bf14      	ite	ne
 80047a8:	2301      	movne	r3, #1
 80047aa:	2300      	moveq	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	77fb      	strb	r3, [r7, #31]
    switch (machByteOrder) {
 80047b0:	7ffb      	ldrb	r3, [r7, #31]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <rtIsNaN+0x54>
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d018      	beq.n	80047ec <rtIsNaN+0x84>
 80047ba:	e02f      	b.n	800481c <rtIsNaN+0xb4>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 80047bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	4b18      	ldr	r3, [pc, #96]	; (8004828 <rtIsNaN+0xc0>)
 80047c8:	4013      	ands	r3, r2
                             0x7FF00000 &&
 80047ca:	4a17      	ldr	r2, [pc, #92]	; (8004828 <rtIsNaN+0xc0>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d109      	bne.n	80047e4 <rtIsNaN+0x7c>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d102      	bne.n	80047e0 <rtIsNaN+0x78>
                              (tmpVal.bitVal.words.wordL != 0) ));
 80047da:	693b      	ldr	r3, [r7, #16]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <rtIsNaN+0x7c>
                             0x7FF00000 &&
 80047e0:	2301      	movs	r3, #1
 80047e2:	e000      	b.n	80047e6 <rtIsNaN+0x7e>
 80047e4:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 80047e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 80047ea:	e017      	b.n	800481c <rtIsNaN+0xb4>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 80047ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	4b0c      	ldr	r3, [pc, #48]	; (8004828 <rtIsNaN+0xc0>)
 80047f8:	4013      	ands	r3, r2
                             0x7FF00000 &&
 80047fa:	4a0b      	ldr	r2, [pc, #44]	; (8004828 <rtIsNaN+0xc0>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d109      	bne.n	8004814 <rtIsNaN+0xac>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <rtIsNaN+0xa8>
                              (tmpVal.bitVal.words.wordL != 0) ));
 800480a:	68fb      	ldr	r3, [r7, #12]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <rtIsNaN+0xac>
                             0x7FF00000 &&
 8004810:	2301      	movs	r3, #1
 8004812:	e000      	b.n	8004816 <rtIsNaN+0xae>
 8004814:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8004816:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 800481a:	bf00      	nop
      }
    }
  }

  return result;
 800481c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004820:	4618      	mov	r0, r3
 8004822:	3728      	adds	r7, #40	; 0x28
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	7ff00000 	.word	0x7ff00000

0800482c <rtIsNaNF>:

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  IEEESingle tmp;
  tmp.wordL.wordLreal = value;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	60fb      	str	r3, [r7, #12]
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 800483e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004842:	d106      	bne.n	8004852 <rtIsNaNF+0x26>
                     (tmp.wordL.wordLuint & 0x007FFFFF) != 0 );
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f3c3 0316 	ubfx	r3, r3, #0, #23
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <rtIsNaNF+0x26>
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <rtIsNaNF+0x28>
 8004852:	2300      	movs	r3, #0
 8004854:	b2db      	uxtb	r3, r3
}
 8004856:	4618      	mov	r0, r3
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	bc80      	pop	{r7}
 800485e:	4770      	bx	lr

08004860 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004860:	b480      	push	{r7}
 8004862:	af00      	add	r7, sp, #0
  return 1;
 8004864:	2301      	movs	r3, #1
}
 8004866:	4618      	mov	r0, r3
 8004868:	46bd      	mov	sp, r7
 800486a:	bc80      	pop	{r7}
 800486c:	4770      	bx	lr

0800486e <_kill>:

int _kill(int pid, int sig)
{
 800486e:	b580      	push	{r7, lr}
 8004870:	b082      	sub	sp, #8
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
 8004876:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004878:	f001 f8ea 	bl	8005a50 <__errno>
 800487c:	4603      	mov	r3, r0
 800487e:	2216      	movs	r2, #22
 8004880:	601a      	str	r2, [r3, #0]
  return -1;
 8004882:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004886:	4618      	mov	r0, r3
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <_exit>:

void _exit (int status)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b082      	sub	sp, #8
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004896:	f04f 31ff 	mov.w	r1, #4294967295
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff ffe7 	bl	800486e <_kill>
  while (1) {}    /* Make sure we hang here */
 80048a0:	e7fe      	b.n	80048a0 <_exit+0x12>

080048a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b086      	sub	sp, #24
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ae:	2300      	movs	r3, #0
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	e00a      	b.n	80048ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80048b4:	f3af 8000 	nop.w
 80048b8:	4601      	mov	r1, r0
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	60ba      	str	r2, [r7, #8]
 80048c0:	b2ca      	uxtb	r2, r1
 80048c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	3301      	adds	r3, #1
 80048c8:	617b      	str	r3, [r7, #20]
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	dbf0      	blt.n	80048b4 <_read+0x12>
  }

  return len;
 80048d2:	687b      	ldr	r3, [r7, #4]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <_close>:
  }
  return len;
}

int _close(int file)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80048e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr

080048f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048f2:	b480      	push	{r7}
 80048f4:	b083      	sub	sp, #12
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
 80048fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004902:	605a      	str	r2, [r3, #4]
  return 0;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <_isatty>:

int _isatty(int file)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004918:	2301      	movs	r3, #1
}
 800491a:	4618      	mov	r0, r3
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	bc80      	pop	{r7}
 800493a:	4770      	bx	lr

0800493c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004944:	4a14      	ldr	r2, [pc, #80]	; (8004998 <_sbrk+0x5c>)
 8004946:	4b15      	ldr	r3, [pc, #84]	; (800499c <_sbrk+0x60>)
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004950:	4b13      	ldr	r3, [pc, #76]	; (80049a0 <_sbrk+0x64>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d102      	bne.n	800495e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004958:	4b11      	ldr	r3, [pc, #68]	; (80049a0 <_sbrk+0x64>)
 800495a:	4a12      	ldr	r2, [pc, #72]	; (80049a4 <_sbrk+0x68>)
 800495c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800495e:	4b10      	ldr	r3, [pc, #64]	; (80049a0 <_sbrk+0x64>)
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4413      	add	r3, r2
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	429a      	cmp	r2, r3
 800496a:	d207      	bcs.n	800497c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800496c:	f001 f870 	bl	8005a50 <__errno>
 8004970:	4603      	mov	r3, r0
 8004972:	220c      	movs	r2, #12
 8004974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004976:	f04f 33ff 	mov.w	r3, #4294967295
 800497a:	e009      	b.n	8004990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800497c:	4b08      	ldr	r3, [pc, #32]	; (80049a0 <_sbrk+0x64>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004982:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <_sbrk+0x64>)
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4413      	add	r3, r2
 800498a:	4a05      	ldr	r2, [pc, #20]	; (80049a0 <_sbrk+0x64>)
 800498c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800498e:	68fb      	ldr	r3, [r7, #12]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3718      	adds	r7, #24
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	20005000 	.word	0x20005000
 800499c:	00000400 	.word	0x00000400
 80049a0:	20000aa4 	.word	0x20000aa4
 80049a4:	20000bf8 	.word	0x20000bf8

080049a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80049a8:	480d      	ldr	r0, [pc, #52]	; (80049e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80049aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80049ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049b0:	480c      	ldr	r0, [pc, #48]	; (80049e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80049b2:	490d      	ldr	r1, [pc, #52]	; (80049e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80049b4:	4a0d      	ldr	r2, [pc, #52]	; (80049ec <LoopForever+0xe>)
  movs r3, #0
 80049b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049b8:	e002      	b.n	80049c0 <LoopCopyDataInit>

080049ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049be:	3304      	adds	r3, #4

080049c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049c4:	d3f9      	bcc.n	80049ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049c6:	4a0a      	ldr	r2, [pc, #40]	; (80049f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80049c8:	4c0a      	ldr	r4, [pc, #40]	; (80049f4 <LoopForever+0x16>)
  movs r3, #0
 80049ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049cc:	e001      	b.n	80049d2 <LoopFillZerobss>

080049ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049d0:	3204      	adds	r2, #4

080049d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049d4:	d3fb      	bcc.n	80049ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80049d6:	f001 f841 	bl	8005a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80049da:	f7ff fa05 	bl	8003de8 <main>

080049de <LoopForever>:

LoopForever:
  b LoopForever
 80049de:	e7fe      	b.n	80049de <LoopForever>
  ldr   r0, =_estack
 80049e0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80049e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049e8:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80049ec:	0800bde0 	.word	0x0800bde0
  ldr r2, =_sbss
 80049f0:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80049f4:	20000bf4 	.word	0x20000bf4

080049f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80049f8:	e7fe      	b.n	80049f8 <ADC1_2_IRQHandler>

080049fa <__cvt>:
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a00:	461f      	mov	r7, r3
 8004a02:	bfbb      	ittet	lt
 8004a04:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004a08:	461f      	movlt	r7, r3
 8004a0a:	2300      	movge	r3, #0
 8004a0c:	232d      	movlt	r3, #45	; 0x2d
 8004a0e:	b088      	sub	sp, #32
 8004a10:	4614      	mov	r4, r2
 8004a12:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a14:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004a16:	7013      	strb	r3, [r2, #0]
 8004a18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a1a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004a1e:	f023 0820 	bic.w	r8, r3, #32
 8004a22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004a26:	d005      	beq.n	8004a34 <__cvt+0x3a>
 8004a28:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004a2c:	d100      	bne.n	8004a30 <__cvt+0x36>
 8004a2e:	3501      	adds	r5, #1
 8004a30:	2302      	movs	r3, #2
 8004a32:	e000      	b.n	8004a36 <__cvt+0x3c>
 8004a34:	2303      	movs	r3, #3
 8004a36:	aa07      	add	r2, sp, #28
 8004a38:	9204      	str	r2, [sp, #16]
 8004a3a:	aa06      	add	r2, sp, #24
 8004a3c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004a40:	e9cd 3500 	strd	r3, r5, [sp]
 8004a44:	4622      	mov	r2, r4
 8004a46:	463b      	mov	r3, r7
 8004a48:	f001 f8da 	bl	8005c00 <_dtoa_r>
 8004a4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004a50:	4606      	mov	r6, r0
 8004a52:	d102      	bne.n	8004a5a <__cvt+0x60>
 8004a54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004a56:	07db      	lsls	r3, r3, #31
 8004a58:	d522      	bpl.n	8004aa0 <__cvt+0xa6>
 8004a5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004a5e:	eb06 0905 	add.w	r9, r6, r5
 8004a62:	d110      	bne.n	8004a86 <__cvt+0x8c>
 8004a64:	7833      	ldrb	r3, [r6, #0]
 8004a66:	2b30      	cmp	r3, #48	; 0x30
 8004a68:	d10a      	bne.n	8004a80 <__cvt+0x86>
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	4620      	mov	r0, r4
 8004a70:	4639      	mov	r1, r7
 8004a72:	f7fb ffa9 	bl	80009c8 <__aeabi_dcmpeq>
 8004a76:	b918      	cbnz	r0, 8004a80 <__cvt+0x86>
 8004a78:	f1c5 0501 	rsb	r5, r5, #1
 8004a7c:	f8ca 5000 	str.w	r5, [sl]
 8004a80:	f8da 3000 	ldr.w	r3, [sl]
 8004a84:	4499      	add	r9, r3
 8004a86:	2200      	movs	r2, #0
 8004a88:	2300      	movs	r3, #0
 8004a8a:	4620      	mov	r0, r4
 8004a8c:	4639      	mov	r1, r7
 8004a8e:	f7fb ff9b 	bl	80009c8 <__aeabi_dcmpeq>
 8004a92:	b108      	cbz	r0, 8004a98 <__cvt+0x9e>
 8004a94:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a98:	2230      	movs	r2, #48	; 0x30
 8004a9a:	9b07      	ldr	r3, [sp, #28]
 8004a9c:	454b      	cmp	r3, r9
 8004a9e:	d307      	bcc.n	8004ab0 <__cvt+0xb6>
 8004aa0:	4630      	mov	r0, r6
 8004aa2:	9b07      	ldr	r3, [sp, #28]
 8004aa4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004aa6:	1b9b      	subs	r3, r3, r6
 8004aa8:	6013      	str	r3, [r2, #0]
 8004aaa:	b008      	add	sp, #32
 8004aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ab0:	1c59      	adds	r1, r3, #1
 8004ab2:	9107      	str	r1, [sp, #28]
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	e7f0      	b.n	8004a9a <__cvt+0xa0>

08004ab8 <__exponent>:
 8004ab8:	4603      	mov	r3, r0
 8004aba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004abc:	2900      	cmp	r1, #0
 8004abe:	f803 2b02 	strb.w	r2, [r3], #2
 8004ac2:	bfb6      	itet	lt
 8004ac4:	222d      	movlt	r2, #45	; 0x2d
 8004ac6:	222b      	movge	r2, #43	; 0x2b
 8004ac8:	4249      	neglt	r1, r1
 8004aca:	2909      	cmp	r1, #9
 8004acc:	7042      	strb	r2, [r0, #1]
 8004ace:	dd2a      	ble.n	8004b26 <__exponent+0x6e>
 8004ad0:	f10d 0207 	add.w	r2, sp, #7
 8004ad4:	4617      	mov	r7, r2
 8004ad6:	260a      	movs	r6, #10
 8004ad8:	fb91 f5f6 	sdiv	r5, r1, r6
 8004adc:	4694      	mov	ip, r2
 8004ade:	fb06 1415 	mls	r4, r6, r5, r1
 8004ae2:	3430      	adds	r4, #48	; 0x30
 8004ae4:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004ae8:	460c      	mov	r4, r1
 8004aea:	2c63      	cmp	r4, #99	; 0x63
 8004aec:	4629      	mov	r1, r5
 8004aee:	f102 32ff 	add.w	r2, r2, #4294967295
 8004af2:	dcf1      	bgt.n	8004ad8 <__exponent+0x20>
 8004af4:	3130      	adds	r1, #48	; 0x30
 8004af6:	f1ac 0402 	sub.w	r4, ip, #2
 8004afa:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004afe:	4622      	mov	r2, r4
 8004b00:	1c41      	adds	r1, r0, #1
 8004b02:	42ba      	cmp	r2, r7
 8004b04:	d30a      	bcc.n	8004b1c <__exponent+0x64>
 8004b06:	f10d 0209 	add.w	r2, sp, #9
 8004b0a:	eba2 020c 	sub.w	r2, r2, ip
 8004b0e:	42bc      	cmp	r4, r7
 8004b10:	bf88      	it	hi
 8004b12:	2200      	movhi	r2, #0
 8004b14:	4413      	add	r3, r2
 8004b16:	1a18      	subs	r0, r3, r0
 8004b18:	b003      	add	sp, #12
 8004b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b1c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004b20:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004b24:	e7ed      	b.n	8004b02 <__exponent+0x4a>
 8004b26:	2330      	movs	r3, #48	; 0x30
 8004b28:	3130      	adds	r1, #48	; 0x30
 8004b2a:	7083      	strb	r3, [r0, #2]
 8004b2c:	70c1      	strb	r1, [r0, #3]
 8004b2e:	1d03      	adds	r3, r0, #4
 8004b30:	e7f1      	b.n	8004b16 <__exponent+0x5e>
	...

08004b34 <_printf_float>:
 8004b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b38:	b091      	sub	sp, #68	; 0x44
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004b40:	4616      	mov	r6, r2
 8004b42:	461f      	mov	r7, r3
 8004b44:	4605      	mov	r5, r0
 8004b46:	f000 ff39 	bl	80059bc <_localeconv_r>
 8004b4a:	6803      	ldr	r3, [r0, #0]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b50:	f7fb fb0e 	bl	8000170 <strlen>
 8004b54:	2300      	movs	r3, #0
 8004b56:	930e      	str	r3, [sp, #56]	; 0x38
 8004b58:	f8d8 3000 	ldr.w	r3, [r8]
 8004b5c:	900a      	str	r0, [sp, #40]	; 0x28
 8004b5e:	3307      	adds	r3, #7
 8004b60:	f023 0307 	bic.w	r3, r3, #7
 8004b64:	f103 0208 	add.w	r2, r3, #8
 8004b68:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004b6c:	f8d4 b000 	ldr.w	fp, [r4]
 8004b70:	f8c8 2000 	str.w	r2, [r8]
 8004b74:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004b78:	4652      	mov	r2, sl
 8004b7a:	4643      	mov	r3, r8
 8004b7c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004b80:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004b84:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b86:	f04f 32ff 	mov.w	r2, #4294967295
 8004b8a:	4650      	mov	r0, sl
 8004b8c:	4b9c      	ldr	r3, [pc, #624]	; (8004e00 <_printf_float+0x2cc>)
 8004b8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b90:	f7fb ff4c 	bl	8000a2c <__aeabi_dcmpun>
 8004b94:	bb70      	cbnz	r0, 8004bf4 <_printf_float+0xc0>
 8004b96:	f04f 32ff 	mov.w	r2, #4294967295
 8004b9a:	4650      	mov	r0, sl
 8004b9c:	4b98      	ldr	r3, [pc, #608]	; (8004e00 <_printf_float+0x2cc>)
 8004b9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ba0:	f7fb ff26 	bl	80009f0 <__aeabi_dcmple>
 8004ba4:	bb30      	cbnz	r0, 8004bf4 <_printf_float+0xc0>
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2300      	movs	r3, #0
 8004baa:	4650      	mov	r0, sl
 8004bac:	4641      	mov	r1, r8
 8004bae:	f7fb ff15 	bl	80009dc <__aeabi_dcmplt>
 8004bb2:	b110      	cbz	r0, 8004bba <_printf_float+0x86>
 8004bb4:	232d      	movs	r3, #45	; 0x2d
 8004bb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bba:	4a92      	ldr	r2, [pc, #584]	; (8004e04 <_printf_float+0x2d0>)
 8004bbc:	4b92      	ldr	r3, [pc, #584]	; (8004e08 <_printf_float+0x2d4>)
 8004bbe:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004bc2:	bf94      	ite	ls
 8004bc4:	4690      	movls	r8, r2
 8004bc6:	4698      	movhi	r8, r3
 8004bc8:	2303      	movs	r3, #3
 8004bca:	f04f 0a00 	mov.w	sl, #0
 8004bce:	6123      	str	r3, [r4, #16]
 8004bd0:	f02b 0304 	bic.w	r3, fp, #4
 8004bd4:	6023      	str	r3, [r4, #0]
 8004bd6:	4633      	mov	r3, r6
 8004bd8:	4621      	mov	r1, r4
 8004bda:	4628      	mov	r0, r5
 8004bdc:	9700      	str	r7, [sp, #0]
 8004bde:	aa0f      	add	r2, sp, #60	; 0x3c
 8004be0:	f000 f9d6 	bl	8004f90 <_printf_common>
 8004be4:	3001      	adds	r0, #1
 8004be6:	f040 8090 	bne.w	8004d0a <_printf_float+0x1d6>
 8004bea:	f04f 30ff 	mov.w	r0, #4294967295
 8004bee:	b011      	add	sp, #68	; 0x44
 8004bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bf4:	4652      	mov	r2, sl
 8004bf6:	4643      	mov	r3, r8
 8004bf8:	4650      	mov	r0, sl
 8004bfa:	4641      	mov	r1, r8
 8004bfc:	f7fb ff16 	bl	8000a2c <__aeabi_dcmpun>
 8004c00:	b148      	cbz	r0, 8004c16 <_printf_float+0xe2>
 8004c02:	f1b8 0f00 	cmp.w	r8, #0
 8004c06:	bfb8      	it	lt
 8004c08:	232d      	movlt	r3, #45	; 0x2d
 8004c0a:	4a80      	ldr	r2, [pc, #512]	; (8004e0c <_printf_float+0x2d8>)
 8004c0c:	bfb8      	it	lt
 8004c0e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004c12:	4b7f      	ldr	r3, [pc, #508]	; (8004e10 <_printf_float+0x2dc>)
 8004c14:	e7d3      	b.n	8004bbe <_printf_float+0x8a>
 8004c16:	6863      	ldr	r3, [r4, #4]
 8004c18:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	d142      	bne.n	8004ca6 <_printf_float+0x172>
 8004c20:	2306      	movs	r3, #6
 8004c22:	6063      	str	r3, [r4, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	9206      	str	r2, [sp, #24]
 8004c28:	aa0e      	add	r2, sp, #56	; 0x38
 8004c2a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004c2e:	aa0d      	add	r2, sp, #52	; 0x34
 8004c30:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004c34:	9203      	str	r2, [sp, #12]
 8004c36:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004c3a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004c3e:	6023      	str	r3, [r4, #0]
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	4652      	mov	r2, sl
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	4628      	mov	r0, r5
 8004c48:	4643      	mov	r3, r8
 8004c4a:	910b      	str	r1, [sp, #44]	; 0x2c
 8004c4c:	f7ff fed5 	bl	80049fa <__cvt>
 8004c50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c52:	4680      	mov	r8, r0
 8004c54:	2947      	cmp	r1, #71	; 0x47
 8004c56:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004c58:	d108      	bne.n	8004c6c <_printf_float+0x138>
 8004c5a:	1cc8      	adds	r0, r1, #3
 8004c5c:	db02      	blt.n	8004c64 <_printf_float+0x130>
 8004c5e:	6863      	ldr	r3, [r4, #4]
 8004c60:	4299      	cmp	r1, r3
 8004c62:	dd40      	ble.n	8004ce6 <_printf_float+0x1b2>
 8004c64:	f1a9 0902 	sub.w	r9, r9, #2
 8004c68:	fa5f f989 	uxtb.w	r9, r9
 8004c6c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004c70:	d81f      	bhi.n	8004cb2 <_printf_float+0x17e>
 8004c72:	464a      	mov	r2, r9
 8004c74:	3901      	subs	r1, #1
 8004c76:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004c7a:	910d      	str	r1, [sp, #52]	; 0x34
 8004c7c:	f7ff ff1c 	bl	8004ab8 <__exponent>
 8004c80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c82:	4682      	mov	sl, r0
 8004c84:	1813      	adds	r3, r2, r0
 8004c86:	2a01      	cmp	r2, #1
 8004c88:	6123      	str	r3, [r4, #16]
 8004c8a:	dc02      	bgt.n	8004c92 <_printf_float+0x15e>
 8004c8c:	6822      	ldr	r2, [r4, #0]
 8004c8e:	07d2      	lsls	r2, r2, #31
 8004c90:	d501      	bpl.n	8004c96 <_printf_float+0x162>
 8004c92:	3301      	adds	r3, #1
 8004c94:	6123      	str	r3, [r4, #16]
 8004c96:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d09b      	beq.n	8004bd6 <_printf_float+0xa2>
 8004c9e:	232d      	movs	r3, #45	; 0x2d
 8004ca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ca4:	e797      	b.n	8004bd6 <_printf_float+0xa2>
 8004ca6:	2947      	cmp	r1, #71	; 0x47
 8004ca8:	d1bc      	bne.n	8004c24 <_printf_float+0xf0>
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1ba      	bne.n	8004c24 <_printf_float+0xf0>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e7b7      	b.n	8004c22 <_printf_float+0xee>
 8004cb2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004cb6:	d118      	bne.n	8004cea <_printf_float+0x1b6>
 8004cb8:	2900      	cmp	r1, #0
 8004cba:	6863      	ldr	r3, [r4, #4]
 8004cbc:	dd0b      	ble.n	8004cd6 <_printf_float+0x1a2>
 8004cbe:	6121      	str	r1, [r4, #16]
 8004cc0:	b913      	cbnz	r3, 8004cc8 <_printf_float+0x194>
 8004cc2:	6822      	ldr	r2, [r4, #0]
 8004cc4:	07d0      	lsls	r0, r2, #31
 8004cc6:	d502      	bpl.n	8004cce <_printf_float+0x19a>
 8004cc8:	3301      	adds	r3, #1
 8004cca:	440b      	add	r3, r1
 8004ccc:	6123      	str	r3, [r4, #16]
 8004cce:	f04f 0a00 	mov.w	sl, #0
 8004cd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8004cd4:	e7df      	b.n	8004c96 <_printf_float+0x162>
 8004cd6:	b913      	cbnz	r3, 8004cde <_printf_float+0x1aa>
 8004cd8:	6822      	ldr	r2, [r4, #0]
 8004cda:	07d2      	lsls	r2, r2, #31
 8004cdc:	d501      	bpl.n	8004ce2 <_printf_float+0x1ae>
 8004cde:	3302      	adds	r3, #2
 8004ce0:	e7f4      	b.n	8004ccc <_printf_float+0x198>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e7f2      	b.n	8004ccc <_printf_float+0x198>
 8004ce6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004cea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cec:	4299      	cmp	r1, r3
 8004cee:	db05      	blt.n	8004cfc <_printf_float+0x1c8>
 8004cf0:	6823      	ldr	r3, [r4, #0]
 8004cf2:	6121      	str	r1, [r4, #16]
 8004cf4:	07d8      	lsls	r0, r3, #31
 8004cf6:	d5ea      	bpl.n	8004cce <_printf_float+0x19a>
 8004cf8:	1c4b      	adds	r3, r1, #1
 8004cfa:	e7e7      	b.n	8004ccc <_printf_float+0x198>
 8004cfc:	2900      	cmp	r1, #0
 8004cfe:	bfcc      	ite	gt
 8004d00:	2201      	movgt	r2, #1
 8004d02:	f1c1 0202 	rsble	r2, r1, #2
 8004d06:	4413      	add	r3, r2
 8004d08:	e7e0      	b.n	8004ccc <_printf_float+0x198>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	055a      	lsls	r2, r3, #21
 8004d0e:	d407      	bmi.n	8004d20 <_printf_float+0x1ec>
 8004d10:	6923      	ldr	r3, [r4, #16]
 8004d12:	4642      	mov	r2, r8
 8004d14:	4631      	mov	r1, r6
 8004d16:	4628      	mov	r0, r5
 8004d18:	47b8      	blx	r7
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	d12b      	bne.n	8004d76 <_printf_float+0x242>
 8004d1e:	e764      	b.n	8004bea <_printf_float+0xb6>
 8004d20:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004d24:	f240 80dd 	bls.w	8004ee2 <_printf_float+0x3ae>
 8004d28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	2300      	movs	r3, #0
 8004d30:	f7fb fe4a 	bl	80009c8 <__aeabi_dcmpeq>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	d033      	beq.n	8004da0 <_printf_float+0x26c>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	4a35      	ldr	r2, [pc, #212]	; (8004e14 <_printf_float+0x2e0>)
 8004d40:	47b8      	blx	r7
 8004d42:	3001      	adds	r0, #1
 8004d44:	f43f af51 	beq.w	8004bea <_printf_float+0xb6>
 8004d48:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	db02      	blt.n	8004d56 <_printf_float+0x222>
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	07d8      	lsls	r0, r3, #31
 8004d54:	d50f      	bpl.n	8004d76 <_printf_float+0x242>
 8004d56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d5a:	4631      	mov	r1, r6
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	47b8      	blx	r7
 8004d60:	3001      	adds	r0, #1
 8004d62:	f43f af42 	beq.w	8004bea <_printf_float+0xb6>
 8004d66:	f04f 0800 	mov.w	r8, #0
 8004d6a:	f104 091a 	add.w	r9, r4, #26
 8004d6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d70:	3b01      	subs	r3, #1
 8004d72:	4543      	cmp	r3, r8
 8004d74:	dc09      	bgt.n	8004d8a <_printf_float+0x256>
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	079b      	lsls	r3, r3, #30
 8004d7a:	f100 8104 	bmi.w	8004f86 <_printf_float+0x452>
 8004d7e:	68e0      	ldr	r0, [r4, #12]
 8004d80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d82:	4298      	cmp	r0, r3
 8004d84:	bfb8      	it	lt
 8004d86:	4618      	movlt	r0, r3
 8004d88:	e731      	b.n	8004bee <_printf_float+0xba>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	464a      	mov	r2, r9
 8004d8e:	4631      	mov	r1, r6
 8004d90:	4628      	mov	r0, r5
 8004d92:	47b8      	blx	r7
 8004d94:	3001      	adds	r0, #1
 8004d96:	f43f af28 	beq.w	8004bea <_printf_float+0xb6>
 8004d9a:	f108 0801 	add.w	r8, r8, #1
 8004d9e:	e7e6      	b.n	8004d6e <_printf_float+0x23a>
 8004da0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	dc38      	bgt.n	8004e18 <_printf_float+0x2e4>
 8004da6:	2301      	movs	r3, #1
 8004da8:	4631      	mov	r1, r6
 8004daa:	4628      	mov	r0, r5
 8004dac:	4a19      	ldr	r2, [pc, #100]	; (8004e14 <_printf_float+0x2e0>)
 8004dae:	47b8      	blx	r7
 8004db0:	3001      	adds	r0, #1
 8004db2:	f43f af1a 	beq.w	8004bea <_printf_float+0xb6>
 8004db6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	d102      	bne.n	8004dc4 <_printf_float+0x290>
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	07d9      	lsls	r1, r3, #31
 8004dc2:	d5d8      	bpl.n	8004d76 <_printf_float+0x242>
 8004dc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dc8:	4631      	mov	r1, r6
 8004dca:	4628      	mov	r0, r5
 8004dcc:	47b8      	blx	r7
 8004dce:	3001      	adds	r0, #1
 8004dd0:	f43f af0b 	beq.w	8004bea <_printf_float+0xb6>
 8004dd4:	f04f 0900 	mov.w	r9, #0
 8004dd8:	f104 0a1a 	add.w	sl, r4, #26
 8004ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dde:	425b      	negs	r3, r3
 8004de0:	454b      	cmp	r3, r9
 8004de2:	dc01      	bgt.n	8004de8 <_printf_float+0x2b4>
 8004de4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004de6:	e794      	b.n	8004d12 <_printf_float+0x1de>
 8004de8:	2301      	movs	r3, #1
 8004dea:	4652      	mov	r2, sl
 8004dec:	4631      	mov	r1, r6
 8004dee:	4628      	mov	r0, r5
 8004df0:	47b8      	blx	r7
 8004df2:	3001      	adds	r0, #1
 8004df4:	f43f aef9 	beq.w	8004bea <_printf_float+0xb6>
 8004df8:	f109 0901 	add.w	r9, r9, #1
 8004dfc:	e7ee      	b.n	8004ddc <_printf_float+0x2a8>
 8004dfe:	bf00      	nop
 8004e00:	7fefffff 	.word	0x7fefffff
 8004e04:	0800b97c 	.word	0x0800b97c
 8004e08:	0800b980 	.word	0x0800b980
 8004e0c:	0800b984 	.word	0x0800b984
 8004e10:	0800b988 	.word	0x0800b988
 8004e14:	0800b98c 	.word	0x0800b98c
 8004e18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	bfa8      	it	ge
 8004e20:	461a      	movge	r2, r3
 8004e22:	2a00      	cmp	r2, #0
 8004e24:	4691      	mov	r9, r2
 8004e26:	dc37      	bgt.n	8004e98 <_printf_float+0x364>
 8004e28:	f04f 0b00 	mov.w	fp, #0
 8004e2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e30:	f104 021a 	add.w	r2, r4, #26
 8004e34:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004e38:	ebaa 0309 	sub.w	r3, sl, r9
 8004e3c:	455b      	cmp	r3, fp
 8004e3e:	dc33      	bgt.n	8004ea8 <_printf_float+0x374>
 8004e40:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004e44:	429a      	cmp	r2, r3
 8004e46:	db3b      	blt.n	8004ec0 <_printf_float+0x38c>
 8004e48:	6823      	ldr	r3, [r4, #0]
 8004e4a:	07da      	lsls	r2, r3, #31
 8004e4c:	d438      	bmi.n	8004ec0 <_printf_float+0x38c>
 8004e4e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004e52:	eba2 0903 	sub.w	r9, r2, r3
 8004e56:	eba2 020a 	sub.w	r2, r2, sl
 8004e5a:	4591      	cmp	r9, r2
 8004e5c:	bfa8      	it	ge
 8004e5e:	4691      	movge	r9, r2
 8004e60:	f1b9 0f00 	cmp.w	r9, #0
 8004e64:	dc34      	bgt.n	8004ed0 <_printf_float+0x39c>
 8004e66:	f04f 0800 	mov.w	r8, #0
 8004e6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e6e:	f104 0a1a 	add.w	sl, r4, #26
 8004e72:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	eba3 0309 	sub.w	r3, r3, r9
 8004e7c:	4543      	cmp	r3, r8
 8004e7e:	f77f af7a 	ble.w	8004d76 <_printf_float+0x242>
 8004e82:	2301      	movs	r3, #1
 8004e84:	4652      	mov	r2, sl
 8004e86:	4631      	mov	r1, r6
 8004e88:	4628      	mov	r0, r5
 8004e8a:	47b8      	blx	r7
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	f43f aeac 	beq.w	8004bea <_printf_float+0xb6>
 8004e92:	f108 0801 	add.w	r8, r8, #1
 8004e96:	e7ec      	b.n	8004e72 <_printf_float+0x33e>
 8004e98:	4613      	mov	r3, r2
 8004e9a:	4631      	mov	r1, r6
 8004e9c:	4642      	mov	r2, r8
 8004e9e:	4628      	mov	r0, r5
 8004ea0:	47b8      	blx	r7
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d1c0      	bne.n	8004e28 <_printf_float+0x2f4>
 8004ea6:	e6a0      	b.n	8004bea <_printf_float+0xb6>
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	4631      	mov	r1, r6
 8004eac:	4628      	mov	r0, r5
 8004eae:	920b      	str	r2, [sp, #44]	; 0x2c
 8004eb0:	47b8      	blx	r7
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	f43f ae99 	beq.w	8004bea <_printf_float+0xb6>
 8004eb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004eba:	f10b 0b01 	add.w	fp, fp, #1
 8004ebe:	e7b9      	b.n	8004e34 <_printf_float+0x300>
 8004ec0:	4631      	mov	r1, r6
 8004ec2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	47b8      	blx	r7
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d1bf      	bne.n	8004e4e <_printf_float+0x31a>
 8004ece:	e68c      	b.n	8004bea <_printf_float+0xb6>
 8004ed0:	464b      	mov	r3, r9
 8004ed2:	4631      	mov	r1, r6
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	eb08 020a 	add.w	r2, r8, sl
 8004eda:	47b8      	blx	r7
 8004edc:	3001      	adds	r0, #1
 8004ede:	d1c2      	bne.n	8004e66 <_printf_float+0x332>
 8004ee0:	e683      	b.n	8004bea <_printf_float+0xb6>
 8004ee2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ee4:	2a01      	cmp	r2, #1
 8004ee6:	dc01      	bgt.n	8004eec <_printf_float+0x3b8>
 8004ee8:	07db      	lsls	r3, r3, #31
 8004eea:	d539      	bpl.n	8004f60 <_printf_float+0x42c>
 8004eec:	2301      	movs	r3, #1
 8004eee:	4642      	mov	r2, r8
 8004ef0:	4631      	mov	r1, r6
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	47b8      	blx	r7
 8004ef6:	3001      	adds	r0, #1
 8004ef8:	f43f ae77 	beq.w	8004bea <_printf_float+0xb6>
 8004efc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f00:	4631      	mov	r1, r6
 8004f02:	4628      	mov	r0, r5
 8004f04:	47b8      	blx	r7
 8004f06:	3001      	adds	r0, #1
 8004f08:	f43f ae6f 	beq.w	8004bea <_printf_float+0xb6>
 8004f0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f10:	2200      	movs	r2, #0
 8004f12:	2300      	movs	r3, #0
 8004f14:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004f18:	f7fb fd56 	bl	80009c8 <__aeabi_dcmpeq>
 8004f1c:	b9d8      	cbnz	r0, 8004f56 <_printf_float+0x422>
 8004f1e:	f109 33ff 	add.w	r3, r9, #4294967295
 8004f22:	f108 0201 	add.w	r2, r8, #1
 8004f26:	4631      	mov	r1, r6
 8004f28:	4628      	mov	r0, r5
 8004f2a:	47b8      	blx	r7
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d10e      	bne.n	8004f4e <_printf_float+0x41a>
 8004f30:	e65b      	b.n	8004bea <_printf_float+0xb6>
 8004f32:	2301      	movs	r3, #1
 8004f34:	464a      	mov	r2, r9
 8004f36:	4631      	mov	r1, r6
 8004f38:	4628      	mov	r0, r5
 8004f3a:	47b8      	blx	r7
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	f43f ae54 	beq.w	8004bea <_printf_float+0xb6>
 8004f42:	f108 0801 	add.w	r8, r8, #1
 8004f46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	4543      	cmp	r3, r8
 8004f4c:	dcf1      	bgt.n	8004f32 <_printf_float+0x3fe>
 8004f4e:	4653      	mov	r3, sl
 8004f50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004f54:	e6de      	b.n	8004d14 <_printf_float+0x1e0>
 8004f56:	f04f 0800 	mov.w	r8, #0
 8004f5a:	f104 091a 	add.w	r9, r4, #26
 8004f5e:	e7f2      	b.n	8004f46 <_printf_float+0x412>
 8004f60:	2301      	movs	r3, #1
 8004f62:	4642      	mov	r2, r8
 8004f64:	e7df      	b.n	8004f26 <_printf_float+0x3f2>
 8004f66:	2301      	movs	r3, #1
 8004f68:	464a      	mov	r2, r9
 8004f6a:	4631      	mov	r1, r6
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	47b8      	blx	r7
 8004f70:	3001      	adds	r0, #1
 8004f72:	f43f ae3a 	beq.w	8004bea <_printf_float+0xb6>
 8004f76:	f108 0801 	add.w	r8, r8, #1
 8004f7a:	68e3      	ldr	r3, [r4, #12]
 8004f7c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004f7e:	1a5b      	subs	r3, r3, r1
 8004f80:	4543      	cmp	r3, r8
 8004f82:	dcf0      	bgt.n	8004f66 <_printf_float+0x432>
 8004f84:	e6fb      	b.n	8004d7e <_printf_float+0x24a>
 8004f86:	f04f 0800 	mov.w	r8, #0
 8004f8a:	f104 0919 	add.w	r9, r4, #25
 8004f8e:	e7f4      	b.n	8004f7a <_printf_float+0x446>

08004f90 <_printf_common>:
 8004f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f94:	4616      	mov	r6, r2
 8004f96:	4699      	mov	r9, r3
 8004f98:	688a      	ldr	r2, [r1, #8]
 8004f9a:	690b      	ldr	r3, [r1, #16]
 8004f9c:	4607      	mov	r7, r0
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	bfb8      	it	lt
 8004fa2:	4613      	movlt	r3, r2
 8004fa4:	6033      	str	r3, [r6, #0]
 8004fa6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004faa:	460c      	mov	r4, r1
 8004fac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004fb0:	b10a      	cbz	r2, 8004fb6 <_printf_common+0x26>
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	6033      	str	r3, [r6, #0]
 8004fb6:	6823      	ldr	r3, [r4, #0]
 8004fb8:	0699      	lsls	r1, r3, #26
 8004fba:	bf42      	ittt	mi
 8004fbc:	6833      	ldrmi	r3, [r6, #0]
 8004fbe:	3302      	addmi	r3, #2
 8004fc0:	6033      	strmi	r3, [r6, #0]
 8004fc2:	6825      	ldr	r5, [r4, #0]
 8004fc4:	f015 0506 	ands.w	r5, r5, #6
 8004fc8:	d106      	bne.n	8004fd8 <_printf_common+0x48>
 8004fca:	f104 0a19 	add.w	sl, r4, #25
 8004fce:	68e3      	ldr	r3, [r4, #12]
 8004fd0:	6832      	ldr	r2, [r6, #0]
 8004fd2:	1a9b      	subs	r3, r3, r2
 8004fd4:	42ab      	cmp	r3, r5
 8004fd6:	dc2b      	bgt.n	8005030 <_printf_common+0xa0>
 8004fd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004fdc:	1e13      	subs	r3, r2, #0
 8004fde:	6822      	ldr	r2, [r4, #0]
 8004fe0:	bf18      	it	ne
 8004fe2:	2301      	movne	r3, #1
 8004fe4:	0692      	lsls	r2, r2, #26
 8004fe6:	d430      	bmi.n	800504a <_printf_common+0xba>
 8004fe8:	4649      	mov	r1, r9
 8004fea:	4638      	mov	r0, r7
 8004fec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ff0:	47c0      	blx	r8
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	d023      	beq.n	800503e <_printf_common+0xae>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	6922      	ldr	r2, [r4, #16]
 8004ffa:	f003 0306 	and.w	r3, r3, #6
 8004ffe:	2b04      	cmp	r3, #4
 8005000:	bf14      	ite	ne
 8005002:	2500      	movne	r5, #0
 8005004:	6833      	ldreq	r3, [r6, #0]
 8005006:	f04f 0600 	mov.w	r6, #0
 800500a:	bf08      	it	eq
 800500c:	68e5      	ldreq	r5, [r4, #12]
 800500e:	f104 041a 	add.w	r4, r4, #26
 8005012:	bf08      	it	eq
 8005014:	1aed      	subeq	r5, r5, r3
 8005016:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800501a:	bf08      	it	eq
 800501c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005020:	4293      	cmp	r3, r2
 8005022:	bfc4      	itt	gt
 8005024:	1a9b      	subgt	r3, r3, r2
 8005026:	18ed      	addgt	r5, r5, r3
 8005028:	42b5      	cmp	r5, r6
 800502a:	d11a      	bne.n	8005062 <_printf_common+0xd2>
 800502c:	2000      	movs	r0, #0
 800502e:	e008      	b.n	8005042 <_printf_common+0xb2>
 8005030:	2301      	movs	r3, #1
 8005032:	4652      	mov	r2, sl
 8005034:	4649      	mov	r1, r9
 8005036:	4638      	mov	r0, r7
 8005038:	47c0      	blx	r8
 800503a:	3001      	adds	r0, #1
 800503c:	d103      	bne.n	8005046 <_printf_common+0xb6>
 800503e:	f04f 30ff 	mov.w	r0, #4294967295
 8005042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005046:	3501      	adds	r5, #1
 8005048:	e7c1      	b.n	8004fce <_printf_common+0x3e>
 800504a:	2030      	movs	r0, #48	; 0x30
 800504c:	18e1      	adds	r1, r4, r3
 800504e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005052:	1c5a      	adds	r2, r3, #1
 8005054:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005058:	4422      	add	r2, r4
 800505a:	3302      	adds	r3, #2
 800505c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005060:	e7c2      	b.n	8004fe8 <_printf_common+0x58>
 8005062:	2301      	movs	r3, #1
 8005064:	4622      	mov	r2, r4
 8005066:	4649      	mov	r1, r9
 8005068:	4638      	mov	r0, r7
 800506a:	47c0      	blx	r8
 800506c:	3001      	adds	r0, #1
 800506e:	d0e6      	beq.n	800503e <_printf_common+0xae>
 8005070:	3601      	adds	r6, #1
 8005072:	e7d9      	b.n	8005028 <_printf_common+0x98>

08005074 <_printf_i>:
 8005074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005078:	7e0f      	ldrb	r7, [r1, #24]
 800507a:	4691      	mov	r9, r2
 800507c:	2f78      	cmp	r7, #120	; 0x78
 800507e:	4680      	mov	r8, r0
 8005080:	460c      	mov	r4, r1
 8005082:	469a      	mov	sl, r3
 8005084:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005086:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800508a:	d807      	bhi.n	800509c <_printf_i+0x28>
 800508c:	2f62      	cmp	r7, #98	; 0x62
 800508e:	d80a      	bhi.n	80050a6 <_printf_i+0x32>
 8005090:	2f00      	cmp	r7, #0
 8005092:	f000 80d5 	beq.w	8005240 <_printf_i+0x1cc>
 8005096:	2f58      	cmp	r7, #88	; 0x58
 8005098:	f000 80c1 	beq.w	800521e <_printf_i+0x1aa>
 800509c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80050a4:	e03a      	b.n	800511c <_printf_i+0xa8>
 80050a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80050aa:	2b15      	cmp	r3, #21
 80050ac:	d8f6      	bhi.n	800509c <_printf_i+0x28>
 80050ae:	a101      	add	r1, pc, #4	; (adr r1, 80050b4 <_printf_i+0x40>)
 80050b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050b4:	0800510d 	.word	0x0800510d
 80050b8:	08005121 	.word	0x08005121
 80050bc:	0800509d 	.word	0x0800509d
 80050c0:	0800509d 	.word	0x0800509d
 80050c4:	0800509d 	.word	0x0800509d
 80050c8:	0800509d 	.word	0x0800509d
 80050cc:	08005121 	.word	0x08005121
 80050d0:	0800509d 	.word	0x0800509d
 80050d4:	0800509d 	.word	0x0800509d
 80050d8:	0800509d 	.word	0x0800509d
 80050dc:	0800509d 	.word	0x0800509d
 80050e0:	08005227 	.word	0x08005227
 80050e4:	0800514d 	.word	0x0800514d
 80050e8:	080051e1 	.word	0x080051e1
 80050ec:	0800509d 	.word	0x0800509d
 80050f0:	0800509d 	.word	0x0800509d
 80050f4:	08005249 	.word	0x08005249
 80050f8:	0800509d 	.word	0x0800509d
 80050fc:	0800514d 	.word	0x0800514d
 8005100:	0800509d 	.word	0x0800509d
 8005104:	0800509d 	.word	0x0800509d
 8005108:	080051e9 	.word	0x080051e9
 800510c:	682b      	ldr	r3, [r5, #0]
 800510e:	1d1a      	adds	r2, r3, #4
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	602a      	str	r2, [r5, #0]
 8005114:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005118:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800511c:	2301      	movs	r3, #1
 800511e:	e0a0      	b.n	8005262 <_printf_i+0x1ee>
 8005120:	6820      	ldr	r0, [r4, #0]
 8005122:	682b      	ldr	r3, [r5, #0]
 8005124:	0607      	lsls	r7, r0, #24
 8005126:	f103 0104 	add.w	r1, r3, #4
 800512a:	6029      	str	r1, [r5, #0]
 800512c:	d501      	bpl.n	8005132 <_printf_i+0xbe>
 800512e:	681e      	ldr	r6, [r3, #0]
 8005130:	e003      	b.n	800513a <_printf_i+0xc6>
 8005132:	0646      	lsls	r6, r0, #25
 8005134:	d5fb      	bpl.n	800512e <_printf_i+0xba>
 8005136:	f9b3 6000 	ldrsh.w	r6, [r3]
 800513a:	2e00      	cmp	r6, #0
 800513c:	da03      	bge.n	8005146 <_printf_i+0xd2>
 800513e:	232d      	movs	r3, #45	; 0x2d
 8005140:	4276      	negs	r6, r6
 8005142:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005146:	230a      	movs	r3, #10
 8005148:	4859      	ldr	r0, [pc, #356]	; (80052b0 <_printf_i+0x23c>)
 800514a:	e012      	b.n	8005172 <_printf_i+0xfe>
 800514c:	682b      	ldr	r3, [r5, #0]
 800514e:	6820      	ldr	r0, [r4, #0]
 8005150:	1d19      	adds	r1, r3, #4
 8005152:	6029      	str	r1, [r5, #0]
 8005154:	0605      	lsls	r5, r0, #24
 8005156:	d501      	bpl.n	800515c <_printf_i+0xe8>
 8005158:	681e      	ldr	r6, [r3, #0]
 800515a:	e002      	b.n	8005162 <_printf_i+0xee>
 800515c:	0641      	lsls	r1, r0, #25
 800515e:	d5fb      	bpl.n	8005158 <_printf_i+0xe4>
 8005160:	881e      	ldrh	r6, [r3, #0]
 8005162:	2f6f      	cmp	r7, #111	; 0x6f
 8005164:	bf0c      	ite	eq
 8005166:	2308      	moveq	r3, #8
 8005168:	230a      	movne	r3, #10
 800516a:	4851      	ldr	r0, [pc, #324]	; (80052b0 <_printf_i+0x23c>)
 800516c:	2100      	movs	r1, #0
 800516e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005172:	6865      	ldr	r5, [r4, #4]
 8005174:	2d00      	cmp	r5, #0
 8005176:	bfa8      	it	ge
 8005178:	6821      	ldrge	r1, [r4, #0]
 800517a:	60a5      	str	r5, [r4, #8]
 800517c:	bfa4      	itt	ge
 800517e:	f021 0104 	bicge.w	r1, r1, #4
 8005182:	6021      	strge	r1, [r4, #0]
 8005184:	b90e      	cbnz	r6, 800518a <_printf_i+0x116>
 8005186:	2d00      	cmp	r5, #0
 8005188:	d04b      	beq.n	8005222 <_printf_i+0x1ae>
 800518a:	4615      	mov	r5, r2
 800518c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005190:	fb03 6711 	mls	r7, r3, r1, r6
 8005194:	5dc7      	ldrb	r7, [r0, r7]
 8005196:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800519a:	4637      	mov	r7, r6
 800519c:	42bb      	cmp	r3, r7
 800519e:	460e      	mov	r6, r1
 80051a0:	d9f4      	bls.n	800518c <_printf_i+0x118>
 80051a2:	2b08      	cmp	r3, #8
 80051a4:	d10b      	bne.n	80051be <_printf_i+0x14a>
 80051a6:	6823      	ldr	r3, [r4, #0]
 80051a8:	07de      	lsls	r6, r3, #31
 80051aa:	d508      	bpl.n	80051be <_printf_i+0x14a>
 80051ac:	6923      	ldr	r3, [r4, #16]
 80051ae:	6861      	ldr	r1, [r4, #4]
 80051b0:	4299      	cmp	r1, r3
 80051b2:	bfde      	ittt	le
 80051b4:	2330      	movle	r3, #48	; 0x30
 80051b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80051ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 80051be:	1b52      	subs	r2, r2, r5
 80051c0:	6122      	str	r2, [r4, #16]
 80051c2:	464b      	mov	r3, r9
 80051c4:	4621      	mov	r1, r4
 80051c6:	4640      	mov	r0, r8
 80051c8:	f8cd a000 	str.w	sl, [sp]
 80051cc:	aa03      	add	r2, sp, #12
 80051ce:	f7ff fedf 	bl	8004f90 <_printf_common>
 80051d2:	3001      	adds	r0, #1
 80051d4:	d14a      	bne.n	800526c <_printf_i+0x1f8>
 80051d6:	f04f 30ff 	mov.w	r0, #4294967295
 80051da:	b004      	add	sp, #16
 80051dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051e0:	6823      	ldr	r3, [r4, #0]
 80051e2:	f043 0320 	orr.w	r3, r3, #32
 80051e6:	6023      	str	r3, [r4, #0]
 80051e8:	2778      	movs	r7, #120	; 0x78
 80051ea:	4832      	ldr	r0, [pc, #200]	; (80052b4 <_printf_i+0x240>)
 80051ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	6829      	ldr	r1, [r5, #0]
 80051f4:	061f      	lsls	r7, r3, #24
 80051f6:	f851 6b04 	ldr.w	r6, [r1], #4
 80051fa:	d402      	bmi.n	8005202 <_printf_i+0x18e>
 80051fc:	065f      	lsls	r7, r3, #25
 80051fe:	bf48      	it	mi
 8005200:	b2b6      	uxthmi	r6, r6
 8005202:	07df      	lsls	r7, r3, #31
 8005204:	bf48      	it	mi
 8005206:	f043 0320 	orrmi.w	r3, r3, #32
 800520a:	6029      	str	r1, [r5, #0]
 800520c:	bf48      	it	mi
 800520e:	6023      	strmi	r3, [r4, #0]
 8005210:	b91e      	cbnz	r6, 800521a <_printf_i+0x1a6>
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	f023 0320 	bic.w	r3, r3, #32
 8005218:	6023      	str	r3, [r4, #0]
 800521a:	2310      	movs	r3, #16
 800521c:	e7a6      	b.n	800516c <_printf_i+0xf8>
 800521e:	4824      	ldr	r0, [pc, #144]	; (80052b0 <_printf_i+0x23c>)
 8005220:	e7e4      	b.n	80051ec <_printf_i+0x178>
 8005222:	4615      	mov	r5, r2
 8005224:	e7bd      	b.n	80051a2 <_printf_i+0x12e>
 8005226:	682b      	ldr	r3, [r5, #0]
 8005228:	6826      	ldr	r6, [r4, #0]
 800522a:	1d18      	adds	r0, r3, #4
 800522c:	6961      	ldr	r1, [r4, #20]
 800522e:	6028      	str	r0, [r5, #0]
 8005230:	0635      	lsls	r5, r6, #24
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	d501      	bpl.n	800523a <_printf_i+0x1c6>
 8005236:	6019      	str	r1, [r3, #0]
 8005238:	e002      	b.n	8005240 <_printf_i+0x1cc>
 800523a:	0670      	lsls	r0, r6, #25
 800523c:	d5fb      	bpl.n	8005236 <_printf_i+0x1c2>
 800523e:	8019      	strh	r1, [r3, #0]
 8005240:	2300      	movs	r3, #0
 8005242:	4615      	mov	r5, r2
 8005244:	6123      	str	r3, [r4, #16]
 8005246:	e7bc      	b.n	80051c2 <_printf_i+0x14e>
 8005248:	682b      	ldr	r3, [r5, #0]
 800524a:	2100      	movs	r1, #0
 800524c:	1d1a      	adds	r2, r3, #4
 800524e:	602a      	str	r2, [r5, #0]
 8005250:	681d      	ldr	r5, [r3, #0]
 8005252:	6862      	ldr	r2, [r4, #4]
 8005254:	4628      	mov	r0, r5
 8005256:	f000 fc28 	bl	8005aaa <memchr>
 800525a:	b108      	cbz	r0, 8005260 <_printf_i+0x1ec>
 800525c:	1b40      	subs	r0, r0, r5
 800525e:	6060      	str	r0, [r4, #4]
 8005260:	6863      	ldr	r3, [r4, #4]
 8005262:	6123      	str	r3, [r4, #16]
 8005264:	2300      	movs	r3, #0
 8005266:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800526a:	e7aa      	b.n	80051c2 <_printf_i+0x14e>
 800526c:	462a      	mov	r2, r5
 800526e:	4649      	mov	r1, r9
 8005270:	4640      	mov	r0, r8
 8005272:	6923      	ldr	r3, [r4, #16]
 8005274:	47d0      	blx	sl
 8005276:	3001      	adds	r0, #1
 8005278:	d0ad      	beq.n	80051d6 <_printf_i+0x162>
 800527a:	6823      	ldr	r3, [r4, #0]
 800527c:	079b      	lsls	r3, r3, #30
 800527e:	d413      	bmi.n	80052a8 <_printf_i+0x234>
 8005280:	68e0      	ldr	r0, [r4, #12]
 8005282:	9b03      	ldr	r3, [sp, #12]
 8005284:	4298      	cmp	r0, r3
 8005286:	bfb8      	it	lt
 8005288:	4618      	movlt	r0, r3
 800528a:	e7a6      	b.n	80051da <_printf_i+0x166>
 800528c:	2301      	movs	r3, #1
 800528e:	4632      	mov	r2, r6
 8005290:	4649      	mov	r1, r9
 8005292:	4640      	mov	r0, r8
 8005294:	47d0      	blx	sl
 8005296:	3001      	adds	r0, #1
 8005298:	d09d      	beq.n	80051d6 <_printf_i+0x162>
 800529a:	3501      	adds	r5, #1
 800529c:	68e3      	ldr	r3, [r4, #12]
 800529e:	9903      	ldr	r1, [sp, #12]
 80052a0:	1a5b      	subs	r3, r3, r1
 80052a2:	42ab      	cmp	r3, r5
 80052a4:	dcf2      	bgt.n	800528c <_printf_i+0x218>
 80052a6:	e7eb      	b.n	8005280 <_printf_i+0x20c>
 80052a8:	2500      	movs	r5, #0
 80052aa:	f104 0619 	add.w	r6, r4, #25
 80052ae:	e7f5      	b.n	800529c <_printf_i+0x228>
 80052b0:	0800b98e 	.word	0x0800b98e
 80052b4:	0800b99f 	.word	0x0800b99f

080052b8 <_scanf_float>:
 80052b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052bc:	b087      	sub	sp, #28
 80052be:	9303      	str	r3, [sp, #12]
 80052c0:	688b      	ldr	r3, [r1, #8]
 80052c2:	4617      	mov	r7, r2
 80052c4:	1e5a      	subs	r2, r3, #1
 80052c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80052ca:	bf85      	ittet	hi
 80052cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80052d0:	195b      	addhi	r3, r3, r5
 80052d2:	2300      	movls	r3, #0
 80052d4:	9302      	strhi	r3, [sp, #8]
 80052d6:	bf88      	it	hi
 80052d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80052dc:	468b      	mov	fp, r1
 80052de:	f04f 0500 	mov.w	r5, #0
 80052e2:	bf8c      	ite	hi
 80052e4:	608b      	strhi	r3, [r1, #8]
 80052e6:	9302      	strls	r3, [sp, #8]
 80052e8:	680b      	ldr	r3, [r1, #0]
 80052ea:	4680      	mov	r8, r0
 80052ec:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80052f0:	f84b 3b1c 	str.w	r3, [fp], #28
 80052f4:	460c      	mov	r4, r1
 80052f6:	465e      	mov	r6, fp
 80052f8:	46aa      	mov	sl, r5
 80052fa:	46a9      	mov	r9, r5
 80052fc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005300:	9501      	str	r5, [sp, #4]
 8005302:	68a2      	ldr	r2, [r4, #8]
 8005304:	b152      	cbz	r2, 800531c <_scanf_float+0x64>
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	2b4e      	cmp	r3, #78	; 0x4e
 800530c:	d864      	bhi.n	80053d8 <_scanf_float+0x120>
 800530e:	2b40      	cmp	r3, #64	; 0x40
 8005310:	d83c      	bhi.n	800538c <_scanf_float+0xd4>
 8005312:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005316:	b2c8      	uxtb	r0, r1
 8005318:	280e      	cmp	r0, #14
 800531a:	d93a      	bls.n	8005392 <_scanf_float+0xda>
 800531c:	f1b9 0f00 	cmp.w	r9, #0
 8005320:	d003      	beq.n	800532a <_scanf_float+0x72>
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005328:	6023      	str	r3, [r4, #0]
 800532a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800532e:	f1ba 0f01 	cmp.w	sl, #1
 8005332:	f200 8113 	bhi.w	800555c <_scanf_float+0x2a4>
 8005336:	455e      	cmp	r6, fp
 8005338:	f200 8105 	bhi.w	8005546 <_scanf_float+0x28e>
 800533c:	2501      	movs	r5, #1
 800533e:	4628      	mov	r0, r5
 8005340:	b007      	add	sp, #28
 8005342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005346:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800534a:	2a0d      	cmp	r2, #13
 800534c:	d8e6      	bhi.n	800531c <_scanf_float+0x64>
 800534e:	a101      	add	r1, pc, #4	; (adr r1, 8005354 <_scanf_float+0x9c>)
 8005350:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005354:	08005493 	.word	0x08005493
 8005358:	0800531d 	.word	0x0800531d
 800535c:	0800531d 	.word	0x0800531d
 8005360:	0800531d 	.word	0x0800531d
 8005364:	080054f3 	.word	0x080054f3
 8005368:	080054cb 	.word	0x080054cb
 800536c:	0800531d 	.word	0x0800531d
 8005370:	0800531d 	.word	0x0800531d
 8005374:	080054a1 	.word	0x080054a1
 8005378:	0800531d 	.word	0x0800531d
 800537c:	0800531d 	.word	0x0800531d
 8005380:	0800531d 	.word	0x0800531d
 8005384:	0800531d 	.word	0x0800531d
 8005388:	08005459 	.word	0x08005459
 800538c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005390:	e7db      	b.n	800534a <_scanf_float+0x92>
 8005392:	290e      	cmp	r1, #14
 8005394:	d8c2      	bhi.n	800531c <_scanf_float+0x64>
 8005396:	a001      	add	r0, pc, #4	; (adr r0, 800539c <_scanf_float+0xe4>)
 8005398:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800539c:	0800544b 	.word	0x0800544b
 80053a0:	0800531d 	.word	0x0800531d
 80053a4:	0800544b 	.word	0x0800544b
 80053a8:	080054df 	.word	0x080054df
 80053ac:	0800531d 	.word	0x0800531d
 80053b0:	080053f9 	.word	0x080053f9
 80053b4:	08005435 	.word	0x08005435
 80053b8:	08005435 	.word	0x08005435
 80053bc:	08005435 	.word	0x08005435
 80053c0:	08005435 	.word	0x08005435
 80053c4:	08005435 	.word	0x08005435
 80053c8:	08005435 	.word	0x08005435
 80053cc:	08005435 	.word	0x08005435
 80053d0:	08005435 	.word	0x08005435
 80053d4:	08005435 	.word	0x08005435
 80053d8:	2b6e      	cmp	r3, #110	; 0x6e
 80053da:	d809      	bhi.n	80053f0 <_scanf_float+0x138>
 80053dc:	2b60      	cmp	r3, #96	; 0x60
 80053de:	d8b2      	bhi.n	8005346 <_scanf_float+0x8e>
 80053e0:	2b54      	cmp	r3, #84	; 0x54
 80053e2:	d077      	beq.n	80054d4 <_scanf_float+0x21c>
 80053e4:	2b59      	cmp	r3, #89	; 0x59
 80053e6:	d199      	bne.n	800531c <_scanf_float+0x64>
 80053e8:	2d07      	cmp	r5, #7
 80053ea:	d197      	bne.n	800531c <_scanf_float+0x64>
 80053ec:	2508      	movs	r5, #8
 80053ee:	e029      	b.n	8005444 <_scanf_float+0x18c>
 80053f0:	2b74      	cmp	r3, #116	; 0x74
 80053f2:	d06f      	beq.n	80054d4 <_scanf_float+0x21c>
 80053f4:	2b79      	cmp	r3, #121	; 0x79
 80053f6:	e7f6      	b.n	80053e6 <_scanf_float+0x12e>
 80053f8:	6821      	ldr	r1, [r4, #0]
 80053fa:	05c8      	lsls	r0, r1, #23
 80053fc:	d51a      	bpl.n	8005434 <_scanf_float+0x17c>
 80053fe:	9b02      	ldr	r3, [sp, #8]
 8005400:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005404:	6021      	str	r1, [r4, #0]
 8005406:	f109 0901 	add.w	r9, r9, #1
 800540a:	b11b      	cbz	r3, 8005414 <_scanf_float+0x15c>
 800540c:	3b01      	subs	r3, #1
 800540e:	3201      	adds	r2, #1
 8005410:	9302      	str	r3, [sp, #8]
 8005412:	60a2      	str	r2, [r4, #8]
 8005414:	68a3      	ldr	r3, [r4, #8]
 8005416:	3b01      	subs	r3, #1
 8005418:	60a3      	str	r3, [r4, #8]
 800541a:	6923      	ldr	r3, [r4, #16]
 800541c:	3301      	adds	r3, #1
 800541e:	6123      	str	r3, [r4, #16]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	3b01      	subs	r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	607b      	str	r3, [r7, #4]
 8005428:	f340 8084 	ble.w	8005534 <_scanf_float+0x27c>
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	3301      	adds	r3, #1
 8005430:	603b      	str	r3, [r7, #0]
 8005432:	e766      	b.n	8005302 <_scanf_float+0x4a>
 8005434:	eb1a 0f05 	cmn.w	sl, r5
 8005438:	f47f af70 	bne.w	800531c <_scanf_float+0x64>
 800543c:	6822      	ldr	r2, [r4, #0]
 800543e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005442:	6022      	str	r2, [r4, #0]
 8005444:	f806 3b01 	strb.w	r3, [r6], #1
 8005448:	e7e4      	b.n	8005414 <_scanf_float+0x15c>
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	0610      	lsls	r0, r2, #24
 800544e:	f57f af65 	bpl.w	800531c <_scanf_float+0x64>
 8005452:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005456:	e7f4      	b.n	8005442 <_scanf_float+0x18a>
 8005458:	f1ba 0f00 	cmp.w	sl, #0
 800545c:	d10e      	bne.n	800547c <_scanf_float+0x1c4>
 800545e:	f1b9 0f00 	cmp.w	r9, #0
 8005462:	d10e      	bne.n	8005482 <_scanf_float+0x1ca>
 8005464:	6822      	ldr	r2, [r4, #0]
 8005466:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800546a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800546e:	d108      	bne.n	8005482 <_scanf_float+0x1ca>
 8005470:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005474:	f04f 0a01 	mov.w	sl, #1
 8005478:	6022      	str	r2, [r4, #0]
 800547a:	e7e3      	b.n	8005444 <_scanf_float+0x18c>
 800547c:	f1ba 0f02 	cmp.w	sl, #2
 8005480:	d055      	beq.n	800552e <_scanf_float+0x276>
 8005482:	2d01      	cmp	r5, #1
 8005484:	d002      	beq.n	800548c <_scanf_float+0x1d4>
 8005486:	2d04      	cmp	r5, #4
 8005488:	f47f af48 	bne.w	800531c <_scanf_float+0x64>
 800548c:	3501      	adds	r5, #1
 800548e:	b2ed      	uxtb	r5, r5
 8005490:	e7d8      	b.n	8005444 <_scanf_float+0x18c>
 8005492:	f1ba 0f01 	cmp.w	sl, #1
 8005496:	f47f af41 	bne.w	800531c <_scanf_float+0x64>
 800549a:	f04f 0a02 	mov.w	sl, #2
 800549e:	e7d1      	b.n	8005444 <_scanf_float+0x18c>
 80054a0:	b97d      	cbnz	r5, 80054c2 <_scanf_float+0x20a>
 80054a2:	f1b9 0f00 	cmp.w	r9, #0
 80054a6:	f47f af3c 	bne.w	8005322 <_scanf_float+0x6a>
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80054b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80054b4:	f47f af39 	bne.w	800532a <_scanf_float+0x72>
 80054b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80054bc:	2501      	movs	r5, #1
 80054be:	6022      	str	r2, [r4, #0]
 80054c0:	e7c0      	b.n	8005444 <_scanf_float+0x18c>
 80054c2:	2d03      	cmp	r5, #3
 80054c4:	d0e2      	beq.n	800548c <_scanf_float+0x1d4>
 80054c6:	2d05      	cmp	r5, #5
 80054c8:	e7de      	b.n	8005488 <_scanf_float+0x1d0>
 80054ca:	2d02      	cmp	r5, #2
 80054cc:	f47f af26 	bne.w	800531c <_scanf_float+0x64>
 80054d0:	2503      	movs	r5, #3
 80054d2:	e7b7      	b.n	8005444 <_scanf_float+0x18c>
 80054d4:	2d06      	cmp	r5, #6
 80054d6:	f47f af21 	bne.w	800531c <_scanf_float+0x64>
 80054da:	2507      	movs	r5, #7
 80054dc:	e7b2      	b.n	8005444 <_scanf_float+0x18c>
 80054de:	6822      	ldr	r2, [r4, #0]
 80054e0:	0591      	lsls	r1, r2, #22
 80054e2:	f57f af1b 	bpl.w	800531c <_scanf_float+0x64>
 80054e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80054ea:	6022      	str	r2, [r4, #0]
 80054ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80054f0:	e7a8      	b.n	8005444 <_scanf_float+0x18c>
 80054f2:	6822      	ldr	r2, [r4, #0]
 80054f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80054f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80054fc:	d006      	beq.n	800550c <_scanf_float+0x254>
 80054fe:	0550      	lsls	r0, r2, #21
 8005500:	f57f af0c 	bpl.w	800531c <_scanf_float+0x64>
 8005504:	f1b9 0f00 	cmp.w	r9, #0
 8005508:	f43f af0f 	beq.w	800532a <_scanf_float+0x72>
 800550c:	0591      	lsls	r1, r2, #22
 800550e:	bf58      	it	pl
 8005510:	9901      	ldrpl	r1, [sp, #4]
 8005512:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005516:	bf58      	it	pl
 8005518:	eba9 0101 	subpl.w	r1, r9, r1
 800551c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005520:	f04f 0900 	mov.w	r9, #0
 8005524:	bf58      	it	pl
 8005526:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800552a:	6022      	str	r2, [r4, #0]
 800552c:	e78a      	b.n	8005444 <_scanf_float+0x18c>
 800552e:	f04f 0a03 	mov.w	sl, #3
 8005532:	e787      	b.n	8005444 <_scanf_float+0x18c>
 8005534:	4639      	mov	r1, r7
 8005536:	4640      	mov	r0, r8
 8005538:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800553c:	4798      	blx	r3
 800553e:	2800      	cmp	r0, #0
 8005540:	f43f aedf 	beq.w	8005302 <_scanf_float+0x4a>
 8005544:	e6ea      	b.n	800531c <_scanf_float+0x64>
 8005546:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800554a:	463a      	mov	r2, r7
 800554c:	4640      	mov	r0, r8
 800554e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005552:	4798      	blx	r3
 8005554:	6923      	ldr	r3, [r4, #16]
 8005556:	3b01      	subs	r3, #1
 8005558:	6123      	str	r3, [r4, #16]
 800555a:	e6ec      	b.n	8005336 <_scanf_float+0x7e>
 800555c:	1e6b      	subs	r3, r5, #1
 800555e:	2b06      	cmp	r3, #6
 8005560:	d825      	bhi.n	80055ae <_scanf_float+0x2f6>
 8005562:	2d02      	cmp	r5, #2
 8005564:	d836      	bhi.n	80055d4 <_scanf_float+0x31c>
 8005566:	455e      	cmp	r6, fp
 8005568:	f67f aee8 	bls.w	800533c <_scanf_float+0x84>
 800556c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005570:	463a      	mov	r2, r7
 8005572:	4640      	mov	r0, r8
 8005574:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005578:	4798      	blx	r3
 800557a:	6923      	ldr	r3, [r4, #16]
 800557c:	3b01      	subs	r3, #1
 800557e:	6123      	str	r3, [r4, #16]
 8005580:	e7f1      	b.n	8005566 <_scanf_float+0x2ae>
 8005582:	9802      	ldr	r0, [sp, #8]
 8005584:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005588:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800558c:	463a      	mov	r2, r7
 800558e:	9002      	str	r0, [sp, #8]
 8005590:	4640      	mov	r0, r8
 8005592:	4798      	blx	r3
 8005594:	6923      	ldr	r3, [r4, #16]
 8005596:	3b01      	subs	r3, #1
 8005598:	6123      	str	r3, [r4, #16]
 800559a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800559e:	fa5f fa8a 	uxtb.w	sl, sl
 80055a2:	f1ba 0f02 	cmp.w	sl, #2
 80055a6:	d1ec      	bne.n	8005582 <_scanf_float+0x2ca>
 80055a8:	3d03      	subs	r5, #3
 80055aa:	b2ed      	uxtb	r5, r5
 80055ac:	1b76      	subs	r6, r6, r5
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	05da      	lsls	r2, r3, #23
 80055b2:	d52f      	bpl.n	8005614 <_scanf_float+0x35c>
 80055b4:	055b      	lsls	r3, r3, #21
 80055b6:	d510      	bpl.n	80055da <_scanf_float+0x322>
 80055b8:	455e      	cmp	r6, fp
 80055ba:	f67f aebf 	bls.w	800533c <_scanf_float+0x84>
 80055be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055c2:	463a      	mov	r2, r7
 80055c4:	4640      	mov	r0, r8
 80055c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80055ca:	4798      	blx	r3
 80055cc:	6923      	ldr	r3, [r4, #16]
 80055ce:	3b01      	subs	r3, #1
 80055d0:	6123      	str	r3, [r4, #16]
 80055d2:	e7f1      	b.n	80055b8 <_scanf_float+0x300>
 80055d4:	46aa      	mov	sl, r5
 80055d6:	9602      	str	r6, [sp, #8]
 80055d8:	e7df      	b.n	800559a <_scanf_float+0x2e2>
 80055da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80055de:	6923      	ldr	r3, [r4, #16]
 80055e0:	2965      	cmp	r1, #101	; 0x65
 80055e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80055e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80055ea:	6123      	str	r3, [r4, #16]
 80055ec:	d00c      	beq.n	8005608 <_scanf_float+0x350>
 80055ee:	2945      	cmp	r1, #69	; 0x45
 80055f0:	d00a      	beq.n	8005608 <_scanf_float+0x350>
 80055f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055f6:	463a      	mov	r2, r7
 80055f8:	4640      	mov	r0, r8
 80055fa:	4798      	blx	r3
 80055fc:	6923      	ldr	r3, [r4, #16]
 80055fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005602:	3b01      	subs	r3, #1
 8005604:	1eb5      	subs	r5, r6, #2
 8005606:	6123      	str	r3, [r4, #16]
 8005608:	463a      	mov	r2, r7
 800560a:	4640      	mov	r0, r8
 800560c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005610:	4798      	blx	r3
 8005612:	462e      	mov	r6, r5
 8005614:	6825      	ldr	r5, [r4, #0]
 8005616:	f015 0510 	ands.w	r5, r5, #16
 800561a:	d155      	bne.n	80056c8 <_scanf_float+0x410>
 800561c:	7035      	strb	r5, [r6, #0]
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005628:	d11d      	bne.n	8005666 <_scanf_float+0x3ae>
 800562a:	9b01      	ldr	r3, [sp, #4]
 800562c:	454b      	cmp	r3, r9
 800562e:	eba3 0209 	sub.w	r2, r3, r9
 8005632:	d125      	bne.n	8005680 <_scanf_float+0x3c8>
 8005634:	2200      	movs	r2, #0
 8005636:	4659      	mov	r1, fp
 8005638:	4640      	mov	r0, r8
 800563a:	f002 fc75 	bl	8007f28 <_strtod_r>
 800563e:	9b03      	ldr	r3, [sp, #12]
 8005640:	f8d4 c000 	ldr.w	ip, [r4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f01c 0f02 	tst.w	ip, #2
 800564a:	4606      	mov	r6, r0
 800564c:	460f      	mov	r7, r1
 800564e:	f103 0204 	add.w	r2, r3, #4
 8005652:	d020      	beq.n	8005696 <_scanf_float+0x3de>
 8005654:	9903      	ldr	r1, [sp, #12]
 8005656:	600a      	str	r2, [r1, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	e9c3 6700 	strd	r6, r7, [r3]
 800565e:	68e3      	ldr	r3, [r4, #12]
 8005660:	3301      	adds	r3, #1
 8005662:	60e3      	str	r3, [r4, #12]
 8005664:	e66b      	b.n	800533e <_scanf_float+0x86>
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0e3      	beq.n	8005634 <_scanf_float+0x37c>
 800566c:	9905      	ldr	r1, [sp, #20]
 800566e:	230a      	movs	r3, #10
 8005670:	462a      	mov	r2, r5
 8005672:	4640      	mov	r0, r8
 8005674:	3101      	adds	r1, #1
 8005676:	f002 fcdb 	bl	8008030 <_strtol_r>
 800567a:	9b04      	ldr	r3, [sp, #16]
 800567c:	9e05      	ldr	r6, [sp, #20]
 800567e:	1ac2      	subs	r2, r0, r3
 8005680:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005684:	429e      	cmp	r6, r3
 8005686:	bf28      	it	cs
 8005688:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800568c:	4630      	mov	r0, r6
 800568e:	490f      	ldr	r1, [pc, #60]	; (80056cc <_scanf_float+0x414>)
 8005690:	f000 f928 	bl	80058e4 <siprintf>
 8005694:	e7ce      	b.n	8005634 <_scanf_float+0x37c>
 8005696:	f01c 0f04 	tst.w	ip, #4
 800569a:	d1db      	bne.n	8005654 <_scanf_float+0x39c>
 800569c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80056a0:	f8cc 2000 	str.w	r2, [ip]
 80056a4:	f8d3 8000 	ldr.w	r8, [r3]
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	f7fb f9be 	bl	8000a2c <__aeabi_dcmpun>
 80056b0:	b128      	cbz	r0, 80056be <_scanf_float+0x406>
 80056b2:	4807      	ldr	r0, [pc, #28]	; (80056d0 <_scanf_float+0x418>)
 80056b4:	f000 fa16 	bl	8005ae4 <nanf>
 80056b8:	f8c8 0000 	str.w	r0, [r8]
 80056bc:	e7cf      	b.n	800565e <_scanf_float+0x3a6>
 80056be:	4630      	mov	r0, r6
 80056c0:	4639      	mov	r1, r7
 80056c2:	f7fb fa11 	bl	8000ae8 <__aeabi_d2f>
 80056c6:	e7f7      	b.n	80056b8 <_scanf_float+0x400>
 80056c8:	2500      	movs	r5, #0
 80056ca:	e638      	b.n	800533e <_scanf_float+0x86>
 80056cc:	0800b9b0 	.word	0x0800b9b0
 80056d0:	0800bd45 	.word	0x0800bd45

080056d4 <std>:
 80056d4:	2300      	movs	r3, #0
 80056d6:	b510      	push	{r4, lr}
 80056d8:	4604      	mov	r4, r0
 80056da:	e9c0 3300 	strd	r3, r3, [r0]
 80056de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056e2:	6083      	str	r3, [r0, #8]
 80056e4:	8181      	strh	r1, [r0, #12]
 80056e6:	6643      	str	r3, [r0, #100]	; 0x64
 80056e8:	81c2      	strh	r2, [r0, #14]
 80056ea:	6183      	str	r3, [r0, #24]
 80056ec:	4619      	mov	r1, r3
 80056ee:	2208      	movs	r2, #8
 80056f0:	305c      	adds	r0, #92	; 0x5c
 80056f2:	f000 f95a 	bl	80059aa <memset>
 80056f6:	4b0d      	ldr	r3, [pc, #52]	; (800572c <std+0x58>)
 80056f8:	6224      	str	r4, [r4, #32]
 80056fa:	6263      	str	r3, [r4, #36]	; 0x24
 80056fc:	4b0c      	ldr	r3, [pc, #48]	; (8005730 <std+0x5c>)
 80056fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8005700:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <std+0x60>)
 8005702:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005704:	4b0c      	ldr	r3, [pc, #48]	; (8005738 <std+0x64>)
 8005706:	6323      	str	r3, [r4, #48]	; 0x30
 8005708:	4b0c      	ldr	r3, [pc, #48]	; (800573c <std+0x68>)
 800570a:	429c      	cmp	r4, r3
 800570c:	d006      	beq.n	800571c <std+0x48>
 800570e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005712:	4294      	cmp	r4, r2
 8005714:	d002      	beq.n	800571c <std+0x48>
 8005716:	33d0      	adds	r3, #208	; 0xd0
 8005718:	429c      	cmp	r4, r3
 800571a:	d105      	bne.n	8005728 <std+0x54>
 800571c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005724:	f000 b9be 	b.w	8005aa4 <__retarget_lock_init_recursive>
 8005728:	bd10      	pop	{r4, pc}
 800572a:	bf00      	nop
 800572c:	08005925 	.word	0x08005925
 8005730:	08005947 	.word	0x08005947
 8005734:	0800597f 	.word	0x0800597f
 8005738:	080059a3 	.word	0x080059a3
 800573c:	20000aa8 	.word	0x20000aa8

08005740 <stdio_exit_handler>:
 8005740:	4a02      	ldr	r2, [pc, #8]	; (800574c <stdio_exit_handler+0xc>)
 8005742:	4903      	ldr	r1, [pc, #12]	; (8005750 <stdio_exit_handler+0x10>)
 8005744:	4803      	ldr	r0, [pc, #12]	; (8005754 <stdio_exit_handler+0x14>)
 8005746:	f000 b869 	b.w	800581c <_fwalk_sglue>
 800574a:	bf00      	nop
 800574c:	20000028 	.word	0x20000028
 8005750:	0800866d 	.word	0x0800866d
 8005754:	20000034 	.word	0x20000034

08005758 <cleanup_stdio>:
 8005758:	6841      	ldr	r1, [r0, #4]
 800575a:	4b0c      	ldr	r3, [pc, #48]	; (800578c <cleanup_stdio+0x34>)
 800575c:	b510      	push	{r4, lr}
 800575e:	4299      	cmp	r1, r3
 8005760:	4604      	mov	r4, r0
 8005762:	d001      	beq.n	8005768 <cleanup_stdio+0x10>
 8005764:	f002 ff82 	bl	800866c <_fflush_r>
 8005768:	68a1      	ldr	r1, [r4, #8]
 800576a:	4b09      	ldr	r3, [pc, #36]	; (8005790 <cleanup_stdio+0x38>)
 800576c:	4299      	cmp	r1, r3
 800576e:	d002      	beq.n	8005776 <cleanup_stdio+0x1e>
 8005770:	4620      	mov	r0, r4
 8005772:	f002 ff7b 	bl	800866c <_fflush_r>
 8005776:	68e1      	ldr	r1, [r4, #12]
 8005778:	4b06      	ldr	r3, [pc, #24]	; (8005794 <cleanup_stdio+0x3c>)
 800577a:	4299      	cmp	r1, r3
 800577c:	d004      	beq.n	8005788 <cleanup_stdio+0x30>
 800577e:	4620      	mov	r0, r4
 8005780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005784:	f002 bf72 	b.w	800866c <_fflush_r>
 8005788:	bd10      	pop	{r4, pc}
 800578a:	bf00      	nop
 800578c:	20000aa8 	.word	0x20000aa8
 8005790:	20000b10 	.word	0x20000b10
 8005794:	20000b78 	.word	0x20000b78

08005798 <global_stdio_init.part.0>:
 8005798:	b510      	push	{r4, lr}
 800579a:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <global_stdio_init.part.0+0x30>)
 800579c:	4c0b      	ldr	r4, [pc, #44]	; (80057cc <global_stdio_init.part.0+0x34>)
 800579e:	4a0c      	ldr	r2, [pc, #48]	; (80057d0 <global_stdio_init.part.0+0x38>)
 80057a0:	4620      	mov	r0, r4
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	2104      	movs	r1, #4
 80057a6:	2200      	movs	r2, #0
 80057a8:	f7ff ff94 	bl	80056d4 <std>
 80057ac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80057b0:	2201      	movs	r2, #1
 80057b2:	2109      	movs	r1, #9
 80057b4:	f7ff ff8e 	bl	80056d4 <std>
 80057b8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80057bc:	2202      	movs	r2, #2
 80057be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c2:	2112      	movs	r1, #18
 80057c4:	f7ff bf86 	b.w	80056d4 <std>
 80057c8:	20000be0 	.word	0x20000be0
 80057cc:	20000aa8 	.word	0x20000aa8
 80057d0:	08005741 	.word	0x08005741

080057d4 <__sfp_lock_acquire>:
 80057d4:	4801      	ldr	r0, [pc, #4]	; (80057dc <__sfp_lock_acquire+0x8>)
 80057d6:	f000 b966 	b.w	8005aa6 <__retarget_lock_acquire_recursive>
 80057da:	bf00      	nop
 80057dc:	20000be9 	.word	0x20000be9

080057e0 <__sfp_lock_release>:
 80057e0:	4801      	ldr	r0, [pc, #4]	; (80057e8 <__sfp_lock_release+0x8>)
 80057e2:	f000 b961 	b.w	8005aa8 <__retarget_lock_release_recursive>
 80057e6:	bf00      	nop
 80057e8:	20000be9 	.word	0x20000be9

080057ec <__sinit>:
 80057ec:	b510      	push	{r4, lr}
 80057ee:	4604      	mov	r4, r0
 80057f0:	f7ff fff0 	bl	80057d4 <__sfp_lock_acquire>
 80057f4:	6a23      	ldr	r3, [r4, #32]
 80057f6:	b11b      	cbz	r3, 8005800 <__sinit+0x14>
 80057f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057fc:	f7ff bff0 	b.w	80057e0 <__sfp_lock_release>
 8005800:	4b04      	ldr	r3, [pc, #16]	; (8005814 <__sinit+0x28>)
 8005802:	6223      	str	r3, [r4, #32]
 8005804:	4b04      	ldr	r3, [pc, #16]	; (8005818 <__sinit+0x2c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1f5      	bne.n	80057f8 <__sinit+0xc>
 800580c:	f7ff ffc4 	bl	8005798 <global_stdio_init.part.0>
 8005810:	e7f2      	b.n	80057f8 <__sinit+0xc>
 8005812:	bf00      	nop
 8005814:	08005759 	.word	0x08005759
 8005818:	20000be0 	.word	0x20000be0

0800581c <_fwalk_sglue>:
 800581c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005820:	4607      	mov	r7, r0
 8005822:	4688      	mov	r8, r1
 8005824:	4614      	mov	r4, r2
 8005826:	2600      	movs	r6, #0
 8005828:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800582c:	f1b9 0901 	subs.w	r9, r9, #1
 8005830:	d505      	bpl.n	800583e <_fwalk_sglue+0x22>
 8005832:	6824      	ldr	r4, [r4, #0]
 8005834:	2c00      	cmp	r4, #0
 8005836:	d1f7      	bne.n	8005828 <_fwalk_sglue+0xc>
 8005838:	4630      	mov	r0, r6
 800583a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800583e:	89ab      	ldrh	r3, [r5, #12]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d907      	bls.n	8005854 <_fwalk_sglue+0x38>
 8005844:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005848:	3301      	adds	r3, #1
 800584a:	d003      	beq.n	8005854 <_fwalk_sglue+0x38>
 800584c:	4629      	mov	r1, r5
 800584e:	4638      	mov	r0, r7
 8005850:	47c0      	blx	r8
 8005852:	4306      	orrs	r6, r0
 8005854:	3568      	adds	r5, #104	; 0x68
 8005856:	e7e9      	b.n	800582c <_fwalk_sglue+0x10>

08005858 <iprintf>:
 8005858:	b40f      	push	{r0, r1, r2, r3}
 800585a:	b507      	push	{r0, r1, r2, lr}
 800585c:	4906      	ldr	r1, [pc, #24]	; (8005878 <iprintf+0x20>)
 800585e:	ab04      	add	r3, sp, #16
 8005860:	6808      	ldr	r0, [r1, #0]
 8005862:	f853 2b04 	ldr.w	r2, [r3], #4
 8005866:	6881      	ldr	r1, [r0, #8]
 8005868:	9301      	str	r3, [sp, #4]
 800586a:	f002 fd63 	bl	8008334 <_vfiprintf_r>
 800586e:	b003      	add	sp, #12
 8005870:	f85d eb04 	ldr.w	lr, [sp], #4
 8005874:	b004      	add	sp, #16
 8005876:	4770      	bx	lr
 8005878:	20000080 	.word	0x20000080

0800587c <sniprintf>:
 800587c:	b40c      	push	{r2, r3}
 800587e:	b530      	push	{r4, r5, lr}
 8005880:	4b17      	ldr	r3, [pc, #92]	; (80058e0 <sniprintf+0x64>)
 8005882:	1e0c      	subs	r4, r1, #0
 8005884:	681d      	ldr	r5, [r3, #0]
 8005886:	b09d      	sub	sp, #116	; 0x74
 8005888:	da08      	bge.n	800589c <sniprintf+0x20>
 800588a:	238b      	movs	r3, #139	; 0x8b
 800588c:	f04f 30ff 	mov.w	r0, #4294967295
 8005890:	602b      	str	r3, [r5, #0]
 8005892:	b01d      	add	sp, #116	; 0x74
 8005894:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005898:	b002      	add	sp, #8
 800589a:	4770      	bx	lr
 800589c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80058a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80058a4:	bf0c      	ite	eq
 80058a6:	4623      	moveq	r3, r4
 80058a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80058ac:	9304      	str	r3, [sp, #16]
 80058ae:	9307      	str	r3, [sp, #28]
 80058b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058b4:	9002      	str	r0, [sp, #8]
 80058b6:	9006      	str	r0, [sp, #24]
 80058b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80058bc:	4628      	mov	r0, r5
 80058be:	ab21      	add	r3, sp, #132	; 0x84
 80058c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80058c2:	a902      	add	r1, sp, #8
 80058c4:	9301      	str	r3, [sp, #4]
 80058c6:	f002 fc0f 	bl	80080e8 <_svfiprintf_r>
 80058ca:	1c43      	adds	r3, r0, #1
 80058cc:	bfbc      	itt	lt
 80058ce:	238b      	movlt	r3, #139	; 0x8b
 80058d0:	602b      	strlt	r3, [r5, #0]
 80058d2:	2c00      	cmp	r4, #0
 80058d4:	d0dd      	beq.n	8005892 <sniprintf+0x16>
 80058d6:	2200      	movs	r2, #0
 80058d8:	9b02      	ldr	r3, [sp, #8]
 80058da:	701a      	strb	r2, [r3, #0]
 80058dc:	e7d9      	b.n	8005892 <sniprintf+0x16>
 80058de:	bf00      	nop
 80058e0:	20000080 	.word	0x20000080

080058e4 <siprintf>:
 80058e4:	b40e      	push	{r1, r2, r3}
 80058e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80058ea:	b500      	push	{lr}
 80058ec:	b09c      	sub	sp, #112	; 0x70
 80058ee:	ab1d      	add	r3, sp, #116	; 0x74
 80058f0:	9002      	str	r0, [sp, #8]
 80058f2:	9006      	str	r0, [sp, #24]
 80058f4:	9107      	str	r1, [sp, #28]
 80058f6:	9104      	str	r1, [sp, #16]
 80058f8:	4808      	ldr	r0, [pc, #32]	; (800591c <siprintf+0x38>)
 80058fa:	4909      	ldr	r1, [pc, #36]	; (8005920 <siprintf+0x3c>)
 80058fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005900:	9105      	str	r1, [sp, #20]
 8005902:	6800      	ldr	r0, [r0, #0]
 8005904:	a902      	add	r1, sp, #8
 8005906:	9301      	str	r3, [sp, #4]
 8005908:	f002 fbee 	bl	80080e8 <_svfiprintf_r>
 800590c:	2200      	movs	r2, #0
 800590e:	9b02      	ldr	r3, [sp, #8]
 8005910:	701a      	strb	r2, [r3, #0]
 8005912:	b01c      	add	sp, #112	; 0x70
 8005914:	f85d eb04 	ldr.w	lr, [sp], #4
 8005918:	b003      	add	sp, #12
 800591a:	4770      	bx	lr
 800591c:	20000080 	.word	0x20000080
 8005920:	ffff0208 	.word	0xffff0208

08005924 <__sread>:
 8005924:	b510      	push	{r4, lr}
 8005926:	460c      	mov	r4, r1
 8005928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800592c:	f000 f86c 	bl	8005a08 <_read_r>
 8005930:	2800      	cmp	r0, #0
 8005932:	bfab      	itete	ge
 8005934:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005936:	89a3      	ldrhlt	r3, [r4, #12]
 8005938:	181b      	addge	r3, r3, r0
 800593a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800593e:	bfac      	ite	ge
 8005940:	6563      	strge	r3, [r4, #84]	; 0x54
 8005942:	81a3      	strhlt	r3, [r4, #12]
 8005944:	bd10      	pop	{r4, pc}

08005946 <__swrite>:
 8005946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800594a:	461f      	mov	r7, r3
 800594c:	898b      	ldrh	r3, [r1, #12]
 800594e:	4605      	mov	r5, r0
 8005950:	05db      	lsls	r3, r3, #23
 8005952:	460c      	mov	r4, r1
 8005954:	4616      	mov	r6, r2
 8005956:	d505      	bpl.n	8005964 <__swrite+0x1e>
 8005958:	2302      	movs	r3, #2
 800595a:	2200      	movs	r2, #0
 800595c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005960:	f000 f840 	bl	80059e4 <_lseek_r>
 8005964:	89a3      	ldrh	r3, [r4, #12]
 8005966:	4632      	mov	r2, r6
 8005968:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800596c:	81a3      	strh	r3, [r4, #12]
 800596e:	4628      	mov	r0, r5
 8005970:	463b      	mov	r3, r7
 8005972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005976:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800597a:	f000 b857 	b.w	8005a2c <_write_r>

0800597e <__sseek>:
 800597e:	b510      	push	{r4, lr}
 8005980:	460c      	mov	r4, r1
 8005982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005986:	f000 f82d 	bl	80059e4 <_lseek_r>
 800598a:	1c43      	adds	r3, r0, #1
 800598c:	89a3      	ldrh	r3, [r4, #12]
 800598e:	bf15      	itete	ne
 8005990:	6560      	strne	r0, [r4, #84]	; 0x54
 8005992:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005996:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800599a:	81a3      	strheq	r3, [r4, #12]
 800599c:	bf18      	it	ne
 800599e:	81a3      	strhne	r3, [r4, #12]
 80059a0:	bd10      	pop	{r4, pc}

080059a2 <__sclose>:
 80059a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059a6:	f000 b80d 	b.w	80059c4 <_close_r>

080059aa <memset>:
 80059aa:	4603      	mov	r3, r0
 80059ac:	4402      	add	r2, r0
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d100      	bne.n	80059b4 <memset+0xa>
 80059b2:	4770      	bx	lr
 80059b4:	f803 1b01 	strb.w	r1, [r3], #1
 80059b8:	e7f9      	b.n	80059ae <memset+0x4>
	...

080059bc <_localeconv_r>:
 80059bc:	4800      	ldr	r0, [pc, #0]	; (80059c0 <_localeconv_r+0x4>)
 80059be:	4770      	bx	lr
 80059c0:	20000174 	.word	0x20000174

080059c4 <_close_r>:
 80059c4:	b538      	push	{r3, r4, r5, lr}
 80059c6:	2300      	movs	r3, #0
 80059c8:	4d05      	ldr	r5, [pc, #20]	; (80059e0 <_close_r+0x1c>)
 80059ca:	4604      	mov	r4, r0
 80059cc:	4608      	mov	r0, r1
 80059ce:	602b      	str	r3, [r5, #0]
 80059d0:	f7fe ff84 	bl	80048dc <_close>
 80059d4:	1c43      	adds	r3, r0, #1
 80059d6:	d102      	bne.n	80059de <_close_r+0x1a>
 80059d8:	682b      	ldr	r3, [r5, #0]
 80059da:	b103      	cbz	r3, 80059de <_close_r+0x1a>
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	bd38      	pop	{r3, r4, r5, pc}
 80059e0:	20000be4 	.word	0x20000be4

080059e4 <_lseek_r>:
 80059e4:	b538      	push	{r3, r4, r5, lr}
 80059e6:	4604      	mov	r4, r0
 80059e8:	4608      	mov	r0, r1
 80059ea:	4611      	mov	r1, r2
 80059ec:	2200      	movs	r2, #0
 80059ee:	4d05      	ldr	r5, [pc, #20]	; (8005a04 <_lseek_r+0x20>)
 80059f0:	602a      	str	r2, [r5, #0]
 80059f2:	461a      	mov	r2, r3
 80059f4:	f7fe ff96 	bl	8004924 <_lseek>
 80059f8:	1c43      	adds	r3, r0, #1
 80059fa:	d102      	bne.n	8005a02 <_lseek_r+0x1e>
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	b103      	cbz	r3, 8005a02 <_lseek_r+0x1e>
 8005a00:	6023      	str	r3, [r4, #0]
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
 8005a04:	20000be4 	.word	0x20000be4

08005a08 <_read_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4604      	mov	r4, r0
 8005a0c:	4608      	mov	r0, r1
 8005a0e:	4611      	mov	r1, r2
 8005a10:	2200      	movs	r2, #0
 8005a12:	4d05      	ldr	r5, [pc, #20]	; (8005a28 <_read_r+0x20>)
 8005a14:	602a      	str	r2, [r5, #0]
 8005a16:	461a      	mov	r2, r3
 8005a18:	f7fe ff43 	bl	80048a2 <_read>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d102      	bne.n	8005a26 <_read_r+0x1e>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	b103      	cbz	r3, 8005a26 <_read_r+0x1e>
 8005a24:	6023      	str	r3, [r4, #0]
 8005a26:	bd38      	pop	{r3, r4, r5, pc}
 8005a28:	20000be4 	.word	0x20000be4

08005a2c <_write_r>:
 8005a2c:	b538      	push	{r3, r4, r5, lr}
 8005a2e:	4604      	mov	r4, r0
 8005a30:	4608      	mov	r0, r1
 8005a32:	4611      	mov	r1, r2
 8005a34:	2200      	movs	r2, #0
 8005a36:	4d05      	ldr	r5, [pc, #20]	; (8005a4c <_write_r+0x20>)
 8005a38:	602a      	str	r2, [r5, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f7fe f9ae 	bl	8003d9c <_write>
 8005a40:	1c43      	adds	r3, r0, #1
 8005a42:	d102      	bne.n	8005a4a <_write_r+0x1e>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	b103      	cbz	r3, 8005a4a <_write_r+0x1e>
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	bd38      	pop	{r3, r4, r5, pc}
 8005a4c:	20000be4 	.word	0x20000be4

08005a50 <__errno>:
 8005a50:	4b01      	ldr	r3, [pc, #4]	; (8005a58 <__errno+0x8>)
 8005a52:	6818      	ldr	r0, [r3, #0]
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	20000080 	.word	0x20000080

08005a5c <__libc_init_array>:
 8005a5c:	b570      	push	{r4, r5, r6, lr}
 8005a5e:	2600      	movs	r6, #0
 8005a60:	4d0c      	ldr	r5, [pc, #48]	; (8005a94 <__libc_init_array+0x38>)
 8005a62:	4c0d      	ldr	r4, [pc, #52]	; (8005a98 <__libc_init_array+0x3c>)
 8005a64:	1b64      	subs	r4, r4, r5
 8005a66:	10a4      	asrs	r4, r4, #2
 8005a68:	42a6      	cmp	r6, r4
 8005a6a:	d109      	bne.n	8005a80 <__libc_init_array+0x24>
 8005a6c:	f004 fb6e 	bl	800a14c <_init>
 8005a70:	2600      	movs	r6, #0
 8005a72:	4d0a      	ldr	r5, [pc, #40]	; (8005a9c <__libc_init_array+0x40>)
 8005a74:	4c0a      	ldr	r4, [pc, #40]	; (8005aa0 <__libc_init_array+0x44>)
 8005a76:	1b64      	subs	r4, r4, r5
 8005a78:	10a4      	asrs	r4, r4, #2
 8005a7a:	42a6      	cmp	r6, r4
 8005a7c:	d105      	bne.n	8005a8a <__libc_init_array+0x2e>
 8005a7e:	bd70      	pop	{r4, r5, r6, pc}
 8005a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a84:	4798      	blx	r3
 8005a86:	3601      	adds	r6, #1
 8005a88:	e7ee      	b.n	8005a68 <__libc_init_array+0xc>
 8005a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a8e:	4798      	blx	r3
 8005a90:	3601      	adds	r6, #1
 8005a92:	e7f2      	b.n	8005a7a <__libc_init_array+0x1e>
 8005a94:	0800bdd8 	.word	0x0800bdd8
 8005a98:	0800bdd8 	.word	0x0800bdd8
 8005a9c:	0800bdd8 	.word	0x0800bdd8
 8005aa0:	0800bddc 	.word	0x0800bddc

08005aa4 <__retarget_lock_init_recursive>:
 8005aa4:	4770      	bx	lr

08005aa6 <__retarget_lock_acquire_recursive>:
 8005aa6:	4770      	bx	lr

08005aa8 <__retarget_lock_release_recursive>:
 8005aa8:	4770      	bx	lr

08005aaa <memchr>:
 8005aaa:	4603      	mov	r3, r0
 8005aac:	b510      	push	{r4, lr}
 8005aae:	b2c9      	uxtb	r1, r1
 8005ab0:	4402      	add	r2, r0
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	d101      	bne.n	8005abc <memchr+0x12>
 8005ab8:	2000      	movs	r0, #0
 8005aba:	e003      	b.n	8005ac4 <memchr+0x1a>
 8005abc:	7804      	ldrb	r4, [r0, #0]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	428c      	cmp	r4, r1
 8005ac2:	d1f6      	bne.n	8005ab2 <memchr+0x8>
 8005ac4:	bd10      	pop	{r4, pc}

08005ac6 <memcpy>:
 8005ac6:	440a      	add	r2, r1
 8005ac8:	4291      	cmp	r1, r2
 8005aca:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ace:	d100      	bne.n	8005ad2 <memcpy+0xc>
 8005ad0:	4770      	bx	lr
 8005ad2:	b510      	push	{r4, lr}
 8005ad4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ad8:	4291      	cmp	r1, r2
 8005ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ade:	d1f9      	bne.n	8005ad4 <memcpy+0xe>
 8005ae0:	bd10      	pop	{r4, pc}
	...

08005ae4 <nanf>:
 8005ae4:	4800      	ldr	r0, [pc, #0]	; (8005ae8 <nanf+0x4>)
 8005ae6:	4770      	bx	lr
 8005ae8:	7fc00000 	.word	0x7fc00000

08005aec <quorem>:
 8005aec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af0:	6903      	ldr	r3, [r0, #16]
 8005af2:	690c      	ldr	r4, [r1, #16]
 8005af4:	4607      	mov	r7, r0
 8005af6:	42a3      	cmp	r3, r4
 8005af8:	db7f      	blt.n	8005bfa <quorem+0x10e>
 8005afa:	3c01      	subs	r4, #1
 8005afc:	f100 0514 	add.w	r5, r0, #20
 8005b00:	f101 0814 	add.w	r8, r1, #20
 8005b04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b08:	9301      	str	r3, [sp, #4]
 8005b0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b12:	3301      	adds	r3, #1
 8005b14:	429a      	cmp	r2, r3
 8005b16:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b1a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005b1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b22:	d331      	bcc.n	8005b88 <quorem+0x9c>
 8005b24:	f04f 0e00 	mov.w	lr, #0
 8005b28:	4640      	mov	r0, r8
 8005b2a:	46ac      	mov	ip, r5
 8005b2c:	46f2      	mov	sl, lr
 8005b2e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b32:	b293      	uxth	r3, r2
 8005b34:	fb06 e303 	mla	r3, r6, r3, lr
 8005b38:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b3c:	0c1a      	lsrs	r2, r3, #16
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	fb06 220e 	mla	r2, r6, lr, r2
 8005b44:	ebaa 0303 	sub.w	r3, sl, r3
 8005b48:	f8dc a000 	ldr.w	sl, [ip]
 8005b4c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b50:	fa1f fa8a 	uxth.w	sl, sl
 8005b54:	4453      	add	r3, sl
 8005b56:	f8dc a000 	ldr.w	sl, [ip]
 8005b5a:	b292      	uxth	r2, r2
 8005b5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005b60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b6a:	4581      	cmp	r9, r0
 8005b6c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b70:	f84c 3b04 	str.w	r3, [ip], #4
 8005b74:	d2db      	bcs.n	8005b2e <quorem+0x42>
 8005b76:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b7a:	b92b      	cbnz	r3, 8005b88 <quorem+0x9c>
 8005b7c:	9b01      	ldr	r3, [sp, #4]
 8005b7e:	3b04      	subs	r3, #4
 8005b80:	429d      	cmp	r5, r3
 8005b82:	461a      	mov	r2, r3
 8005b84:	d32d      	bcc.n	8005be2 <quorem+0xf6>
 8005b86:	613c      	str	r4, [r7, #16]
 8005b88:	4638      	mov	r0, r7
 8005b8a:	f001 f9dd 	bl	8006f48 <__mcmp>
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	db23      	blt.n	8005bda <quorem+0xee>
 8005b92:	4629      	mov	r1, r5
 8005b94:	2000      	movs	r0, #0
 8005b96:	3601      	adds	r6, #1
 8005b98:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b9c:	f8d1 c000 	ldr.w	ip, [r1]
 8005ba0:	b293      	uxth	r3, r2
 8005ba2:	1ac3      	subs	r3, r0, r3
 8005ba4:	0c12      	lsrs	r2, r2, #16
 8005ba6:	fa1f f08c 	uxth.w	r0, ip
 8005baa:	4403      	add	r3, r0
 8005bac:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005bb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bba:	45c1      	cmp	r9, r8
 8005bbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005bc0:	f841 3b04 	str.w	r3, [r1], #4
 8005bc4:	d2e8      	bcs.n	8005b98 <quorem+0xac>
 8005bc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005bca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bce:	b922      	cbnz	r2, 8005bda <quorem+0xee>
 8005bd0:	3b04      	subs	r3, #4
 8005bd2:	429d      	cmp	r5, r3
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	d30a      	bcc.n	8005bee <quorem+0x102>
 8005bd8:	613c      	str	r4, [r7, #16]
 8005bda:	4630      	mov	r0, r6
 8005bdc:	b003      	add	sp, #12
 8005bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be2:	6812      	ldr	r2, [r2, #0]
 8005be4:	3b04      	subs	r3, #4
 8005be6:	2a00      	cmp	r2, #0
 8005be8:	d1cd      	bne.n	8005b86 <quorem+0x9a>
 8005bea:	3c01      	subs	r4, #1
 8005bec:	e7c8      	b.n	8005b80 <quorem+0x94>
 8005bee:	6812      	ldr	r2, [r2, #0]
 8005bf0:	3b04      	subs	r3, #4
 8005bf2:	2a00      	cmp	r2, #0
 8005bf4:	d1f0      	bne.n	8005bd8 <quorem+0xec>
 8005bf6:	3c01      	subs	r4, #1
 8005bf8:	e7eb      	b.n	8005bd2 <quorem+0xe6>
 8005bfa:	2000      	movs	r0, #0
 8005bfc:	e7ee      	b.n	8005bdc <quorem+0xf0>
	...

08005c00 <_dtoa_r>:
 8005c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c04:	4616      	mov	r6, r2
 8005c06:	461f      	mov	r7, r3
 8005c08:	69c4      	ldr	r4, [r0, #28]
 8005c0a:	b099      	sub	sp, #100	; 0x64
 8005c0c:	4605      	mov	r5, r0
 8005c0e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005c12:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005c16:	b974      	cbnz	r4, 8005c36 <_dtoa_r+0x36>
 8005c18:	2010      	movs	r0, #16
 8005c1a:	f000 fe1d 	bl	8006858 <malloc>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	61e8      	str	r0, [r5, #28]
 8005c22:	b920      	cbnz	r0, 8005c2e <_dtoa_r+0x2e>
 8005c24:	21ef      	movs	r1, #239	; 0xef
 8005c26:	4bac      	ldr	r3, [pc, #688]	; (8005ed8 <_dtoa_r+0x2d8>)
 8005c28:	48ac      	ldr	r0, [pc, #688]	; (8005edc <_dtoa_r+0x2dc>)
 8005c2a:	f002 fe1f 	bl	800886c <__assert_func>
 8005c2e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c32:	6004      	str	r4, [r0, #0]
 8005c34:	60c4      	str	r4, [r0, #12]
 8005c36:	69eb      	ldr	r3, [r5, #28]
 8005c38:	6819      	ldr	r1, [r3, #0]
 8005c3a:	b151      	cbz	r1, 8005c52 <_dtoa_r+0x52>
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	2301      	movs	r3, #1
 8005c40:	4093      	lsls	r3, r2
 8005c42:	604a      	str	r2, [r1, #4]
 8005c44:	608b      	str	r3, [r1, #8]
 8005c46:	4628      	mov	r0, r5
 8005c48:	f000 fefa 	bl	8006a40 <_Bfree>
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	69eb      	ldr	r3, [r5, #28]
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	1e3b      	subs	r3, r7, #0
 8005c54:	bfaf      	iteee	ge
 8005c56:	2300      	movge	r3, #0
 8005c58:	2201      	movlt	r2, #1
 8005c5a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005c5e:	9305      	strlt	r3, [sp, #20]
 8005c60:	bfa8      	it	ge
 8005c62:	f8c8 3000 	strge.w	r3, [r8]
 8005c66:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005c6a:	4b9d      	ldr	r3, [pc, #628]	; (8005ee0 <_dtoa_r+0x2e0>)
 8005c6c:	bfb8      	it	lt
 8005c6e:	f8c8 2000 	strlt.w	r2, [r8]
 8005c72:	ea33 0309 	bics.w	r3, r3, r9
 8005c76:	d119      	bne.n	8005cac <_dtoa_r+0xac>
 8005c78:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c84:	4333      	orrs	r3, r6
 8005c86:	f000 8589 	beq.w	800679c <_dtoa_r+0xb9c>
 8005c8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c8c:	b953      	cbnz	r3, 8005ca4 <_dtoa_r+0xa4>
 8005c8e:	4b95      	ldr	r3, [pc, #596]	; (8005ee4 <_dtoa_r+0x2e4>)
 8005c90:	e023      	b.n	8005cda <_dtoa_r+0xda>
 8005c92:	4b95      	ldr	r3, [pc, #596]	; (8005ee8 <_dtoa_r+0x2e8>)
 8005c94:	9303      	str	r3, [sp, #12]
 8005c96:	3308      	adds	r3, #8
 8005c98:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005c9a:	6013      	str	r3, [r2, #0]
 8005c9c:	9803      	ldr	r0, [sp, #12]
 8005c9e:	b019      	add	sp, #100	; 0x64
 8005ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ca4:	4b8f      	ldr	r3, [pc, #572]	; (8005ee4 <_dtoa_r+0x2e4>)
 8005ca6:	9303      	str	r3, [sp, #12]
 8005ca8:	3303      	adds	r3, #3
 8005caa:	e7f5      	b.n	8005c98 <_dtoa_r+0x98>
 8005cac:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005cb0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005cb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2300      	movs	r3, #0
 8005cbc:	f7fa fe84 	bl	80009c8 <__aeabi_dcmpeq>
 8005cc0:	4680      	mov	r8, r0
 8005cc2:	b160      	cbz	r0, 8005cde <_dtoa_r+0xde>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f000 8562 	beq.w	8006796 <_dtoa_r+0xb96>
 8005cd2:	4b86      	ldr	r3, [pc, #536]	; (8005eec <_dtoa_r+0x2ec>)
 8005cd4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005cd6:	6013      	str	r3, [r2, #0]
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	9303      	str	r3, [sp, #12]
 8005cdc:	e7de      	b.n	8005c9c <_dtoa_r+0x9c>
 8005cde:	ab16      	add	r3, sp, #88	; 0x58
 8005ce0:	9301      	str	r3, [sp, #4]
 8005ce2:	ab17      	add	r3, sp, #92	; 0x5c
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005cec:	f001 fa3c 	bl	8007168 <__d2b>
 8005cf0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005cf4:	4682      	mov	sl, r0
 8005cf6:	2c00      	cmp	r4, #0
 8005cf8:	d07e      	beq.n	8005df8 <_dtoa_r+0x1f8>
 8005cfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d00:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d08:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005d0c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005d10:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005d14:	4619      	mov	r1, r3
 8005d16:	2200      	movs	r2, #0
 8005d18:	4b75      	ldr	r3, [pc, #468]	; (8005ef0 <_dtoa_r+0x2f0>)
 8005d1a:	f7fa fa35 	bl	8000188 <__aeabi_dsub>
 8005d1e:	a368      	add	r3, pc, #416	; (adr r3, 8005ec0 <_dtoa_r+0x2c0>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	f7fa fbe8 	bl	80004f8 <__aeabi_dmul>
 8005d28:	a367      	add	r3, pc, #412	; (adr r3, 8005ec8 <_dtoa_r+0x2c8>)
 8005d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2e:	f7fa fa2d 	bl	800018c <__adddf3>
 8005d32:	4606      	mov	r6, r0
 8005d34:	4620      	mov	r0, r4
 8005d36:	460f      	mov	r7, r1
 8005d38:	f7fa fb74 	bl	8000424 <__aeabi_i2d>
 8005d3c:	a364      	add	r3, pc, #400	; (adr r3, 8005ed0 <_dtoa_r+0x2d0>)
 8005d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d42:	f7fa fbd9 	bl	80004f8 <__aeabi_dmul>
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	4639      	mov	r1, r7
 8005d4e:	f7fa fa1d 	bl	800018c <__adddf3>
 8005d52:	4606      	mov	r6, r0
 8005d54:	460f      	mov	r7, r1
 8005d56:	f7fa fe7f 	bl	8000a58 <__aeabi_d2iz>
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	4683      	mov	fp, r0
 8005d5e:	2300      	movs	r3, #0
 8005d60:	4630      	mov	r0, r6
 8005d62:	4639      	mov	r1, r7
 8005d64:	f7fa fe3a 	bl	80009dc <__aeabi_dcmplt>
 8005d68:	b148      	cbz	r0, 8005d7e <_dtoa_r+0x17e>
 8005d6a:	4658      	mov	r0, fp
 8005d6c:	f7fa fb5a 	bl	8000424 <__aeabi_i2d>
 8005d70:	4632      	mov	r2, r6
 8005d72:	463b      	mov	r3, r7
 8005d74:	f7fa fe28 	bl	80009c8 <__aeabi_dcmpeq>
 8005d78:	b908      	cbnz	r0, 8005d7e <_dtoa_r+0x17e>
 8005d7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d7e:	f1bb 0f16 	cmp.w	fp, #22
 8005d82:	d857      	bhi.n	8005e34 <_dtoa_r+0x234>
 8005d84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d88:	4b5a      	ldr	r3, [pc, #360]	; (8005ef4 <_dtoa_r+0x2f4>)
 8005d8a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d92:	f7fa fe23 	bl	80009dc <__aeabi_dcmplt>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	d04e      	beq.n	8005e38 <_dtoa_r+0x238>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005da0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005da2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005da4:	1b1b      	subs	r3, r3, r4
 8005da6:	1e5a      	subs	r2, r3, #1
 8005da8:	bf46      	itte	mi
 8005daa:	f1c3 0901 	rsbmi	r9, r3, #1
 8005dae:	2300      	movmi	r3, #0
 8005db0:	f04f 0900 	movpl.w	r9, #0
 8005db4:	9209      	str	r2, [sp, #36]	; 0x24
 8005db6:	bf48      	it	mi
 8005db8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005dba:	f1bb 0f00 	cmp.w	fp, #0
 8005dbe:	db3d      	blt.n	8005e3c <_dtoa_r+0x23c>
 8005dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8005dc6:	445b      	add	r3, fp
 8005dc8:	9309      	str	r3, [sp, #36]	; 0x24
 8005dca:	2300      	movs	r3, #0
 8005dcc:	930a      	str	r3, [sp, #40]	; 0x28
 8005dce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dd0:	2b09      	cmp	r3, #9
 8005dd2:	d867      	bhi.n	8005ea4 <_dtoa_r+0x2a4>
 8005dd4:	2b05      	cmp	r3, #5
 8005dd6:	bfc4      	itt	gt
 8005dd8:	3b04      	subgt	r3, #4
 8005dda:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005ddc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dde:	bfc8      	it	gt
 8005de0:	2400      	movgt	r4, #0
 8005de2:	f1a3 0302 	sub.w	r3, r3, #2
 8005de6:	bfd8      	it	le
 8005de8:	2401      	movle	r4, #1
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	f200 8086 	bhi.w	8005efc <_dtoa_r+0x2fc>
 8005df0:	e8df f003 	tbb	[pc, r3]
 8005df4:	5637392c 	.word	0x5637392c
 8005df8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005dfc:	441c      	add	r4, r3
 8005dfe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005e02:	2b20      	cmp	r3, #32
 8005e04:	bfc1      	itttt	gt
 8005e06:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005e0a:	fa09 f903 	lslgt.w	r9, r9, r3
 8005e0e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8005e12:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005e16:	bfd6      	itet	le
 8005e18:	f1c3 0320 	rsble	r3, r3, #32
 8005e1c:	ea49 0003 	orrgt.w	r0, r9, r3
 8005e20:	fa06 f003 	lslle.w	r0, r6, r3
 8005e24:	f7fa faee 	bl	8000404 <__aeabi_ui2d>
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005e2e:	3c01      	subs	r4, #1
 8005e30:	9213      	str	r2, [sp, #76]	; 0x4c
 8005e32:	e76f      	b.n	8005d14 <_dtoa_r+0x114>
 8005e34:	2301      	movs	r3, #1
 8005e36:	e7b3      	b.n	8005da0 <_dtoa_r+0x1a0>
 8005e38:	900f      	str	r0, [sp, #60]	; 0x3c
 8005e3a:	e7b2      	b.n	8005da2 <_dtoa_r+0x1a2>
 8005e3c:	f1cb 0300 	rsb	r3, fp, #0
 8005e40:	930a      	str	r3, [sp, #40]	; 0x28
 8005e42:	2300      	movs	r3, #0
 8005e44:	eba9 090b 	sub.w	r9, r9, fp
 8005e48:	930e      	str	r3, [sp, #56]	; 0x38
 8005e4a:	e7c0      	b.n	8005dce <_dtoa_r+0x1ce>
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e50:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	dc55      	bgt.n	8005f02 <_dtoa_r+0x302>
 8005e56:	2301      	movs	r3, #1
 8005e58:	461a      	mov	r2, r3
 8005e5a:	9306      	str	r3, [sp, #24]
 8005e5c:	9308      	str	r3, [sp, #32]
 8005e5e:	9223      	str	r2, [sp, #140]	; 0x8c
 8005e60:	e00b      	b.n	8005e7a <_dtoa_r+0x27a>
 8005e62:	2301      	movs	r3, #1
 8005e64:	e7f3      	b.n	8005e4e <_dtoa_r+0x24e>
 8005e66:	2300      	movs	r3, #0
 8005e68:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e6a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e6c:	445b      	add	r3, fp
 8005e6e:	9306      	str	r3, [sp, #24]
 8005e70:	3301      	adds	r3, #1
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	9308      	str	r3, [sp, #32]
 8005e76:	bfb8      	it	lt
 8005e78:	2301      	movlt	r3, #1
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	2204      	movs	r2, #4
 8005e7e:	69e8      	ldr	r0, [r5, #28]
 8005e80:	f102 0614 	add.w	r6, r2, #20
 8005e84:	429e      	cmp	r6, r3
 8005e86:	d940      	bls.n	8005f0a <_dtoa_r+0x30a>
 8005e88:	6041      	str	r1, [r0, #4]
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	f000 fd98 	bl	80069c0 <_Balloc>
 8005e90:	9003      	str	r0, [sp, #12]
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d13c      	bne.n	8005f10 <_dtoa_r+0x310>
 8005e96:	4602      	mov	r2, r0
 8005e98:	f240 11af 	movw	r1, #431	; 0x1af
 8005e9c:	4b16      	ldr	r3, [pc, #88]	; (8005ef8 <_dtoa_r+0x2f8>)
 8005e9e:	e6c3      	b.n	8005c28 <_dtoa_r+0x28>
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e7e1      	b.n	8005e68 <_dtoa_r+0x268>
 8005ea4:	2401      	movs	r4, #1
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	940b      	str	r4, [sp, #44]	; 0x2c
 8005eaa:	9322      	str	r3, [sp, #136]	; 0x88
 8005eac:	f04f 33ff 	mov.w	r3, #4294967295
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	9306      	str	r3, [sp, #24]
 8005eb4:	9308      	str	r3, [sp, #32]
 8005eb6:	2312      	movs	r3, #18
 8005eb8:	e7d1      	b.n	8005e5e <_dtoa_r+0x25e>
 8005eba:	bf00      	nop
 8005ebc:	f3af 8000 	nop.w
 8005ec0:	636f4361 	.word	0x636f4361
 8005ec4:	3fd287a7 	.word	0x3fd287a7
 8005ec8:	8b60c8b3 	.word	0x8b60c8b3
 8005ecc:	3fc68a28 	.word	0x3fc68a28
 8005ed0:	509f79fb 	.word	0x509f79fb
 8005ed4:	3fd34413 	.word	0x3fd34413
 8005ed8:	0800b9c2 	.word	0x0800b9c2
 8005edc:	0800b9d9 	.word	0x0800b9d9
 8005ee0:	7ff00000 	.word	0x7ff00000
 8005ee4:	0800b9be 	.word	0x0800b9be
 8005ee8:	0800b9b5 	.word	0x0800b9b5
 8005eec:	0800b98d 	.word	0x0800b98d
 8005ef0:	3ff80000 	.word	0x3ff80000
 8005ef4:	0800bac8 	.word	0x0800bac8
 8005ef8:	0800ba31 	.word	0x0800ba31
 8005efc:	2301      	movs	r3, #1
 8005efe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f00:	e7d4      	b.n	8005eac <_dtoa_r+0x2ac>
 8005f02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f04:	9306      	str	r3, [sp, #24]
 8005f06:	9308      	str	r3, [sp, #32]
 8005f08:	e7b7      	b.n	8005e7a <_dtoa_r+0x27a>
 8005f0a:	3101      	adds	r1, #1
 8005f0c:	0052      	lsls	r2, r2, #1
 8005f0e:	e7b7      	b.n	8005e80 <_dtoa_r+0x280>
 8005f10:	69eb      	ldr	r3, [r5, #28]
 8005f12:	9a03      	ldr	r2, [sp, #12]
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	9b08      	ldr	r3, [sp, #32]
 8005f18:	2b0e      	cmp	r3, #14
 8005f1a:	f200 80a8 	bhi.w	800606e <_dtoa_r+0x46e>
 8005f1e:	2c00      	cmp	r4, #0
 8005f20:	f000 80a5 	beq.w	800606e <_dtoa_r+0x46e>
 8005f24:	f1bb 0f00 	cmp.w	fp, #0
 8005f28:	dd34      	ble.n	8005f94 <_dtoa_r+0x394>
 8005f2a:	4b9a      	ldr	r3, [pc, #616]	; (8006194 <_dtoa_r+0x594>)
 8005f2c:	f00b 020f 	and.w	r2, fp, #15
 8005f30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f34:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005f38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f3c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005f40:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005f44:	d016      	beq.n	8005f74 <_dtoa_r+0x374>
 8005f46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f4a:	4b93      	ldr	r3, [pc, #588]	; (8006198 <_dtoa_r+0x598>)
 8005f4c:	2703      	movs	r7, #3
 8005f4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f52:	f7fa fbfb 	bl	800074c <__aeabi_ddiv>
 8005f56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f5a:	f004 040f 	and.w	r4, r4, #15
 8005f5e:	4e8e      	ldr	r6, [pc, #568]	; (8006198 <_dtoa_r+0x598>)
 8005f60:	b954      	cbnz	r4, 8005f78 <_dtoa_r+0x378>
 8005f62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f6a:	f7fa fbef 	bl	800074c <__aeabi_ddiv>
 8005f6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f72:	e029      	b.n	8005fc8 <_dtoa_r+0x3c8>
 8005f74:	2702      	movs	r7, #2
 8005f76:	e7f2      	b.n	8005f5e <_dtoa_r+0x35e>
 8005f78:	07e1      	lsls	r1, r4, #31
 8005f7a:	d508      	bpl.n	8005f8e <_dtoa_r+0x38e>
 8005f7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f80:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f84:	f7fa fab8 	bl	80004f8 <__aeabi_dmul>
 8005f88:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f8c:	3701      	adds	r7, #1
 8005f8e:	1064      	asrs	r4, r4, #1
 8005f90:	3608      	adds	r6, #8
 8005f92:	e7e5      	b.n	8005f60 <_dtoa_r+0x360>
 8005f94:	f000 80a5 	beq.w	80060e2 <_dtoa_r+0x4e2>
 8005f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f9c:	f1cb 0400 	rsb	r4, fp, #0
 8005fa0:	4b7c      	ldr	r3, [pc, #496]	; (8006194 <_dtoa_r+0x594>)
 8005fa2:	f004 020f 	and.w	r2, r4, #15
 8005fa6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fae:	f7fa faa3 	bl	80004f8 <__aeabi_dmul>
 8005fb2:	2702      	movs	r7, #2
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fba:	4e77      	ldr	r6, [pc, #476]	; (8006198 <_dtoa_r+0x598>)
 8005fbc:	1124      	asrs	r4, r4, #4
 8005fbe:	2c00      	cmp	r4, #0
 8005fc0:	f040 8084 	bne.w	80060cc <_dtoa_r+0x4cc>
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1d2      	bne.n	8005f6e <_dtoa_r+0x36e>
 8005fc8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005fcc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005fd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 8087 	beq.w	80060e6 <_dtoa_r+0x4e6>
 8005fd8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fdc:	2200      	movs	r2, #0
 8005fde:	4b6f      	ldr	r3, [pc, #444]	; (800619c <_dtoa_r+0x59c>)
 8005fe0:	f7fa fcfc 	bl	80009dc <__aeabi_dcmplt>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d07e      	beq.n	80060e6 <_dtoa_r+0x4e6>
 8005fe8:	9b08      	ldr	r3, [sp, #32]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d07b      	beq.n	80060e6 <_dtoa_r+0x4e6>
 8005fee:	9b06      	ldr	r3, [sp, #24]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	dd38      	ble.n	8006066 <_dtoa_r+0x466>
 8005ff4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	4b69      	ldr	r3, [pc, #420]	; (80061a0 <_dtoa_r+0x5a0>)
 8005ffc:	f7fa fa7c 	bl	80004f8 <__aeabi_dmul>
 8006000:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006004:	9c06      	ldr	r4, [sp, #24]
 8006006:	f10b 38ff 	add.w	r8, fp, #4294967295
 800600a:	3701      	adds	r7, #1
 800600c:	4638      	mov	r0, r7
 800600e:	f7fa fa09 	bl	8000424 <__aeabi_i2d>
 8006012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006016:	f7fa fa6f 	bl	80004f8 <__aeabi_dmul>
 800601a:	2200      	movs	r2, #0
 800601c:	4b61      	ldr	r3, [pc, #388]	; (80061a4 <_dtoa_r+0x5a4>)
 800601e:	f7fa f8b5 	bl	800018c <__adddf3>
 8006022:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006026:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800602a:	9611      	str	r6, [sp, #68]	; 0x44
 800602c:	2c00      	cmp	r4, #0
 800602e:	d15d      	bne.n	80060ec <_dtoa_r+0x4ec>
 8006030:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006034:	2200      	movs	r2, #0
 8006036:	4b5c      	ldr	r3, [pc, #368]	; (80061a8 <_dtoa_r+0x5a8>)
 8006038:	f7fa f8a6 	bl	8000188 <__aeabi_dsub>
 800603c:	4602      	mov	r2, r0
 800603e:	460b      	mov	r3, r1
 8006040:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006044:	4633      	mov	r3, r6
 8006046:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006048:	f7fa fce6 	bl	8000a18 <__aeabi_dcmpgt>
 800604c:	2800      	cmp	r0, #0
 800604e:	f040 8295 	bne.w	800657c <_dtoa_r+0x97c>
 8006052:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006056:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006058:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800605c:	f7fa fcbe 	bl	80009dc <__aeabi_dcmplt>
 8006060:	2800      	cmp	r0, #0
 8006062:	f040 8289 	bne.w	8006578 <_dtoa_r+0x978>
 8006066:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800606a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800606e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006070:	2b00      	cmp	r3, #0
 8006072:	f2c0 8151 	blt.w	8006318 <_dtoa_r+0x718>
 8006076:	f1bb 0f0e 	cmp.w	fp, #14
 800607a:	f300 814d 	bgt.w	8006318 <_dtoa_r+0x718>
 800607e:	4b45      	ldr	r3, [pc, #276]	; (8006194 <_dtoa_r+0x594>)
 8006080:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006084:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006088:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800608c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800608e:	2b00      	cmp	r3, #0
 8006090:	f280 80da 	bge.w	8006248 <_dtoa_r+0x648>
 8006094:	9b08      	ldr	r3, [sp, #32]
 8006096:	2b00      	cmp	r3, #0
 8006098:	f300 80d6 	bgt.w	8006248 <_dtoa_r+0x648>
 800609c:	f040 826b 	bne.w	8006576 <_dtoa_r+0x976>
 80060a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060a4:	2200      	movs	r2, #0
 80060a6:	4b40      	ldr	r3, [pc, #256]	; (80061a8 <_dtoa_r+0x5a8>)
 80060a8:	f7fa fa26 	bl	80004f8 <__aeabi_dmul>
 80060ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060b0:	f7fa fca8 	bl	8000a04 <__aeabi_dcmpge>
 80060b4:	9c08      	ldr	r4, [sp, #32]
 80060b6:	4626      	mov	r6, r4
 80060b8:	2800      	cmp	r0, #0
 80060ba:	f040 8241 	bne.w	8006540 <_dtoa_r+0x940>
 80060be:	2331      	movs	r3, #49	; 0x31
 80060c0:	9f03      	ldr	r7, [sp, #12]
 80060c2:	f10b 0b01 	add.w	fp, fp, #1
 80060c6:	f807 3b01 	strb.w	r3, [r7], #1
 80060ca:	e23d      	b.n	8006548 <_dtoa_r+0x948>
 80060cc:	07e2      	lsls	r2, r4, #31
 80060ce:	d505      	bpl.n	80060dc <_dtoa_r+0x4dc>
 80060d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80060d4:	f7fa fa10 	bl	80004f8 <__aeabi_dmul>
 80060d8:	2301      	movs	r3, #1
 80060da:	3701      	adds	r7, #1
 80060dc:	1064      	asrs	r4, r4, #1
 80060de:	3608      	adds	r6, #8
 80060e0:	e76d      	b.n	8005fbe <_dtoa_r+0x3be>
 80060e2:	2702      	movs	r7, #2
 80060e4:	e770      	b.n	8005fc8 <_dtoa_r+0x3c8>
 80060e6:	46d8      	mov	r8, fp
 80060e8:	9c08      	ldr	r4, [sp, #32]
 80060ea:	e78f      	b.n	800600c <_dtoa_r+0x40c>
 80060ec:	9903      	ldr	r1, [sp, #12]
 80060ee:	4b29      	ldr	r3, [pc, #164]	; (8006194 <_dtoa_r+0x594>)
 80060f0:	4421      	add	r1, r4
 80060f2:	9112      	str	r1, [sp, #72]	; 0x48
 80060f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060f6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060fa:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80060fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006102:	2900      	cmp	r1, #0
 8006104:	d054      	beq.n	80061b0 <_dtoa_r+0x5b0>
 8006106:	2000      	movs	r0, #0
 8006108:	4928      	ldr	r1, [pc, #160]	; (80061ac <_dtoa_r+0x5ac>)
 800610a:	f7fa fb1f 	bl	800074c <__aeabi_ddiv>
 800610e:	463b      	mov	r3, r7
 8006110:	4632      	mov	r2, r6
 8006112:	f7fa f839 	bl	8000188 <__aeabi_dsub>
 8006116:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800611a:	9f03      	ldr	r7, [sp, #12]
 800611c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006120:	f7fa fc9a 	bl	8000a58 <__aeabi_d2iz>
 8006124:	4604      	mov	r4, r0
 8006126:	f7fa f97d 	bl	8000424 <__aeabi_i2d>
 800612a:	4602      	mov	r2, r0
 800612c:	460b      	mov	r3, r1
 800612e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006132:	f7fa f829 	bl	8000188 <__aeabi_dsub>
 8006136:	4602      	mov	r2, r0
 8006138:	460b      	mov	r3, r1
 800613a:	3430      	adds	r4, #48	; 0x30
 800613c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006140:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006144:	f807 4b01 	strb.w	r4, [r7], #1
 8006148:	f7fa fc48 	bl	80009dc <__aeabi_dcmplt>
 800614c:	2800      	cmp	r0, #0
 800614e:	d173      	bne.n	8006238 <_dtoa_r+0x638>
 8006150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006154:	2000      	movs	r0, #0
 8006156:	4911      	ldr	r1, [pc, #68]	; (800619c <_dtoa_r+0x59c>)
 8006158:	f7fa f816 	bl	8000188 <__aeabi_dsub>
 800615c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006160:	f7fa fc3c 	bl	80009dc <__aeabi_dcmplt>
 8006164:	2800      	cmp	r0, #0
 8006166:	f040 80b6 	bne.w	80062d6 <_dtoa_r+0x6d6>
 800616a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800616c:	429f      	cmp	r7, r3
 800616e:	f43f af7a 	beq.w	8006066 <_dtoa_r+0x466>
 8006172:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006176:	2200      	movs	r2, #0
 8006178:	4b09      	ldr	r3, [pc, #36]	; (80061a0 <_dtoa_r+0x5a0>)
 800617a:	f7fa f9bd 	bl	80004f8 <__aeabi_dmul>
 800617e:	2200      	movs	r2, #0
 8006180:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006184:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006188:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <_dtoa_r+0x5a0>)
 800618a:	f7fa f9b5 	bl	80004f8 <__aeabi_dmul>
 800618e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006192:	e7c3      	b.n	800611c <_dtoa_r+0x51c>
 8006194:	0800bac8 	.word	0x0800bac8
 8006198:	0800baa0 	.word	0x0800baa0
 800619c:	3ff00000 	.word	0x3ff00000
 80061a0:	40240000 	.word	0x40240000
 80061a4:	401c0000 	.word	0x401c0000
 80061a8:	40140000 	.word	0x40140000
 80061ac:	3fe00000 	.word	0x3fe00000
 80061b0:	4630      	mov	r0, r6
 80061b2:	4639      	mov	r1, r7
 80061b4:	f7fa f9a0 	bl	80004f8 <__aeabi_dmul>
 80061b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061be:	9c03      	ldr	r4, [sp, #12]
 80061c0:	9314      	str	r3, [sp, #80]	; 0x50
 80061c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061c6:	f7fa fc47 	bl	8000a58 <__aeabi_d2iz>
 80061ca:	9015      	str	r0, [sp, #84]	; 0x54
 80061cc:	f7fa f92a 	bl	8000424 <__aeabi_i2d>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061d8:	f7f9 ffd6 	bl	8000188 <__aeabi_dsub>
 80061dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061de:	4606      	mov	r6, r0
 80061e0:	3330      	adds	r3, #48	; 0x30
 80061e2:	f804 3b01 	strb.w	r3, [r4], #1
 80061e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061e8:	460f      	mov	r7, r1
 80061ea:	429c      	cmp	r4, r3
 80061ec:	f04f 0200 	mov.w	r2, #0
 80061f0:	d124      	bne.n	800623c <_dtoa_r+0x63c>
 80061f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061f6:	4baf      	ldr	r3, [pc, #700]	; (80064b4 <_dtoa_r+0x8b4>)
 80061f8:	f7f9 ffc8 	bl	800018c <__adddf3>
 80061fc:	4602      	mov	r2, r0
 80061fe:	460b      	mov	r3, r1
 8006200:	4630      	mov	r0, r6
 8006202:	4639      	mov	r1, r7
 8006204:	f7fa fc08 	bl	8000a18 <__aeabi_dcmpgt>
 8006208:	2800      	cmp	r0, #0
 800620a:	d163      	bne.n	80062d4 <_dtoa_r+0x6d4>
 800620c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006210:	2000      	movs	r0, #0
 8006212:	49a8      	ldr	r1, [pc, #672]	; (80064b4 <_dtoa_r+0x8b4>)
 8006214:	f7f9 ffb8 	bl	8000188 <__aeabi_dsub>
 8006218:	4602      	mov	r2, r0
 800621a:	460b      	mov	r3, r1
 800621c:	4630      	mov	r0, r6
 800621e:	4639      	mov	r1, r7
 8006220:	f7fa fbdc 	bl	80009dc <__aeabi_dcmplt>
 8006224:	2800      	cmp	r0, #0
 8006226:	f43f af1e 	beq.w	8006066 <_dtoa_r+0x466>
 800622a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800622c:	1e7b      	subs	r3, r7, #1
 800622e:	9314      	str	r3, [sp, #80]	; 0x50
 8006230:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006234:	2b30      	cmp	r3, #48	; 0x30
 8006236:	d0f8      	beq.n	800622a <_dtoa_r+0x62a>
 8006238:	46c3      	mov	fp, r8
 800623a:	e03b      	b.n	80062b4 <_dtoa_r+0x6b4>
 800623c:	4b9e      	ldr	r3, [pc, #632]	; (80064b8 <_dtoa_r+0x8b8>)
 800623e:	f7fa f95b 	bl	80004f8 <__aeabi_dmul>
 8006242:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006246:	e7bc      	b.n	80061c2 <_dtoa_r+0x5c2>
 8006248:	9f03      	ldr	r7, [sp, #12]
 800624a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800624e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006252:	4640      	mov	r0, r8
 8006254:	4649      	mov	r1, r9
 8006256:	f7fa fa79 	bl	800074c <__aeabi_ddiv>
 800625a:	f7fa fbfd 	bl	8000a58 <__aeabi_d2iz>
 800625e:	4604      	mov	r4, r0
 8006260:	f7fa f8e0 	bl	8000424 <__aeabi_i2d>
 8006264:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006268:	f7fa f946 	bl	80004f8 <__aeabi_dmul>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4640      	mov	r0, r8
 8006272:	4649      	mov	r1, r9
 8006274:	f7f9 ff88 	bl	8000188 <__aeabi_dsub>
 8006278:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800627c:	f807 6b01 	strb.w	r6, [r7], #1
 8006280:	9e03      	ldr	r6, [sp, #12]
 8006282:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006286:	1bbe      	subs	r6, r7, r6
 8006288:	45b4      	cmp	ip, r6
 800628a:	4602      	mov	r2, r0
 800628c:	460b      	mov	r3, r1
 800628e:	d136      	bne.n	80062fe <_dtoa_r+0x6fe>
 8006290:	f7f9 ff7c 	bl	800018c <__adddf3>
 8006294:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006298:	4680      	mov	r8, r0
 800629a:	4689      	mov	r9, r1
 800629c:	f7fa fbbc 	bl	8000a18 <__aeabi_dcmpgt>
 80062a0:	bb58      	cbnz	r0, 80062fa <_dtoa_r+0x6fa>
 80062a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062a6:	4640      	mov	r0, r8
 80062a8:	4649      	mov	r1, r9
 80062aa:	f7fa fb8d 	bl	80009c8 <__aeabi_dcmpeq>
 80062ae:	b108      	cbz	r0, 80062b4 <_dtoa_r+0x6b4>
 80062b0:	07e3      	lsls	r3, r4, #31
 80062b2:	d422      	bmi.n	80062fa <_dtoa_r+0x6fa>
 80062b4:	4651      	mov	r1, sl
 80062b6:	4628      	mov	r0, r5
 80062b8:	f000 fbc2 	bl	8006a40 <_Bfree>
 80062bc:	2300      	movs	r3, #0
 80062be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80062c0:	703b      	strb	r3, [r7, #0]
 80062c2:	f10b 0301 	add.w	r3, fp, #1
 80062c6:	6013      	str	r3, [r2, #0]
 80062c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f43f ace6 	beq.w	8005c9c <_dtoa_r+0x9c>
 80062d0:	601f      	str	r7, [r3, #0]
 80062d2:	e4e3      	b.n	8005c9c <_dtoa_r+0x9c>
 80062d4:	4627      	mov	r7, r4
 80062d6:	463b      	mov	r3, r7
 80062d8:	461f      	mov	r7, r3
 80062da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062de:	2a39      	cmp	r2, #57	; 0x39
 80062e0:	d107      	bne.n	80062f2 <_dtoa_r+0x6f2>
 80062e2:	9a03      	ldr	r2, [sp, #12]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d1f7      	bne.n	80062d8 <_dtoa_r+0x6d8>
 80062e8:	2230      	movs	r2, #48	; 0x30
 80062ea:	9903      	ldr	r1, [sp, #12]
 80062ec:	f108 0801 	add.w	r8, r8, #1
 80062f0:	700a      	strb	r2, [r1, #0]
 80062f2:	781a      	ldrb	r2, [r3, #0]
 80062f4:	3201      	adds	r2, #1
 80062f6:	701a      	strb	r2, [r3, #0]
 80062f8:	e79e      	b.n	8006238 <_dtoa_r+0x638>
 80062fa:	46d8      	mov	r8, fp
 80062fc:	e7eb      	b.n	80062d6 <_dtoa_r+0x6d6>
 80062fe:	2200      	movs	r2, #0
 8006300:	4b6d      	ldr	r3, [pc, #436]	; (80064b8 <_dtoa_r+0x8b8>)
 8006302:	f7fa f8f9 	bl	80004f8 <__aeabi_dmul>
 8006306:	2200      	movs	r2, #0
 8006308:	2300      	movs	r3, #0
 800630a:	4680      	mov	r8, r0
 800630c:	4689      	mov	r9, r1
 800630e:	f7fa fb5b 	bl	80009c8 <__aeabi_dcmpeq>
 8006312:	2800      	cmp	r0, #0
 8006314:	d09b      	beq.n	800624e <_dtoa_r+0x64e>
 8006316:	e7cd      	b.n	80062b4 <_dtoa_r+0x6b4>
 8006318:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800631a:	2a00      	cmp	r2, #0
 800631c:	f000 80c4 	beq.w	80064a8 <_dtoa_r+0x8a8>
 8006320:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006322:	2a01      	cmp	r2, #1
 8006324:	f300 80a8 	bgt.w	8006478 <_dtoa_r+0x878>
 8006328:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800632a:	2a00      	cmp	r2, #0
 800632c:	f000 80a0 	beq.w	8006470 <_dtoa_r+0x870>
 8006330:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006334:	464f      	mov	r7, r9
 8006336:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800633a:	2101      	movs	r1, #1
 800633c:	441a      	add	r2, r3
 800633e:	4628      	mov	r0, r5
 8006340:	4499      	add	r9, r3
 8006342:	9209      	str	r2, [sp, #36]	; 0x24
 8006344:	f000 fc7c 	bl	8006c40 <__i2b>
 8006348:	4606      	mov	r6, r0
 800634a:	b15f      	cbz	r7, 8006364 <_dtoa_r+0x764>
 800634c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800634e:	2b00      	cmp	r3, #0
 8006350:	dd08      	ble.n	8006364 <_dtoa_r+0x764>
 8006352:	42bb      	cmp	r3, r7
 8006354:	bfa8      	it	ge
 8006356:	463b      	movge	r3, r7
 8006358:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800635a:	eba9 0903 	sub.w	r9, r9, r3
 800635e:	1aff      	subs	r7, r7, r3
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	9309      	str	r3, [sp, #36]	; 0x24
 8006364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006366:	b1f3      	cbz	r3, 80063a6 <_dtoa_r+0x7a6>
 8006368:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 80a0 	beq.w	80064b0 <_dtoa_r+0x8b0>
 8006370:	2c00      	cmp	r4, #0
 8006372:	dd10      	ble.n	8006396 <_dtoa_r+0x796>
 8006374:	4631      	mov	r1, r6
 8006376:	4622      	mov	r2, r4
 8006378:	4628      	mov	r0, r5
 800637a:	f000 fd1f 	bl	8006dbc <__pow5mult>
 800637e:	4652      	mov	r2, sl
 8006380:	4601      	mov	r1, r0
 8006382:	4606      	mov	r6, r0
 8006384:	4628      	mov	r0, r5
 8006386:	f000 fc71 	bl	8006c6c <__multiply>
 800638a:	4680      	mov	r8, r0
 800638c:	4651      	mov	r1, sl
 800638e:	4628      	mov	r0, r5
 8006390:	f000 fb56 	bl	8006a40 <_Bfree>
 8006394:	46c2      	mov	sl, r8
 8006396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006398:	1b1a      	subs	r2, r3, r4
 800639a:	d004      	beq.n	80063a6 <_dtoa_r+0x7a6>
 800639c:	4651      	mov	r1, sl
 800639e:	4628      	mov	r0, r5
 80063a0:	f000 fd0c 	bl	8006dbc <__pow5mult>
 80063a4:	4682      	mov	sl, r0
 80063a6:	2101      	movs	r1, #1
 80063a8:	4628      	mov	r0, r5
 80063aa:	f000 fc49 	bl	8006c40 <__i2b>
 80063ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063b0:	4604      	mov	r4, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f340 8082 	ble.w	80064bc <_dtoa_r+0x8bc>
 80063b8:	461a      	mov	r2, r3
 80063ba:	4601      	mov	r1, r0
 80063bc:	4628      	mov	r0, r5
 80063be:	f000 fcfd 	bl	8006dbc <__pow5mult>
 80063c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063c4:	4604      	mov	r4, r0
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	dd7b      	ble.n	80064c2 <_dtoa_r+0x8c2>
 80063ca:	f04f 0800 	mov.w	r8, #0
 80063ce:	6923      	ldr	r3, [r4, #16]
 80063d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80063d4:	6918      	ldr	r0, [r3, #16]
 80063d6:	f000 fbe5 	bl	8006ba4 <__hi0bits>
 80063da:	f1c0 0020 	rsb	r0, r0, #32
 80063de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e0:	4418      	add	r0, r3
 80063e2:	f010 001f 	ands.w	r0, r0, #31
 80063e6:	f000 8092 	beq.w	800650e <_dtoa_r+0x90e>
 80063ea:	f1c0 0320 	rsb	r3, r0, #32
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	f340 8085 	ble.w	80064fe <_dtoa_r+0x8fe>
 80063f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f6:	f1c0 001c 	rsb	r0, r0, #28
 80063fa:	4403      	add	r3, r0
 80063fc:	4481      	add	r9, r0
 80063fe:	4407      	add	r7, r0
 8006400:	9309      	str	r3, [sp, #36]	; 0x24
 8006402:	f1b9 0f00 	cmp.w	r9, #0
 8006406:	dd05      	ble.n	8006414 <_dtoa_r+0x814>
 8006408:	4651      	mov	r1, sl
 800640a:	464a      	mov	r2, r9
 800640c:	4628      	mov	r0, r5
 800640e:	f000 fd2f 	bl	8006e70 <__lshift>
 8006412:	4682      	mov	sl, r0
 8006414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006416:	2b00      	cmp	r3, #0
 8006418:	dd05      	ble.n	8006426 <_dtoa_r+0x826>
 800641a:	4621      	mov	r1, r4
 800641c:	461a      	mov	r2, r3
 800641e:	4628      	mov	r0, r5
 8006420:	f000 fd26 	bl	8006e70 <__lshift>
 8006424:	4604      	mov	r4, r0
 8006426:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006428:	2b00      	cmp	r3, #0
 800642a:	d072      	beq.n	8006512 <_dtoa_r+0x912>
 800642c:	4621      	mov	r1, r4
 800642e:	4650      	mov	r0, sl
 8006430:	f000 fd8a 	bl	8006f48 <__mcmp>
 8006434:	2800      	cmp	r0, #0
 8006436:	da6c      	bge.n	8006512 <_dtoa_r+0x912>
 8006438:	2300      	movs	r3, #0
 800643a:	4651      	mov	r1, sl
 800643c:	220a      	movs	r2, #10
 800643e:	4628      	mov	r0, r5
 8006440:	f000 fb20 	bl	8006a84 <__multadd>
 8006444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006446:	4682      	mov	sl, r0
 8006448:	f10b 3bff 	add.w	fp, fp, #4294967295
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 81ac 	beq.w	80067aa <_dtoa_r+0xbaa>
 8006452:	2300      	movs	r3, #0
 8006454:	4631      	mov	r1, r6
 8006456:	220a      	movs	r2, #10
 8006458:	4628      	mov	r0, r5
 800645a:	f000 fb13 	bl	8006a84 <__multadd>
 800645e:	9b06      	ldr	r3, [sp, #24]
 8006460:	4606      	mov	r6, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	f300 8093 	bgt.w	800658e <_dtoa_r+0x98e>
 8006468:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800646a:	2b02      	cmp	r3, #2
 800646c:	dc59      	bgt.n	8006522 <_dtoa_r+0x922>
 800646e:	e08e      	b.n	800658e <_dtoa_r+0x98e>
 8006470:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006472:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006476:	e75d      	b.n	8006334 <_dtoa_r+0x734>
 8006478:	9b08      	ldr	r3, [sp, #32]
 800647a:	1e5c      	subs	r4, r3, #1
 800647c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800647e:	42a3      	cmp	r3, r4
 8006480:	bfbf      	itttt	lt
 8006482:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006484:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006486:	1ae3      	sublt	r3, r4, r3
 8006488:	18d2      	addlt	r2, r2, r3
 800648a:	bfa8      	it	ge
 800648c:	1b1c      	subge	r4, r3, r4
 800648e:	9b08      	ldr	r3, [sp, #32]
 8006490:	bfbe      	ittt	lt
 8006492:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006494:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006496:	2400      	movlt	r4, #0
 8006498:	2b00      	cmp	r3, #0
 800649a:	bfb5      	itete	lt
 800649c:	eba9 0703 	sublt.w	r7, r9, r3
 80064a0:	464f      	movge	r7, r9
 80064a2:	2300      	movlt	r3, #0
 80064a4:	9b08      	ldrge	r3, [sp, #32]
 80064a6:	e747      	b.n	8006338 <_dtoa_r+0x738>
 80064a8:	464f      	mov	r7, r9
 80064aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80064ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80064ae:	e74c      	b.n	800634a <_dtoa_r+0x74a>
 80064b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064b2:	e773      	b.n	800639c <_dtoa_r+0x79c>
 80064b4:	3fe00000 	.word	0x3fe00000
 80064b8:	40240000 	.word	0x40240000
 80064bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064be:	2b01      	cmp	r3, #1
 80064c0:	dc18      	bgt.n	80064f4 <_dtoa_r+0x8f4>
 80064c2:	9b04      	ldr	r3, [sp, #16]
 80064c4:	b9b3      	cbnz	r3, 80064f4 <_dtoa_r+0x8f4>
 80064c6:	9b05      	ldr	r3, [sp, #20]
 80064c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064cc:	b993      	cbnz	r3, 80064f4 <_dtoa_r+0x8f4>
 80064ce:	9b05      	ldr	r3, [sp, #20]
 80064d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064d4:	0d1b      	lsrs	r3, r3, #20
 80064d6:	051b      	lsls	r3, r3, #20
 80064d8:	b17b      	cbz	r3, 80064fa <_dtoa_r+0x8fa>
 80064da:	f04f 0801 	mov.w	r8, #1
 80064de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064e0:	f109 0901 	add.w	r9, r9, #1
 80064e4:	3301      	adds	r3, #1
 80064e6:	9309      	str	r3, [sp, #36]	; 0x24
 80064e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f47f af6f 	bne.w	80063ce <_dtoa_r+0x7ce>
 80064f0:	2001      	movs	r0, #1
 80064f2:	e774      	b.n	80063de <_dtoa_r+0x7de>
 80064f4:	f04f 0800 	mov.w	r8, #0
 80064f8:	e7f6      	b.n	80064e8 <_dtoa_r+0x8e8>
 80064fa:	4698      	mov	r8, r3
 80064fc:	e7f4      	b.n	80064e8 <_dtoa_r+0x8e8>
 80064fe:	d080      	beq.n	8006402 <_dtoa_r+0x802>
 8006500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006502:	331c      	adds	r3, #28
 8006504:	441a      	add	r2, r3
 8006506:	4499      	add	r9, r3
 8006508:	441f      	add	r7, r3
 800650a:	9209      	str	r2, [sp, #36]	; 0x24
 800650c:	e779      	b.n	8006402 <_dtoa_r+0x802>
 800650e:	4603      	mov	r3, r0
 8006510:	e7f6      	b.n	8006500 <_dtoa_r+0x900>
 8006512:	9b08      	ldr	r3, [sp, #32]
 8006514:	2b00      	cmp	r3, #0
 8006516:	dc34      	bgt.n	8006582 <_dtoa_r+0x982>
 8006518:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800651a:	2b02      	cmp	r3, #2
 800651c:	dd31      	ble.n	8006582 <_dtoa_r+0x982>
 800651e:	9b08      	ldr	r3, [sp, #32]
 8006520:	9306      	str	r3, [sp, #24]
 8006522:	9b06      	ldr	r3, [sp, #24]
 8006524:	b963      	cbnz	r3, 8006540 <_dtoa_r+0x940>
 8006526:	4621      	mov	r1, r4
 8006528:	2205      	movs	r2, #5
 800652a:	4628      	mov	r0, r5
 800652c:	f000 faaa 	bl	8006a84 <__multadd>
 8006530:	4601      	mov	r1, r0
 8006532:	4604      	mov	r4, r0
 8006534:	4650      	mov	r0, sl
 8006536:	f000 fd07 	bl	8006f48 <__mcmp>
 800653a:	2800      	cmp	r0, #0
 800653c:	f73f adbf 	bgt.w	80060be <_dtoa_r+0x4be>
 8006540:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006542:	9f03      	ldr	r7, [sp, #12]
 8006544:	ea6f 0b03 	mvn.w	fp, r3
 8006548:	f04f 0800 	mov.w	r8, #0
 800654c:	4621      	mov	r1, r4
 800654e:	4628      	mov	r0, r5
 8006550:	f000 fa76 	bl	8006a40 <_Bfree>
 8006554:	2e00      	cmp	r6, #0
 8006556:	f43f aead 	beq.w	80062b4 <_dtoa_r+0x6b4>
 800655a:	f1b8 0f00 	cmp.w	r8, #0
 800655e:	d005      	beq.n	800656c <_dtoa_r+0x96c>
 8006560:	45b0      	cmp	r8, r6
 8006562:	d003      	beq.n	800656c <_dtoa_r+0x96c>
 8006564:	4641      	mov	r1, r8
 8006566:	4628      	mov	r0, r5
 8006568:	f000 fa6a 	bl	8006a40 <_Bfree>
 800656c:	4631      	mov	r1, r6
 800656e:	4628      	mov	r0, r5
 8006570:	f000 fa66 	bl	8006a40 <_Bfree>
 8006574:	e69e      	b.n	80062b4 <_dtoa_r+0x6b4>
 8006576:	2400      	movs	r4, #0
 8006578:	4626      	mov	r6, r4
 800657a:	e7e1      	b.n	8006540 <_dtoa_r+0x940>
 800657c:	46c3      	mov	fp, r8
 800657e:	4626      	mov	r6, r4
 8006580:	e59d      	b.n	80060be <_dtoa_r+0x4be>
 8006582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006584:	2b00      	cmp	r3, #0
 8006586:	f000 80c8 	beq.w	800671a <_dtoa_r+0xb1a>
 800658a:	9b08      	ldr	r3, [sp, #32]
 800658c:	9306      	str	r3, [sp, #24]
 800658e:	2f00      	cmp	r7, #0
 8006590:	dd05      	ble.n	800659e <_dtoa_r+0x99e>
 8006592:	4631      	mov	r1, r6
 8006594:	463a      	mov	r2, r7
 8006596:	4628      	mov	r0, r5
 8006598:	f000 fc6a 	bl	8006e70 <__lshift>
 800659c:	4606      	mov	r6, r0
 800659e:	f1b8 0f00 	cmp.w	r8, #0
 80065a2:	d05b      	beq.n	800665c <_dtoa_r+0xa5c>
 80065a4:	4628      	mov	r0, r5
 80065a6:	6871      	ldr	r1, [r6, #4]
 80065a8:	f000 fa0a 	bl	80069c0 <_Balloc>
 80065ac:	4607      	mov	r7, r0
 80065ae:	b928      	cbnz	r0, 80065bc <_dtoa_r+0x9bc>
 80065b0:	4602      	mov	r2, r0
 80065b2:	f240 21ef 	movw	r1, #751	; 0x2ef
 80065b6:	4b81      	ldr	r3, [pc, #516]	; (80067bc <_dtoa_r+0xbbc>)
 80065b8:	f7ff bb36 	b.w	8005c28 <_dtoa_r+0x28>
 80065bc:	6932      	ldr	r2, [r6, #16]
 80065be:	f106 010c 	add.w	r1, r6, #12
 80065c2:	3202      	adds	r2, #2
 80065c4:	0092      	lsls	r2, r2, #2
 80065c6:	300c      	adds	r0, #12
 80065c8:	f7ff fa7d 	bl	8005ac6 <memcpy>
 80065cc:	2201      	movs	r2, #1
 80065ce:	4639      	mov	r1, r7
 80065d0:	4628      	mov	r0, r5
 80065d2:	f000 fc4d 	bl	8006e70 <__lshift>
 80065d6:	46b0      	mov	r8, r6
 80065d8:	4606      	mov	r6, r0
 80065da:	9b03      	ldr	r3, [sp, #12]
 80065dc:	9a03      	ldr	r2, [sp, #12]
 80065de:	3301      	adds	r3, #1
 80065e0:	9308      	str	r3, [sp, #32]
 80065e2:	9b06      	ldr	r3, [sp, #24]
 80065e4:	4413      	add	r3, r2
 80065e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80065e8:	9b04      	ldr	r3, [sp, #16]
 80065ea:	f003 0301 	and.w	r3, r3, #1
 80065ee:	930a      	str	r3, [sp, #40]	; 0x28
 80065f0:	9b08      	ldr	r3, [sp, #32]
 80065f2:	4621      	mov	r1, r4
 80065f4:	3b01      	subs	r3, #1
 80065f6:	4650      	mov	r0, sl
 80065f8:	9304      	str	r3, [sp, #16]
 80065fa:	f7ff fa77 	bl	8005aec <quorem>
 80065fe:	4641      	mov	r1, r8
 8006600:	9006      	str	r0, [sp, #24]
 8006602:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006606:	4650      	mov	r0, sl
 8006608:	f000 fc9e 	bl	8006f48 <__mcmp>
 800660c:	4632      	mov	r2, r6
 800660e:	9009      	str	r0, [sp, #36]	; 0x24
 8006610:	4621      	mov	r1, r4
 8006612:	4628      	mov	r0, r5
 8006614:	f000 fcb4 	bl	8006f80 <__mdiff>
 8006618:	68c2      	ldr	r2, [r0, #12]
 800661a:	4607      	mov	r7, r0
 800661c:	bb02      	cbnz	r2, 8006660 <_dtoa_r+0xa60>
 800661e:	4601      	mov	r1, r0
 8006620:	4650      	mov	r0, sl
 8006622:	f000 fc91 	bl	8006f48 <__mcmp>
 8006626:	4602      	mov	r2, r0
 8006628:	4639      	mov	r1, r7
 800662a:	4628      	mov	r0, r5
 800662c:	920c      	str	r2, [sp, #48]	; 0x30
 800662e:	f000 fa07 	bl	8006a40 <_Bfree>
 8006632:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006634:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006636:	9f08      	ldr	r7, [sp, #32]
 8006638:	ea43 0102 	orr.w	r1, r3, r2
 800663c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800663e:	4319      	orrs	r1, r3
 8006640:	d110      	bne.n	8006664 <_dtoa_r+0xa64>
 8006642:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006646:	d029      	beq.n	800669c <_dtoa_r+0xa9c>
 8006648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664a:	2b00      	cmp	r3, #0
 800664c:	dd02      	ble.n	8006654 <_dtoa_r+0xa54>
 800664e:	9b06      	ldr	r3, [sp, #24]
 8006650:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006654:	9b04      	ldr	r3, [sp, #16]
 8006656:	f883 9000 	strb.w	r9, [r3]
 800665a:	e777      	b.n	800654c <_dtoa_r+0x94c>
 800665c:	4630      	mov	r0, r6
 800665e:	e7ba      	b.n	80065d6 <_dtoa_r+0x9d6>
 8006660:	2201      	movs	r2, #1
 8006662:	e7e1      	b.n	8006628 <_dtoa_r+0xa28>
 8006664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006666:	2b00      	cmp	r3, #0
 8006668:	db04      	blt.n	8006674 <_dtoa_r+0xa74>
 800666a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800666c:	430b      	orrs	r3, r1
 800666e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006670:	430b      	orrs	r3, r1
 8006672:	d120      	bne.n	80066b6 <_dtoa_r+0xab6>
 8006674:	2a00      	cmp	r2, #0
 8006676:	dded      	ble.n	8006654 <_dtoa_r+0xa54>
 8006678:	4651      	mov	r1, sl
 800667a:	2201      	movs	r2, #1
 800667c:	4628      	mov	r0, r5
 800667e:	f000 fbf7 	bl	8006e70 <__lshift>
 8006682:	4621      	mov	r1, r4
 8006684:	4682      	mov	sl, r0
 8006686:	f000 fc5f 	bl	8006f48 <__mcmp>
 800668a:	2800      	cmp	r0, #0
 800668c:	dc03      	bgt.n	8006696 <_dtoa_r+0xa96>
 800668e:	d1e1      	bne.n	8006654 <_dtoa_r+0xa54>
 8006690:	f019 0f01 	tst.w	r9, #1
 8006694:	d0de      	beq.n	8006654 <_dtoa_r+0xa54>
 8006696:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800669a:	d1d8      	bne.n	800664e <_dtoa_r+0xa4e>
 800669c:	2339      	movs	r3, #57	; 0x39
 800669e:	9a04      	ldr	r2, [sp, #16]
 80066a0:	7013      	strb	r3, [r2, #0]
 80066a2:	463b      	mov	r3, r7
 80066a4:	461f      	mov	r7, r3
 80066a6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	2a39      	cmp	r2, #57	; 0x39
 80066ae:	d06b      	beq.n	8006788 <_dtoa_r+0xb88>
 80066b0:	3201      	adds	r2, #1
 80066b2:	701a      	strb	r2, [r3, #0]
 80066b4:	e74a      	b.n	800654c <_dtoa_r+0x94c>
 80066b6:	2a00      	cmp	r2, #0
 80066b8:	dd07      	ble.n	80066ca <_dtoa_r+0xaca>
 80066ba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80066be:	d0ed      	beq.n	800669c <_dtoa_r+0xa9c>
 80066c0:	9a04      	ldr	r2, [sp, #16]
 80066c2:	f109 0301 	add.w	r3, r9, #1
 80066c6:	7013      	strb	r3, [r2, #0]
 80066c8:	e740      	b.n	800654c <_dtoa_r+0x94c>
 80066ca:	9b08      	ldr	r3, [sp, #32]
 80066cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066ce:	f803 9c01 	strb.w	r9, [r3, #-1]
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d042      	beq.n	800675c <_dtoa_r+0xb5c>
 80066d6:	4651      	mov	r1, sl
 80066d8:	2300      	movs	r3, #0
 80066da:	220a      	movs	r2, #10
 80066dc:	4628      	mov	r0, r5
 80066de:	f000 f9d1 	bl	8006a84 <__multadd>
 80066e2:	45b0      	cmp	r8, r6
 80066e4:	4682      	mov	sl, r0
 80066e6:	f04f 0300 	mov.w	r3, #0
 80066ea:	f04f 020a 	mov.w	r2, #10
 80066ee:	4641      	mov	r1, r8
 80066f0:	4628      	mov	r0, r5
 80066f2:	d107      	bne.n	8006704 <_dtoa_r+0xb04>
 80066f4:	f000 f9c6 	bl	8006a84 <__multadd>
 80066f8:	4680      	mov	r8, r0
 80066fa:	4606      	mov	r6, r0
 80066fc:	9b08      	ldr	r3, [sp, #32]
 80066fe:	3301      	adds	r3, #1
 8006700:	9308      	str	r3, [sp, #32]
 8006702:	e775      	b.n	80065f0 <_dtoa_r+0x9f0>
 8006704:	f000 f9be 	bl	8006a84 <__multadd>
 8006708:	4631      	mov	r1, r6
 800670a:	4680      	mov	r8, r0
 800670c:	2300      	movs	r3, #0
 800670e:	220a      	movs	r2, #10
 8006710:	4628      	mov	r0, r5
 8006712:	f000 f9b7 	bl	8006a84 <__multadd>
 8006716:	4606      	mov	r6, r0
 8006718:	e7f0      	b.n	80066fc <_dtoa_r+0xafc>
 800671a:	9b08      	ldr	r3, [sp, #32]
 800671c:	9306      	str	r3, [sp, #24]
 800671e:	9f03      	ldr	r7, [sp, #12]
 8006720:	4621      	mov	r1, r4
 8006722:	4650      	mov	r0, sl
 8006724:	f7ff f9e2 	bl	8005aec <quorem>
 8006728:	9b03      	ldr	r3, [sp, #12]
 800672a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800672e:	f807 9b01 	strb.w	r9, [r7], #1
 8006732:	1afa      	subs	r2, r7, r3
 8006734:	9b06      	ldr	r3, [sp, #24]
 8006736:	4293      	cmp	r3, r2
 8006738:	dd07      	ble.n	800674a <_dtoa_r+0xb4a>
 800673a:	4651      	mov	r1, sl
 800673c:	2300      	movs	r3, #0
 800673e:	220a      	movs	r2, #10
 8006740:	4628      	mov	r0, r5
 8006742:	f000 f99f 	bl	8006a84 <__multadd>
 8006746:	4682      	mov	sl, r0
 8006748:	e7ea      	b.n	8006720 <_dtoa_r+0xb20>
 800674a:	9b06      	ldr	r3, [sp, #24]
 800674c:	f04f 0800 	mov.w	r8, #0
 8006750:	2b00      	cmp	r3, #0
 8006752:	bfcc      	ite	gt
 8006754:	461f      	movgt	r7, r3
 8006756:	2701      	movle	r7, #1
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	441f      	add	r7, r3
 800675c:	4651      	mov	r1, sl
 800675e:	2201      	movs	r2, #1
 8006760:	4628      	mov	r0, r5
 8006762:	f000 fb85 	bl	8006e70 <__lshift>
 8006766:	4621      	mov	r1, r4
 8006768:	4682      	mov	sl, r0
 800676a:	f000 fbed 	bl	8006f48 <__mcmp>
 800676e:	2800      	cmp	r0, #0
 8006770:	dc97      	bgt.n	80066a2 <_dtoa_r+0xaa2>
 8006772:	d102      	bne.n	800677a <_dtoa_r+0xb7a>
 8006774:	f019 0f01 	tst.w	r9, #1
 8006778:	d193      	bne.n	80066a2 <_dtoa_r+0xaa2>
 800677a:	463b      	mov	r3, r7
 800677c:	461f      	mov	r7, r3
 800677e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006782:	2a30      	cmp	r2, #48	; 0x30
 8006784:	d0fa      	beq.n	800677c <_dtoa_r+0xb7c>
 8006786:	e6e1      	b.n	800654c <_dtoa_r+0x94c>
 8006788:	9a03      	ldr	r2, [sp, #12]
 800678a:	429a      	cmp	r2, r3
 800678c:	d18a      	bne.n	80066a4 <_dtoa_r+0xaa4>
 800678e:	2331      	movs	r3, #49	; 0x31
 8006790:	f10b 0b01 	add.w	fp, fp, #1
 8006794:	e797      	b.n	80066c6 <_dtoa_r+0xac6>
 8006796:	4b0a      	ldr	r3, [pc, #40]	; (80067c0 <_dtoa_r+0xbc0>)
 8006798:	f7ff ba9f 	b.w	8005cda <_dtoa_r+0xda>
 800679c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f47f aa77 	bne.w	8005c92 <_dtoa_r+0x92>
 80067a4:	4b07      	ldr	r3, [pc, #28]	; (80067c4 <_dtoa_r+0xbc4>)
 80067a6:	f7ff ba98 	b.w	8005cda <_dtoa_r+0xda>
 80067aa:	9b06      	ldr	r3, [sp, #24]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dcb6      	bgt.n	800671e <_dtoa_r+0xb1e>
 80067b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	f73f aeb5 	bgt.w	8006522 <_dtoa_r+0x922>
 80067b8:	e7b1      	b.n	800671e <_dtoa_r+0xb1e>
 80067ba:	bf00      	nop
 80067bc:	0800ba31 	.word	0x0800ba31
 80067c0:	0800b98c 	.word	0x0800b98c
 80067c4:	0800b9b5 	.word	0x0800b9b5

080067c8 <_free_r>:
 80067c8:	b538      	push	{r3, r4, r5, lr}
 80067ca:	4605      	mov	r5, r0
 80067cc:	2900      	cmp	r1, #0
 80067ce:	d040      	beq.n	8006852 <_free_r+0x8a>
 80067d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067d4:	1f0c      	subs	r4, r1, #4
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	bfb8      	it	lt
 80067da:	18e4      	addlt	r4, r4, r3
 80067dc:	f000 f8e4 	bl	80069a8 <__malloc_lock>
 80067e0:	4a1c      	ldr	r2, [pc, #112]	; (8006854 <_free_r+0x8c>)
 80067e2:	6813      	ldr	r3, [r2, #0]
 80067e4:	b933      	cbnz	r3, 80067f4 <_free_r+0x2c>
 80067e6:	6063      	str	r3, [r4, #4]
 80067e8:	6014      	str	r4, [r2, #0]
 80067ea:	4628      	mov	r0, r5
 80067ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067f0:	f000 b8e0 	b.w	80069b4 <__malloc_unlock>
 80067f4:	42a3      	cmp	r3, r4
 80067f6:	d908      	bls.n	800680a <_free_r+0x42>
 80067f8:	6820      	ldr	r0, [r4, #0]
 80067fa:	1821      	adds	r1, r4, r0
 80067fc:	428b      	cmp	r3, r1
 80067fe:	bf01      	itttt	eq
 8006800:	6819      	ldreq	r1, [r3, #0]
 8006802:	685b      	ldreq	r3, [r3, #4]
 8006804:	1809      	addeq	r1, r1, r0
 8006806:	6021      	streq	r1, [r4, #0]
 8006808:	e7ed      	b.n	80067e6 <_free_r+0x1e>
 800680a:	461a      	mov	r2, r3
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	b10b      	cbz	r3, 8006814 <_free_r+0x4c>
 8006810:	42a3      	cmp	r3, r4
 8006812:	d9fa      	bls.n	800680a <_free_r+0x42>
 8006814:	6811      	ldr	r1, [r2, #0]
 8006816:	1850      	adds	r0, r2, r1
 8006818:	42a0      	cmp	r0, r4
 800681a:	d10b      	bne.n	8006834 <_free_r+0x6c>
 800681c:	6820      	ldr	r0, [r4, #0]
 800681e:	4401      	add	r1, r0
 8006820:	1850      	adds	r0, r2, r1
 8006822:	4283      	cmp	r3, r0
 8006824:	6011      	str	r1, [r2, #0]
 8006826:	d1e0      	bne.n	80067ea <_free_r+0x22>
 8006828:	6818      	ldr	r0, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	4408      	add	r0, r1
 800682e:	6010      	str	r0, [r2, #0]
 8006830:	6053      	str	r3, [r2, #4]
 8006832:	e7da      	b.n	80067ea <_free_r+0x22>
 8006834:	d902      	bls.n	800683c <_free_r+0x74>
 8006836:	230c      	movs	r3, #12
 8006838:	602b      	str	r3, [r5, #0]
 800683a:	e7d6      	b.n	80067ea <_free_r+0x22>
 800683c:	6820      	ldr	r0, [r4, #0]
 800683e:	1821      	adds	r1, r4, r0
 8006840:	428b      	cmp	r3, r1
 8006842:	bf01      	itttt	eq
 8006844:	6819      	ldreq	r1, [r3, #0]
 8006846:	685b      	ldreq	r3, [r3, #4]
 8006848:	1809      	addeq	r1, r1, r0
 800684a:	6021      	streq	r1, [r4, #0]
 800684c:	6063      	str	r3, [r4, #4]
 800684e:	6054      	str	r4, [r2, #4]
 8006850:	e7cb      	b.n	80067ea <_free_r+0x22>
 8006852:	bd38      	pop	{r3, r4, r5, pc}
 8006854:	20000bec 	.word	0x20000bec

08006858 <malloc>:
 8006858:	4b02      	ldr	r3, [pc, #8]	; (8006864 <malloc+0xc>)
 800685a:	4601      	mov	r1, r0
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f000 b823 	b.w	80068a8 <_malloc_r>
 8006862:	bf00      	nop
 8006864:	20000080 	.word	0x20000080

08006868 <sbrk_aligned>:
 8006868:	b570      	push	{r4, r5, r6, lr}
 800686a:	4e0e      	ldr	r6, [pc, #56]	; (80068a4 <sbrk_aligned+0x3c>)
 800686c:	460c      	mov	r4, r1
 800686e:	6831      	ldr	r1, [r6, #0]
 8006870:	4605      	mov	r5, r0
 8006872:	b911      	cbnz	r1, 800687a <sbrk_aligned+0x12>
 8006874:	f001 ffe4 	bl	8008840 <_sbrk_r>
 8006878:	6030      	str	r0, [r6, #0]
 800687a:	4621      	mov	r1, r4
 800687c:	4628      	mov	r0, r5
 800687e:	f001 ffdf 	bl	8008840 <_sbrk_r>
 8006882:	1c43      	adds	r3, r0, #1
 8006884:	d00a      	beq.n	800689c <sbrk_aligned+0x34>
 8006886:	1cc4      	adds	r4, r0, #3
 8006888:	f024 0403 	bic.w	r4, r4, #3
 800688c:	42a0      	cmp	r0, r4
 800688e:	d007      	beq.n	80068a0 <sbrk_aligned+0x38>
 8006890:	1a21      	subs	r1, r4, r0
 8006892:	4628      	mov	r0, r5
 8006894:	f001 ffd4 	bl	8008840 <_sbrk_r>
 8006898:	3001      	adds	r0, #1
 800689a:	d101      	bne.n	80068a0 <sbrk_aligned+0x38>
 800689c:	f04f 34ff 	mov.w	r4, #4294967295
 80068a0:	4620      	mov	r0, r4
 80068a2:	bd70      	pop	{r4, r5, r6, pc}
 80068a4:	20000bf0 	.word	0x20000bf0

080068a8 <_malloc_r>:
 80068a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068ac:	1ccd      	adds	r5, r1, #3
 80068ae:	f025 0503 	bic.w	r5, r5, #3
 80068b2:	3508      	adds	r5, #8
 80068b4:	2d0c      	cmp	r5, #12
 80068b6:	bf38      	it	cc
 80068b8:	250c      	movcc	r5, #12
 80068ba:	2d00      	cmp	r5, #0
 80068bc:	4607      	mov	r7, r0
 80068be:	db01      	blt.n	80068c4 <_malloc_r+0x1c>
 80068c0:	42a9      	cmp	r1, r5
 80068c2:	d905      	bls.n	80068d0 <_malloc_r+0x28>
 80068c4:	230c      	movs	r3, #12
 80068c6:	2600      	movs	r6, #0
 80068c8:	603b      	str	r3, [r7, #0]
 80068ca:	4630      	mov	r0, r6
 80068cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80069a4 <_malloc_r+0xfc>
 80068d4:	f000 f868 	bl	80069a8 <__malloc_lock>
 80068d8:	f8d8 3000 	ldr.w	r3, [r8]
 80068dc:	461c      	mov	r4, r3
 80068de:	bb5c      	cbnz	r4, 8006938 <_malloc_r+0x90>
 80068e0:	4629      	mov	r1, r5
 80068e2:	4638      	mov	r0, r7
 80068e4:	f7ff ffc0 	bl	8006868 <sbrk_aligned>
 80068e8:	1c43      	adds	r3, r0, #1
 80068ea:	4604      	mov	r4, r0
 80068ec:	d155      	bne.n	800699a <_malloc_r+0xf2>
 80068ee:	f8d8 4000 	ldr.w	r4, [r8]
 80068f2:	4626      	mov	r6, r4
 80068f4:	2e00      	cmp	r6, #0
 80068f6:	d145      	bne.n	8006984 <_malloc_r+0xdc>
 80068f8:	2c00      	cmp	r4, #0
 80068fa:	d048      	beq.n	800698e <_malloc_r+0xe6>
 80068fc:	6823      	ldr	r3, [r4, #0]
 80068fe:	4631      	mov	r1, r6
 8006900:	4638      	mov	r0, r7
 8006902:	eb04 0903 	add.w	r9, r4, r3
 8006906:	f001 ff9b 	bl	8008840 <_sbrk_r>
 800690a:	4581      	cmp	r9, r0
 800690c:	d13f      	bne.n	800698e <_malloc_r+0xe6>
 800690e:	6821      	ldr	r1, [r4, #0]
 8006910:	4638      	mov	r0, r7
 8006912:	1a6d      	subs	r5, r5, r1
 8006914:	4629      	mov	r1, r5
 8006916:	f7ff ffa7 	bl	8006868 <sbrk_aligned>
 800691a:	3001      	adds	r0, #1
 800691c:	d037      	beq.n	800698e <_malloc_r+0xe6>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	442b      	add	r3, r5
 8006922:	6023      	str	r3, [r4, #0]
 8006924:	f8d8 3000 	ldr.w	r3, [r8]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d038      	beq.n	800699e <_malloc_r+0xf6>
 800692c:	685a      	ldr	r2, [r3, #4]
 800692e:	42a2      	cmp	r2, r4
 8006930:	d12b      	bne.n	800698a <_malloc_r+0xe2>
 8006932:	2200      	movs	r2, #0
 8006934:	605a      	str	r2, [r3, #4]
 8006936:	e00f      	b.n	8006958 <_malloc_r+0xb0>
 8006938:	6822      	ldr	r2, [r4, #0]
 800693a:	1b52      	subs	r2, r2, r5
 800693c:	d41f      	bmi.n	800697e <_malloc_r+0xd6>
 800693e:	2a0b      	cmp	r2, #11
 8006940:	d917      	bls.n	8006972 <_malloc_r+0xca>
 8006942:	1961      	adds	r1, r4, r5
 8006944:	42a3      	cmp	r3, r4
 8006946:	6025      	str	r5, [r4, #0]
 8006948:	bf18      	it	ne
 800694a:	6059      	strne	r1, [r3, #4]
 800694c:	6863      	ldr	r3, [r4, #4]
 800694e:	bf08      	it	eq
 8006950:	f8c8 1000 	streq.w	r1, [r8]
 8006954:	5162      	str	r2, [r4, r5]
 8006956:	604b      	str	r3, [r1, #4]
 8006958:	4638      	mov	r0, r7
 800695a:	f104 060b 	add.w	r6, r4, #11
 800695e:	f000 f829 	bl	80069b4 <__malloc_unlock>
 8006962:	f026 0607 	bic.w	r6, r6, #7
 8006966:	1d23      	adds	r3, r4, #4
 8006968:	1af2      	subs	r2, r6, r3
 800696a:	d0ae      	beq.n	80068ca <_malloc_r+0x22>
 800696c:	1b9b      	subs	r3, r3, r6
 800696e:	50a3      	str	r3, [r4, r2]
 8006970:	e7ab      	b.n	80068ca <_malloc_r+0x22>
 8006972:	42a3      	cmp	r3, r4
 8006974:	6862      	ldr	r2, [r4, #4]
 8006976:	d1dd      	bne.n	8006934 <_malloc_r+0x8c>
 8006978:	f8c8 2000 	str.w	r2, [r8]
 800697c:	e7ec      	b.n	8006958 <_malloc_r+0xb0>
 800697e:	4623      	mov	r3, r4
 8006980:	6864      	ldr	r4, [r4, #4]
 8006982:	e7ac      	b.n	80068de <_malloc_r+0x36>
 8006984:	4634      	mov	r4, r6
 8006986:	6876      	ldr	r6, [r6, #4]
 8006988:	e7b4      	b.n	80068f4 <_malloc_r+0x4c>
 800698a:	4613      	mov	r3, r2
 800698c:	e7cc      	b.n	8006928 <_malloc_r+0x80>
 800698e:	230c      	movs	r3, #12
 8006990:	4638      	mov	r0, r7
 8006992:	603b      	str	r3, [r7, #0]
 8006994:	f000 f80e 	bl	80069b4 <__malloc_unlock>
 8006998:	e797      	b.n	80068ca <_malloc_r+0x22>
 800699a:	6025      	str	r5, [r4, #0]
 800699c:	e7dc      	b.n	8006958 <_malloc_r+0xb0>
 800699e:	605b      	str	r3, [r3, #4]
 80069a0:	deff      	udf	#255	; 0xff
 80069a2:	bf00      	nop
 80069a4:	20000bec 	.word	0x20000bec

080069a8 <__malloc_lock>:
 80069a8:	4801      	ldr	r0, [pc, #4]	; (80069b0 <__malloc_lock+0x8>)
 80069aa:	f7ff b87c 	b.w	8005aa6 <__retarget_lock_acquire_recursive>
 80069ae:	bf00      	nop
 80069b0:	20000be8 	.word	0x20000be8

080069b4 <__malloc_unlock>:
 80069b4:	4801      	ldr	r0, [pc, #4]	; (80069bc <__malloc_unlock+0x8>)
 80069b6:	f7ff b877 	b.w	8005aa8 <__retarget_lock_release_recursive>
 80069ba:	bf00      	nop
 80069bc:	20000be8 	.word	0x20000be8

080069c0 <_Balloc>:
 80069c0:	b570      	push	{r4, r5, r6, lr}
 80069c2:	69c6      	ldr	r6, [r0, #28]
 80069c4:	4604      	mov	r4, r0
 80069c6:	460d      	mov	r5, r1
 80069c8:	b976      	cbnz	r6, 80069e8 <_Balloc+0x28>
 80069ca:	2010      	movs	r0, #16
 80069cc:	f7ff ff44 	bl	8006858 <malloc>
 80069d0:	4602      	mov	r2, r0
 80069d2:	61e0      	str	r0, [r4, #28]
 80069d4:	b920      	cbnz	r0, 80069e0 <_Balloc+0x20>
 80069d6:	216b      	movs	r1, #107	; 0x6b
 80069d8:	4b17      	ldr	r3, [pc, #92]	; (8006a38 <_Balloc+0x78>)
 80069da:	4818      	ldr	r0, [pc, #96]	; (8006a3c <_Balloc+0x7c>)
 80069dc:	f001 ff46 	bl	800886c <__assert_func>
 80069e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069e4:	6006      	str	r6, [r0, #0]
 80069e6:	60c6      	str	r6, [r0, #12]
 80069e8:	69e6      	ldr	r6, [r4, #28]
 80069ea:	68f3      	ldr	r3, [r6, #12]
 80069ec:	b183      	cbz	r3, 8006a10 <_Balloc+0x50>
 80069ee:	69e3      	ldr	r3, [r4, #28]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069f6:	b9b8      	cbnz	r0, 8006a28 <_Balloc+0x68>
 80069f8:	2101      	movs	r1, #1
 80069fa:	fa01 f605 	lsl.w	r6, r1, r5
 80069fe:	1d72      	adds	r2, r6, #5
 8006a00:	4620      	mov	r0, r4
 8006a02:	0092      	lsls	r2, r2, #2
 8006a04:	f001 ff50 	bl	80088a8 <_calloc_r>
 8006a08:	b160      	cbz	r0, 8006a24 <_Balloc+0x64>
 8006a0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a0e:	e00e      	b.n	8006a2e <_Balloc+0x6e>
 8006a10:	2221      	movs	r2, #33	; 0x21
 8006a12:	2104      	movs	r1, #4
 8006a14:	4620      	mov	r0, r4
 8006a16:	f001 ff47 	bl	80088a8 <_calloc_r>
 8006a1a:	69e3      	ldr	r3, [r4, #28]
 8006a1c:	60f0      	str	r0, [r6, #12]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1e4      	bne.n	80069ee <_Balloc+0x2e>
 8006a24:	2000      	movs	r0, #0
 8006a26:	bd70      	pop	{r4, r5, r6, pc}
 8006a28:	6802      	ldr	r2, [r0, #0]
 8006a2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a34:	e7f7      	b.n	8006a26 <_Balloc+0x66>
 8006a36:	bf00      	nop
 8006a38:	0800b9c2 	.word	0x0800b9c2
 8006a3c:	0800ba42 	.word	0x0800ba42

08006a40 <_Bfree>:
 8006a40:	b570      	push	{r4, r5, r6, lr}
 8006a42:	69c6      	ldr	r6, [r0, #28]
 8006a44:	4605      	mov	r5, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	b976      	cbnz	r6, 8006a68 <_Bfree+0x28>
 8006a4a:	2010      	movs	r0, #16
 8006a4c:	f7ff ff04 	bl	8006858 <malloc>
 8006a50:	4602      	mov	r2, r0
 8006a52:	61e8      	str	r0, [r5, #28]
 8006a54:	b920      	cbnz	r0, 8006a60 <_Bfree+0x20>
 8006a56:	218f      	movs	r1, #143	; 0x8f
 8006a58:	4b08      	ldr	r3, [pc, #32]	; (8006a7c <_Bfree+0x3c>)
 8006a5a:	4809      	ldr	r0, [pc, #36]	; (8006a80 <_Bfree+0x40>)
 8006a5c:	f001 ff06 	bl	800886c <__assert_func>
 8006a60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a64:	6006      	str	r6, [r0, #0]
 8006a66:	60c6      	str	r6, [r0, #12]
 8006a68:	b13c      	cbz	r4, 8006a7a <_Bfree+0x3a>
 8006a6a:	69eb      	ldr	r3, [r5, #28]
 8006a6c:	6862      	ldr	r2, [r4, #4]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a74:	6021      	str	r1, [r4, #0]
 8006a76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a7a:	bd70      	pop	{r4, r5, r6, pc}
 8006a7c:	0800b9c2 	.word	0x0800b9c2
 8006a80:	0800ba42 	.word	0x0800ba42

08006a84 <__multadd>:
 8006a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a88:	4607      	mov	r7, r0
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	461e      	mov	r6, r3
 8006a8e:	2000      	movs	r0, #0
 8006a90:	690d      	ldr	r5, [r1, #16]
 8006a92:	f101 0c14 	add.w	ip, r1, #20
 8006a96:	f8dc 3000 	ldr.w	r3, [ip]
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	b299      	uxth	r1, r3
 8006a9e:	fb02 6101 	mla	r1, r2, r1, r6
 8006aa2:	0c1e      	lsrs	r6, r3, #16
 8006aa4:	0c0b      	lsrs	r3, r1, #16
 8006aa6:	fb02 3306 	mla	r3, r2, r6, r3
 8006aaa:	b289      	uxth	r1, r1
 8006aac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ab0:	4285      	cmp	r5, r0
 8006ab2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ab6:	f84c 1b04 	str.w	r1, [ip], #4
 8006aba:	dcec      	bgt.n	8006a96 <__multadd+0x12>
 8006abc:	b30e      	cbz	r6, 8006b02 <__multadd+0x7e>
 8006abe:	68a3      	ldr	r3, [r4, #8]
 8006ac0:	42ab      	cmp	r3, r5
 8006ac2:	dc19      	bgt.n	8006af8 <__multadd+0x74>
 8006ac4:	6861      	ldr	r1, [r4, #4]
 8006ac6:	4638      	mov	r0, r7
 8006ac8:	3101      	adds	r1, #1
 8006aca:	f7ff ff79 	bl	80069c0 <_Balloc>
 8006ace:	4680      	mov	r8, r0
 8006ad0:	b928      	cbnz	r0, 8006ade <__multadd+0x5a>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	21ba      	movs	r1, #186	; 0xba
 8006ad6:	4b0c      	ldr	r3, [pc, #48]	; (8006b08 <__multadd+0x84>)
 8006ad8:	480c      	ldr	r0, [pc, #48]	; (8006b0c <__multadd+0x88>)
 8006ada:	f001 fec7 	bl	800886c <__assert_func>
 8006ade:	6922      	ldr	r2, [r4, #16]
 8006ae0:	f104 010c 	add.w	r1, r4, #12
 8006ae4:	3202      	adds	r2, #2
 8006ae6:	0092      	lsls	r2, r2, #2
 8006ae8:	300c      	adds	r0, #12
 8006aea:	f7fe ffec 	bl	8005ac6 <memcpy>
 8006aee:	4621      	mov	r1, r4
 8006af0:	4638      	mov	r0, r7
 8006af2:	f7ff ffa5 	bl	8006a40 <_Bfree>
 8006af6:	4644      	mov	r4, r8
 8006af8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006afc:	3501      	adds	r5, #1
 8006afe:	615e      	str	r6, [r3, #20]
 8006b00:	6125      	str	r5, [r4, #16]
 8006b02:	4620      	mov	r0, r4
 8006b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b08:	0800ba31 	.word	0x0800ba31
 8006b0c:	0800ba42 	.word	0x0800ba42

08006b10 <__s2b>:
 8006b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b14:	4615      	mov	r5, r2
 8006b16:	2209      	movs	r2, #9
 8006b18:	461f      	mov	r7, r3
 8006b1a:	3308      	adds	r3, #8
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b22:	4606      	mov	r6, r0
 8006b24:	2201      	movs	r2, #1
 8006b26:	2100      	movs	r1, #0
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	db09      	blt.n	8006b40 <__s2b+0x30>
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	f7ff ff47 	bl	80069c0 <_Balloc>
 8006b32:	b940      	cbnz	r0, 8006b46 <__s2b+0x36>
 8006b34:	4602      	mov	r2, r0
 8006b36:	21d3      	movs	r1, #211	; 0xd3
 8006b38:	4b18      	ldr	r3, [pc, #96]	; (8006b9c <__s2b+0x8c>)
 8006b3a:	4819      	ldr	r0, [pc, #100]	; (8006ba0 <__s2b+0x90>)
 8006b3c:	f001 fe96 	bl	800886c <__assert_func>
 8006b40:	0052      	lsls	r2, r2, #1
 8006b42:	3101      	adds	r1, #1
 8006b44:	e7f0      	b.n	8006b28 <__s2b+0x18>
 8006b46:	9b08      	ldr	r3, [sp, #32]
 8006b48:	2d09      	cmp	r5, #9
 8006b4a:	6143      	str	r3, [r0, #20]
 8006b4c:	f04f 0301 	mov.w	r3, #1
 8006b50:	6103      	str	r3, [r0, #16]
 8006b52:	dd16      	ble.n	8006b82 <__s2b+0x72>
 8006b54:	f104 0909 	add.w	r9, r4, #9
 8006b58:	46c8      	mov	r8, r9
 8006b5a:	442c      	add	r4, r5
 8006b5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006b60:	4601      	mov	r1, r0
 8006b62:	220a      	movs	r2, #10
 8006b64:	4630      	mov	r0, r6
 8006b66:	3b30      	subs	r3, #48	; 0x30
 8006b68:	f7ff ff8c 	bl	8006a84 <__multadd>
 8006b6c:	45a0      	cmp	r8, r4
 8006b6e:	d1f5      	bne.n	8006b5c <__s2b+0x4c>
 8006b70:	f1a5 0408 	sub.w	r4, r5, #8
 8006b74:	444c      	add	r4, r9
 8006b76:	1b2d      	subs	r5, r5, r4
 8006b78:	1963      	adds	r3, r4, r5
 8006b7a:	42bb      	cmp	r3, r7
 8006b7c:	db04      	blt.n	8006b88 <__s2b+0x78>
 8006b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b82:	2509      	movs	r5, #9
 8006b84:	340a      	adds	r4, #10
 8006b86:	e7f6      	b.n	8006b76 <__s2b+0x66>
 8006b88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b8c:	4601      	mov	r1, r0
 8006b8e:	220a      	movs	r2, #10
 8006b90:	4630      	mov	r0, r6
 8006b92:	3b30      	subs	r3, #48	; 0x30
 8006b94:	f7ff ff76 	bl	8006a84 <__multadd>
 8006b98:	e7ee      	b.n	8006b78 <__s2b+0x68>
 8006b9a:	bf00      	nop
 8006b9c:	0800ba31 	.word	0x0800ba31
 8006ba0:	0800ba42 	.word	0x0800ba42

08006ba4 <__hi0bits>:
 8006ba4:	0c02      	lsrs	r2, r0, #16
 8006ba6:	0412      	lsls	r2, r2, #16
 8006ba8:	4603      	mov	r3, r0
 8006baa:	b9ca      	cbnz	r2, 8006be0 <__hi0bits+0x3c>
 8006bac:	0403      	lsls	r3, r0, #16
 8006bae:	2010      	movs	r0, #16
 8006bb0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006bb4:	bf04      	itt	eq
 8006bb6:	021b      	lsleq	r3, r3, #8
 8006bb8:	3008      	addeq	r0, #8
 8006bba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006bbe:	bf04      	itt	eq
 8006bc0:	011b      	lsleq	r3, r3, #4
 8006bc2:	3004      	addeq	r0, #4
 8006bc4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006bc8:	bf04      	itt	eq
 8006bca:	009b      	lsleq	r3, r3, #2
 8006bcc:	3002      	addeq	r0, #2
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	db05      	blt.n	8006bde <__hi0bits+0x3a>
 8006bd2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006bd6:	f100 0001 	add.w	r0, r0, #1
 8006bda:	bf08      	it	eq
 8006bdc:	2020      	moveq	r0, #32
 8006bde:	4770      	bx	lr
 8006be0:	2000      	movs	r0, #0
 8006be2:	e7e5      	b.n	8006bb0 <__hi0bits+0xc>

08006be4 <__lo0bits>:
 8006be4:	6803      	ldr	r3, [r0, #0]
 8006be6:	4602      	mov	r2, r0
 8006be8:	f013 0007 	ands.w	r0, r3, #7
 8006bec:	d00b      	beq.n	8006c06 <__lo0bits+0x22>
 8006bee:	07d9      	lsls	r1, r3, #31
 8006bf0:	d421      	bmi.n	8006c36 <__lo0bits+0x52>
 8006bf2:	0798      	lsls	r0, r3, #30
 8006bf4:	bf49      	itett	mi
 8006bf6:	085b      	lsrmi	r3, r3, #1
 8006bf8:	089b      	lsrpl	r3, r3, #2
 8006bfa:	2001      	movmi	r0, #1
 8006bfc:	6013      	strmi	r3, [r2, #0]
 8006bfe:	bf5c      	itt	pl
 8006c00:	2002      	movpl	r0, #2
 8006c02:	6013      	strpl	r3, [r2, #0]
 8006c04:	4770      	bx	lr
 8006c06:	b299      	uxth	r1, r3
 8006c08:	b909      	cbnz	r1, 8006c0e <__lo0bits+0x2a>
 8006c0a:	2010      	movs	r0, #16
 8006c0c:	0c1b      	lsrs	r3, r3, #16
 8006c0e:	b2d9      	uxtb	r1, r3
 8006c10:	b909      	cbnz	r1, 8006c16 <__lo0bits+0x32>
 8006c12:	3008      	adds	r0, #8
 8006c14:	0a1b      	lsrs	r3, r3, #8
 8006c16:	0719      	lsls	r1, r3, #28
 8006c18:	bf04      	itt	eq
 8006c1a:	091b      	lsreq	r3, r3, #4
 8006c1c:	3004      	addeq	r0, #4
 8006c1e:	0799      	lsls	r1, r3, #30
 8006c20:	bf04      	itt	eq
 8006c22:	089b      	lsreq	r3, r3, #2
 8006c24:	3002      	addeq	r0, #2
 8006c26:	07d9      	lsls	r1, r3, #31
 8006c28:	d403      	bmi.n	8006c32 <__lo0bits+0x4e>
 8006c2a:	085b      	lsrs	r3, r3, #1
 8006c2c:	f100 0001 	add.w	r0, r0, #1
 8006c30:	d003      	beq.n	8006c3a <__lo0bits+0x56>
 8006c32:	6013      	str	r3, [r2, #0]
 8006c34:	4770      	bx	lr
 8006c36:	2000      	movs	r0, #0
 8006c38:	4770      	bx	lr
 8006c3a:	2020      	movs	r0, #32
 8006c3c:	4770      	bx	lr
	...

08006c40 <__i2b>:
 8006c40:	b510      	push	{r4, lr}
 8006c42:	460c      	mov	r4, r1
 8006c44:	2101      	movs	r1, #1
 8006c46:	f7ff febb 	bl	80069c0 <_Balloc>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	b928      	cbnz	r0, 8006c5a <__i2b+0x1a>
 8006c4e:	f240 1145 	movw	r1, #325	; 0x145
 8006c52:	4b04      	ldr	r3, [pc, #16]	; (8006c64 <__i2b+0x24>)
 8006c54:	4804      	ldr	r0, [pc, #16]	; (8006c68 <__i2b+0x28>)
 8006c56:	f001 fe09 	bl	800886c <__assert_func>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	6144      	str	r4, [r0, #20]
 8006c5e:	6103      	str	r3, [r0, #16]
 8006c60:	bd10      	pop	{r4, pc}
 8006c62:	bf00      	nop
 8006c64:	0800ba31 	.word	0x0800ba31
 8006c68:	0800ba42 	.word	0x0800ba42

08006c6c <__multiply>:
 8006c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c70:	4691      	mov	r9, r2
 8006c72:	690a      	ldr	r2, [r1, #16]
 8006c74:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c78:	460c      	mov	r4, r1
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	bfbe      	ittt	lt
 8006c7e:	460b      	movlt	r3, r1
 8006c80:	464c      	movlt	r4, r9
 8006c82:	4699      	movlt	r9, r3
 8006c84:	6927      	ldr	r7, [r4, #16]
 8006c86:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c8a:	68a3      	ldr	r3, [r4, #8]
 8006c8c:	6861      	ldr	r1, [r4, #4]
 8006c8e:	eb07 060a 	add.w	r6, r7, sl
 8006c92:	42b3      	cmp	r3, r6
 8006c94:	b085      	sub	sp, #20
 8006c96:	bfb8      	it	lt
 8006c98:	3101      	addlt	r1, #1
 8006c9a:	f7ff fe91 	bl	80069c0 <_Balloc>
 8006c9e:	b930      	cbnz	r0, 8006cae <__multiply+0x42>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006ca6:	4b43      	ldr	r3, [pc, #268]	; (8006db4 <__multiply+0x148>)
 8006ca8:	4843      	ldr	r0, [pc, #268]	; (8006db8 <__multiply+0x14c>)
 8006caa:	f001 fddf 	bl	800886c <__assert_func>
 8006cae:	f100 0514 	add.w	r5, r0, #20
 8006cb2:	462b      	mov	r3, r5
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006cba:	4543      	cmp	r3, r8
 8006cbc:	d321      	bcc.n	8006d02 <__multiply+0x96>
 8006cbe:	f104 0314 	add.w	r3, r4, #20
 8006cc2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006cc6:	f109 0314 	add.w	r3, r9, #20
 8006cca:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006cce:	9202      	str	r2, [sp, #8]
 8006cd0:	1b3a      	subs	r2, r7, r4
 8006cd2:	3a15      	subs	r2, #21
 8006cd4:	f022 0203 	bic.w	r2, r2, #3
 8006cd8:	3204      	adds	r2, #4
 8006cda:	f104 0115 	add.w	r1, r4, #21
 8006cde:	428f      	cmp	r7, r1
 8006ce0:	bf38      	it	cc
 8006ce2:	2204      	movcc	r2, #4
 8006ce4:	9201      	str	r2, [sp, #4]
 8006ce6:	9a02      	ldr	r2, [sp, #8]
 8006ce8:	9303      	str	r3, [sp, #12]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d80c      	bhi.n	8006d08 <__multiply+0x9c>
 8006cee:	2e00      	cmp	r6, #0
 8006cf0:	dd03      	ble.n	8006cfa <__multiply+0x8e>
 8006cf2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d05a      	beq.n	8006db0 <__multiply+0x144>
 8006cfa:	6106      	str	r6, [r0, #16]
 8006cfc:	b005      	add	sp, #20
 8006cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d02:	f843 2b04 	str.w	r2, [r3], #4
 8006d06:	e7d8      	b.n	8006cba <__multiply+0x4e>
 8006d08:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d0c:	f1ba 0f00 	cmp.w	sl, #0
 8006d10:	d023      	beq.n	8006d5a <__multiply+0xee>
 8006d12:	46a9      	mov	r9, r5
 8006d14:	f04f 0c00 	mov.w	ip, #0
 8006d18:	f104 0e14 	add.w	lr, r4, #20
 8006d1c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006d20:	f8d9 1000 	ldr.w	r1, [r9]
 8006d24:	fa1f fb82 	uxth.w	fp, r2
 8006d28:	b289      	uxth	r1, r1
 8006d2a:	fb0a 110b 	mla	r1, sl, fp, r1
 8006d2e:	4461      	add	r1, ip
 8006d30:	f8d9 c000 	ldr.w	ip, [r9]
 8006d34:	0c12      	lsrs	r2, r2, #16
 8006d36:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006d3a:	fb0a c202 	mla	r2, sl, r2, ip
 8006d3e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006d42:	b289      	uxth	r1, r1
 8006d44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006d48:	4577      	cmp	r7, lr
 8006d4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d4e:	f849 1b04 	str.w	r1, [r9], #4
 8006d52:	d8e3      	bhi.n	8006d1c <__multiply+0xb0>
 8006d54:	9a01      	ldr	r2, [sp, #4]
 8006d56:	f845 c002 	str.w	ip, [r5, r2]
 8006d5a:	9a03      	ldr	r2, [sp, #12]
 8006d5c:	3304      	adds	r3, #4
 8006d5e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d62:	f1b9 0f00 	cmp.w	r9, #0
 8006d66:	d021      	beq.n	8006dac <__multiply+0x140>
 8006d68:	46ae      	mov	lr, r5
 8006d6a:	f04f 0a00 	mov.w	sl, #0
 8006d6e:	6829      	ldr	r1, [r5, #0]
 8006d70:	f104 0c14 	add.w	ip, r4, #20
 8006d74:	f8bc b000 	ldrh.w	fp, [ip]
 8006d78:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006d7c:	b289      	uxth	r1, r1
 8006d7e:	fb09 220b 	mla	r2, r9, fp, r2
 8006d82:	4452      	add	r2, sl
 8006d84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006d88:	f84e 1b04 	str.w	r1, [lr], #4
 8006d8c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006d90:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006d94:	f8be 1000 	ldrh.w	r1, [lr]
 8006d98:	4567      	cmp	r7, ip
 8006d9a:	fb09 110a 	mla	r1, r9, sl, r1
 8006d9e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006da2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006da6:	d8e5      	bhi.n	8006d74 <__multiply+0x108>
 8006da8:	9a01      	ldr	r2, [sp, #4]
 8006daa:	50a9      	str	r1, [r5, r2]
 8006dac:	3504      	adds	r5, #4
 8006dae:	e79a      	b.n	8006ce6 <__multiply+0x7a>
 8006db0:	3e01      	subs	r6, #1
 8006db2:	e79c      	b.n	8006cee <__multiply+0x82>
 8006db4:	0800ba31 	.word	0x0800ba31
 8006db8:	0800ba42 	.word	0x0800ba42

08006dbc <__pow5mult>:
 8006dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc0:	4615      	mov	r5, r2
 8006dc2:	f012 0203 	ands.w	r2, r2, #3
 8006dc6:	4606      	mov	r6, r0
 8006dc8:	460f      	mov	r7, r1
 8006dca:	d007      	beq.n	8006ddc <__pow5mult+0x20>
 8006dcc:	4c25      	ldr	r4, [pc, #148]	; (8006e64 <__pow5mult+0xa8>)
 8006dce:	3a01      	subs	r2, #1
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006dd6:	f7ff fe55 	bl	8006a84 <__multadd>
 8006dda:	4607      	mov	r7, r0
 8006ddc:	10ad      	asrs	r5, r5, #2
 8006dde:	d03d      	beq.n	8006e5c <__pow5mult+0xa0>
 8006de0:	69f4      	ldr	r4, [r6, #28]
 8006de2:	b97c      	cbnz	r4, 8006e04 <__pow5mult+0x48>
 8006de4:	2010      	movs	r0, #16
 8006de6:	f7ff fd37 	bl	8006858 <malloc>
 8006dea:	4602      	mov	r2, r0
 8006dec:	61f0      	str	r0, [r6, #28]
 8006dee:	b928      	cbnz	r0, 8006dfc <__pow5mult+0x40>
 8006df0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006df4:	4b1c      	ldr	r3, [pc, #112]	; (8006e68 <__pow5mult+0xac>)
 8006df6:	481d      	ldr	r0, [pc, #116]	; (8006e6c <__pow5mult+0xb0>)
 8006df8:	f001 fd38 	bl	800886c <__assert_func>
 8006dfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e00:	6004      	str	r4, [r0, #0]
 8006e02:	60c4      	str	r4, [r0, #12]
 8006e04:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006e08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e0c:	b94c      	cbnz	r4, 8006e22 <__pow5mult+0x66>
 8006e0e:	f240 2171 	movw	r1, #625	; 0x271
 8006e12:	4630      	mov	r0, r6
 8006e14:	f7ff ff14 	bl	8006c40 <__i2b>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	4604      	mov	r4, r0
 8006e1c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e20:	6003      	str	r3, [r0, #0]
 8006e22:	f04f 0900 	mov.w	r9, #0
 8006e26:	07eb      	lsls	r3, r5, #31
 8006e28:	d50a      	bpl.n	8006e40 <__pow5mult+0x84>
 8006e2a:	4639      	mov	r1, r7
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	4630      	mov	r0, r6
 8006e30:	f7ff ff1c 	bl	8006c6c <__multiply>
 8006e34:	4680      	mov	r8, r0
 8006e36:	4639      	mov	r1, r7
 8006e38:	4630      	mov	r0, r6
 8006e3a:	f7ff fe01 	bl	8006a40 <_Bfree>
 8006e3e:	4647      	mov	r7, r8
 8006e40:	106d      	asrs	r5, r5, #1
 8006e42:	d00b      	beq.n	8006e5c <__pow5mult+0xa0>
 8006e44:	6820      	ldr	r0, [r4, #0]
 8006e46:	b938      	cbnz	r0, 8006e58 <__pow5mult+0x9c>
 8006e48:	4622      	mov	r2, r4
 8006e4a:	4621      	mov	r1, r4
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f7ff ff0d 	bl	8006c6c <__multiply>
 8006e52:	6020      	str	r0, [r4, #0]
 8006e54:	f8c0 9000 	str.w	r9, [r0]
 8006e58:	4604      	mov	r4, r0
 8006e5a:	e7e4      	b.n	8006e26 <__pow5mult+0x6a>
 8006e5c:	4638      	mov	r0, r7
 8006e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e62:	bf00      	nop
 8006e64:	0800bb90 	.word	0x0800bb90
 8006e68:	0800b9c2 	.word	0x0800b9c2
 8006e6c:	0800ba42 	.word	0x0800ba42

08006e70 <__lshift>:
 8006e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	460c      	mov	r4, r1
 8006e76:	4607      	mov	r7, r0
 8006e78:	4691      	mov	r9, r2
 8006e7a:	6923      	ldr	r3, [r4, #16]
 8006e7c:	6849      	ldr	r1, [r1, #4]
 8006e7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e82:	68a3      	ldr	r3, [r4, #8]
 8006e84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e88:	f108 0601 	add.w	r6, r8, #1
 8006e8c:	42b3      	cmp	r3, r6
 8006e8e:	db0b      	blt.n	8006ea8 <__lshift+0x38>
 8006e90:	4638      	mov	r0, r7
 8006e92:	f7ff fd95 	bl	80069c0 <_Balloc>
 8006e96:	4605      	mov	r5, r0
 8006e98:	b948      	cbnz	r0, 8006eae <__lshift+0x3e>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006ea0:	4b27      	ldr	r3, [pc, #156]	; (8006f40 <__lshift+0xd0>)
 8006ea2:	4828      	ldr	r0, [pc, #160]	; (8006f44 <__lshift+0xd4>)
 8006ea4:	f001 fce2 	bl	800886c <__assert_func>
 8006ea8:	3101      	adds	r1, #1
 8006eaa:	005b      	lsls	r3, r3, #1
 8006eac:	e7ee      	b.n	8006e8c <__lshift+0x1c>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	f100 0114 	add.w	r1, r0, #20
 8006eb4:	f100 0210 	add.w	r2, r0, #16
 8006eb8:	4618      	mov	r0, r3
 8006eba:	4553      	cmp	r3, sl
 8006ebc:	db33      	blt.n	8006f26 <__lshift+0xb6>
 8006ebe:	6920      	ldr	r0, [r4, #16]
 8006ec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ec4:	f104 0314 	add.w	r3, r4, #20
 8006ec8:	f019 091f 	ands.w	r9, r9, #31
 8006ecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ed0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ed4:	d02b      	beq.n	8006f2e <__lshift+0xbe>
 8006ed6:	468a      	mov	sl, r1
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f1c9 0e20 	rsb	lr, r9, #32
 8006ede:	6818      	ldr	r0, [r3, #0]
 8006ee0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ee4:	4310      	orrs	r0, r2
 8006ee6:	f84a 0b04 	str.w	r0, [sl], #4
 8006eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eee:	459c      	cmp	ip, r3
 8006ef0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ef4:	d8f3      	bhi.n	8006ede <__lshift+0x6e>
 8006ef6:	ebac 0304 	sub.w	r3, ip, r4
 8006efa:	3b15      	subs	r3, #21
 8006efc:	f023 0303 	bic.w	r3, r3, #3
 8006f00:	3304      	adds	r3, #4
 8006f02:	f104 0015 	add.w	r0, r4, #21
 8006f06:	4584      	cmp	ip, r0
 8006f08:	bf38      	it	cc
 8006f0a:	2304      	movcc	r3, #4
 8006f0c:	50ca      	str	r2, [r1, r3]
 8006f0e:	b10a      	cbz	r2, 8006f14 <__lshift+0xa4>
 8006f10:	f108 0602 	add.w	r6, r8, #2
 8006f14:	3e01      	subs	r6, #1
 8006f16:	4638      	mov	r0, r7
 8006f18:	4621      	mov	r1, r4
 8006f1a:	612e      	str	r6, [r5, #16]
 8006f1c:	f7ff fd90 	bl	8006a40 <_Bfree>
 8006f20:	4628      	mov	r0, r5
 8006f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f26:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	e7c5      	b.n	8006eba <__lshift+0x4a>
 8006f2e:	3904      	subs	r1, #4
 8006f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f34:	459c      	cmp	ip, r3
 8006f36:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f3a:	d8f9      	bhi.n	8006f30 <__lshift+0xc0>
 8006f3c:	e7ea      	b.n	8006f14 <__lshift+0xa4>
 8006f3e:	bf00      	nop
 8006f40:	0800ba31 	.word	0x0800ba31
 8006f44:	0800ba42 	.word	0x0800ba42

08006f48 <__mcmp>:
 8006f48:	4603      	mov	r3, r0
 8006f4a:	690a      	ldr	r2, [r1, #16]
 8006f4c:	6900      	ldr	r0, [r0, #16]
 8006f4e:	b530      	push	{r4, r5, lr}
 8006f50:	1a80      	subs	r0, r0, r2
 8006f52:	d10d      	bne.n	8006f70 <__mcmp+0x28>
 8006f54:	3314      	adds	r3, #20
 8006f56:	3114      	adds	r1, #20
 8006f58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006f5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006f64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006f68:	4295      	cmp	r5, r2
 8006f6a:	d002      	beq.n	8006f72 <__mcmp+0x2a>
 8006f6c:	d304      	bcc.n	8006f78 <__mcmp+0x30>
 8006f6e:	2001      	movs	r0, #1
 8006f70:	bd30      	pop	{r4, r5, pc}
 8006f72:	42a3      	cmp	r3, r4
 8006f74:	d3f4      	bcc.n	8006f60 <__mcmp+0x18>
 8006f76:	e7fb      	b.n	8006f70 <__mcmp+0x28>
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	e7f8      	b.n	8006f70 <__mcmp+0x28>
	...

08006f80 <__mdiff>:
 8006f80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	460d      	mov	r5, r1
 8006f86:	4607      	mov	r7, r0
 8006f88:	4611      	mov	r1, r2
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	4614      	mov	r4, r2
 8006f8e:	f7ff ffdb 	bl	8006f48 <__mcmp>
 8006f92:	1e06      	subs	r6, r0, #0
 8006f94:	d111      	bne.n	8006fba <__mdiff+0x3a>
 8006f96:	4631      	mov	r1, r6
 8006f98:	4638      	mov	r0, r7
 8006f9a:	f7ff fd11 	bl	80069c0 <_Balloc>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	b928      	cbnz	r0, 8006fae <__mdiff+0x2e>
 8006fa2:	f240 2137 	movw	r1, #567	; 0x237
 8006fa6:	4b3a      	ldr	r3, [pc, #232]	; (8007090 <__mdiff+0x110>)
 8006fa8:	483a      	ldr	r0, [pc, #232]	; (8007094 <__mdiff+0x114>)
 8006faa:	f001 fc5f 	bl	800886c <__assert_func>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fba:	bfa4      	itt	ge
 8006fbc:	4623      	movge	r3, r4
 8006fbe:	462c      	movge	r4, r5
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	6861      	ldr	r1, [r4, #4]
 8006fc4:	bfa6      	itte	ge
 8006fc6:	461d      	movge	r5, r3
 8006fc8:	2600      	movge	r6, #0
 8006fca:	2601      	movlt	r6, #1
 8006fcc:	f7ff fcf8 	bl	80069c0 <_Balloc>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	b918      	cbnz	r0, 8006fdc <__mdiff+0x5c>
 8006fd4:	f240 2145 	movw	r1, #581	; 0x245
 8006fd8:	4b2d      	ldr	r3, [pc, #180]	; (8007090 <__mdiff+0x110>)
 8006fda:	e7e5      	b.n	8006fa8 <__mdiff+0x28>
 8006fdc:	f102 0814 	add.w	r8, r2, #20
 8006fe0:	46c2      	mov	sl, r8
 8006fe2:	f04f 0c00 	mov.w	ip, #0
 8006fe6:	6927      	ldr	r7, [r4, #16]
 8006fe8:	60c6      	str	r6, [r0, #12]
 8006fea:	692e      	ldr	r6, [r5, #16]
 8006fec:	f104 0014 	add.w	r0, r4, #20
 8006ff0:	f105 0914 	add.w	r9, r5, #20
 8006ff4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006ff8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006ffc:	3410      	adds	r4, #16
 8006ffe:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007002:	f859 3b04 	ldr.w	r3, [r9], #4
 8007006:	fa1f f18b 	uxth.w	r1, fp
 800700a:	4461      	add	r1, ip
 800700c:	fa1f fc83 	uxth.w	ip, r3
 8007010:	0c1b      	lsrs	r3, r3, #16
 8007012:	eba1 010c 	sub.w	r1, r1, ip
 8007016:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800701a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800701e:	b289      	uxth	r1, r1
 8007020:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007024:	454e      	cmp	r6, r9
 8007026:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800702a:	f84a 1b04 	str.w	r1, [sl], #4
 800702e:	d8e6      	bhi.n	8006ffe <__mdiff+0x7e>
 8007030:	1b73      	subs	r3, r6, r5
 8007032:	3b15      	subs	r3, #21
 8007034:	f023 0303 	bic.w	r3, r3, #3
 8007038:	3515      	adds	r5, #21
 800703a:	3304      	adds	r3, #4
 800703c:	42ae      	cmp	r6, r5
 800703e:	bf38      	it	cc
 8007040:	2304      	movcc	r3, #4
 8007042:	4418      	add	r0, r3
 8007044:	4443      	add	r3, r8
 8007046:	461e      	mov	r6, r3
 8007048:	4605      	mov	r5, r0
 800704a:	4575      	cmp	r5, lr
 800704c:	d30e      	bcc.n	800706c <__mdiff+0xec>
 800704e:	f10e 0103 	add.w	r1, lr, #3
 8007052:	1a09      	subs	r1, r1, r0
 8007054:	f021 0103 	bic.w	r1, r1, #3
 8007058:	3803      	subs	r0, #3
 800705a:	4586      	cmp	lr, r0
 800705c:	bf38      	it	cc
 800705e:	2100      	movcc	r1, #0
 8007060:	440b      	add	r3, r1
 8007062:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007066:	b189      	cbz	r1, 800708c <__mdiff+0x10c>
 8007068:	6117      	str	r7, [r2, #16]
 800706a:	e7a3      	b.n	8006fb4 <__mdiff+0x34>
 800706c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007070:	fa1f f188 	uxth.w	r1, r8
 8007074:	4461      	add	r1, ip
 8007076:	140c      	asrs	r4, r1, #16
 8007078:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800707c:	b289      	uxth	r1, r1
 800707e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007082:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007086:	f846 1b04 	str.w	r1, [r6], #4
 800708a:	e7de      	b.n	800704a <__mdiff+0xca>
 800708c:	3f01      	subs	r7, #1
 800708e:	e7e8      	b.n	8007062 <__mdiff+0xe2>
 8007090:	0800ba31 	.word	0x0800ba31
 8007094:	0800ba42 	.word	0x0800ba42

08007098 <__ulp>:
 8007098:	4b0e      	ldr	r3, [pc, #56]	; (80070d4 <__ulp+0x3c>)
 800709a:	400b      	ands	r3, r1
 800709c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	dc08      	bgt.n	80070b6 <__ulp+0x1e>
 80070a4:	425b      	negs	r3, r3
 80070a6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80070aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80070ae:	da04      	bge.n	80070ba <__ulp+0x22>
 80070b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80070b4:	4113      	asrs	r3, r2
 80070b6:	2200      	movs	r2, #0
 80070b8:	e008      	b.n	80070cc <__ulp+0x34>
 80070ba:	f1a2 0314 	sub.w	r3, r2, #20
 80070be:	2b1e      	cmp	r3, #30
 80070c0:	bfd6      	itet	le
 80070c2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80070c6:	2201      	movgt	r2, #1
 80070c8:	40da      	lsrle	r2, r3
 80070ca:	2300      	movs	r3, #0
 80070cc:	4619      	mov	r1, r3
 80070ce:	4610      	mov	r0, r2
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	7ff00000 	.word	0x7ff00000

080070d8 <__b2d>:
 80070d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070da:	6905      	ldr	r5, [r0, #16]
 80070dc:	f100 0714 	add.w	r7, r0, #20
 80070e0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80070e4:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80070e8:	1f2e      	subs	r6, r5, #4
 80070ea:	4620      	mov	r0, r4
 80070ec:	f7ff fd5a 	bl	8006ba4 <__hi0bits>
 80070f0:	f1c0 0220 	rsb	r2, r0, #32
 80070f4:	280a      	cmp	r0, #10
 80070f6:	4603      	mov	r3, r0
 80070f8:	f8df c068 	ldr.w	ip, [pc, #104]	; 8007164 <__b2d+0x8c>
 80070fc:	600a      	str	r2, [r1, #0]
 80070fe:	dc12      	bgt.n	8007126 <__b2d+0x4e>
 8007100:	f1c0 0e0b 	rsb	lr, r0, #11
 8007104:	fa24 f20e 	lsr.w	r2, r4, lr
 8007108:	42b7      	cmp	r7, r6
 800710a:	ea42 010c 	orr.w	r1, r2, ip
 800710e:	bf2c      	ite	cs
 8007110:	2200      	movcs	r2, #0
 8007112:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007116:	3315      	adds	r3, #21
 8007118:	fa04 f303 	lsl.w	r3, r4, r3
 800711c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007120:	431a      	orrs	r2, r3
 8007122:	4610      	mov	r0, r2
 8007124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007126:	42b7      	cmp	r7, r6
 8007128:	bf2e      	itee	cs
 800712a:	2200      	movcs	r2, #0
 800712c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007130:	f1a5 0608 	subcc.w	r6, r5, #8
 8007134:	3b0b      	subs	r3, #11
 8007136:	d012      	beq.n	800715e <__b2d+0x86>
 8007138:	f1c3 0520 	rsb	r5, r3, #32
 800713c:	fa22 f105 	lsr.w	r1, r2, r5
 8007140:	409c      	lsls	r4, r3
 8007142:	430c      	orrs	r4, r1
 8007144:	42be      	cmp	r6, r7
 8007146:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800714a:	bf94      	ite	ls
 800714c:	2400      	movls	r4, #0
 800714e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007152:	409a      	lsls	r2, r3
 8007154:	40ec      	lsrs	r4, r5
 8007156:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800715a:	4322      	orrs	r2, r4
 800715c:	e7e1      	b.n	8007122 <__b2d+0x4a>
 800715e:	ea44 010c 	orr.w	r1, r4, ip
 8007162:	e7de      	b.n	8007122 <__b2d+0x4a>
 8007164:	3ff00000 	.word	0x3ff00000

08007168 <__d2b>:
 8007168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800716a:	2101      	movs	r1, #1
 800716c:	4617      	mov	r7, r2
 800716e:	461c      	mov	r4, r3
 8007170:	9e08      	ldr	r6, [sp, #32]
 8007172:	f7ff fc25 	bl	80069c0 <_Balloc>
 8007176:	4605      	mov	r5, r0
 8007178:	b930      	cbnz	r0, 8007188 <__d2b+0x20>
 800717a:	4602      	mov	r2, r0
 800717c:	f240 310f 	movw	r1, #783	; 0x30f
 8007180:	4b22      	ldr	r3, [pc, #136]	; (800720c <__d2b+0xa4>)
 8007182:	4823      	ldr	r0, [pc, #140]	; (8007210 <__d2b+0xa8>)
 8007184:	f001 fb72 	bl	800886c <__assert_func>
 8007188:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800718c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007190:	bb24      	cbnz	r4, 80071dc <__d2b+0x74>
 8007192:	2f00      	cmp	r7, #0
 8007194:	9301      	str	r3, [sp, #4]
 8007196:	d026      	beq.n	80071e6 <__d2b+0x7e>
 8007198:	4668      	mov	r0, sp
 800719a:	9700      	str	r7, [sp, #0]
 800719c:	f7ff fd22 	bl	8006be4 <__lo0bits>
 80071a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071a4:	b1e8      	cbz	r0, 80071e2 <__d2b+0x7a>
 80071a6:	f1c0 0320 	rsb	r3, r0, #32
 80071aa:	fa02 f303 	lsl.w	r3, r2, r3
 80071ae:	430b      	orrs	r3, r1
 80071b0:	40c2      	lsrs	r2, r0
 80071b2:	616b      	str	r3, [r5, #20]
 80071b4:	9201      	str	r2, [sp, #4]
 80071b6:	9b01      	ldr	r3, [sp, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	bf14      	ite	ne
 80071bc:	2102      	movne	r1, #2
 80071be:	2101      	moveq	r1, #1
 80071c0:	61ab      	str	r3, [r5, #24]
 80071c2:	6129      	str	r1, [r5, #16]
 80071c4:	b1bc      	cbz	r4, 80071f6 <__d2b+0x8e>
 80071c6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80071ca:	4404      	add	r4, r0
 80071cc:	6034      	str	r4, [r6, #0]
 80071ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071d4:	6018      	str	r0, [r3, #0]
 80071d6:	4628      	mov	r0, r5
 80071d8:	b003      	add	sp, #12
 80071da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071e0:	e7d7      	b.n	8007192 <__d2b+0x2a>
 80071e2:	6169      	str	r1, [r5, #20]
 80071e4:	e7e7      	b.n	80071b6 <__d2b+0x4e>
 80071e6:	a801      	add	r0, sp, #4
 80071e8:	f7ff fcfc 	bl	8006be4 <__lo0bits>
 80071ec:	9b01      	ldr	r3, [sp, #4]
 80071ee:	2101      	movs	r1, #1
 80071f0:	616b      	str	r3, [r5, #20]
 80071f2:	3020      	adds	r0, #32
 80071f4:	e7e5      	b.n	80071c2 <__d2b+0x5a>
 80071f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071fa:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80071fe:	6030      	str	r0, [r6, #0]
 8007200:	6918      	ldr	r0, [r3, #16]
 8007202:	f7ff fccf 	bl	8006ba4 <__hi0bits>
 8007206:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800720a:	e7e2      	b.n	80071d2 <__d2b+0x6a>
 800720c:	0800ba31 	.word	0x0800ba31
 8007210:	0800ba42 	.word	0x0800ba42

08007214 <__ratio>:
 8007214:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007218:	4688      	mov	r8, r1
 800721a:	4669      	mov	r1, sp
 800721c:	4681      	mov	r9, r0
 800721e:	f7ff ff5b 	bl	80070d8 <__b2d>
 8007222:	460f      	mov	r7, r1
 8007224:	4604      	mov	r4, r0
 8007226:	460d      	mov	r5, r1
 8007228:	4640      	mov	r0, r8
 800722a:	a901      	add	r1, sp, #4
 800722c:	f7ff ff54 	bl	80070d8 <__b2d>
 8007230:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007234:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007238:	468b      	mov	fp, r1
 800723a:	eba3 0c02 	sub.w	ip, r3, r2
 800723e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007242:	1a9b      	subs	r3, r3, r2
 8007244:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007248:	2b00      	cmp	r3, #0
 800724a:	bfd5      	itete	le
 800724c:	460a      	movle	r2, r1
 800724e:	462a      	movgt	r2, r5
 8007250:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007254:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007258:	bfd8      	it	le
 800725a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800725e:	465b      	mov	r3, fp
 8007260:	4602      	mov	r2, r0
 8007262:	4639      	mov	r1, r7
 8007264:	4620      	mov	r0, r4
 8007266:	f7f9 fa71 	bl	800074c <__aeabi_ddiv>
 800726a:	b003      	add	sp, #12
 800726c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007270 <__copybits>:
 8007270:	3901      	subs	r1, #1
 8007272:	b570      	push	{r4, r5, r6, lr}
 8007274:	1149      	asrs	r1, r1, #5
 8007276:	6914      	ldr	r4, [r2, #16]
 8007278:	3101      	adds	r1, #1
 800727a:	f102 0314 	add.w	r3, r2, #20
 800727e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007282:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007286:	1f05      	subs	r5, r0, #4
 8007288:	42a3      	cmp	r3, r4
 800728a:	d30c      	bcc.n	80072a6 <__copybits+0x36>
 800728c:	1aa3      	subs	r3, r4, r2
 800728e:	3b11      	subs	r3, #17
 8007290:	f023 0303 	bic.w	r3, r3, #3
 8007294:	3211      	adds	r2, #17
 8007296:	42a2      	cmp	r2, r4
 8007298:	bf88      	it	hi
 800729a:	2300      	movhi	r3, #0
 800729c:	4418      	add	r0, r3
 800729e:	2300      	movs	r3, #0
 80072a0:	4288      	cmp	r0, r1
 80072a2:	d305      	bcc.n	80072b0 <__copybits+0x40>
 80072a4:	bd70      	pop	{r4, r5, r6, pc}
 80072a6:	f853 6b04 	ldr.w	r6, [r3], #4
 80072aa:	f845 6f04 	str.w	r6, [r5, #4]!
 80072ae:	e7eb      	b.n	8007288 <__copybits+0x18>
 80072b0:	f840 3b04 	str.w	r3, [r0], #4
 80072b4:	e7f4      	b.n	80072a0 <__copybits+0x30>

080072b6 <__any_on>:
 80072b6:	f100 0214 	add.w	r2, r0, #20
 80072ba:	6900      	ldr	r0, [r0, #16]
 80072bc:	114b      	asrs	r3, r1, #5
 80072be:	4298      	cmp	r0, r3
 80072c0:	b510      	push	{r4, lr}
 80072c2:	db11      	blt.n	80072e8 <__any_on+0x32>
 80072c4:	dd0a      	ble.n	80072dc <__any_on+0x26>
 80072c6:	f011 011f 	ands.w	r1, r1, #31
 80072ca:	d007      	beq.n	80072dc <__any_on+0x26>
 80072cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80072d0:	fa24 f001 	lsr.w	r0, r4, r1
 80072d4:	fa00 f101 	lsl.w	r1, r0, r1
 80072d8:	428c      	cmp	r4, r1
 80072da:	d10b      	bne.n	80072f4 <__any_on+0x3e>
 80072dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d803      	bhi.n	80072ec <__any_on+0x36>
 80072e4:	2000      	movs	r0, #0
 80072e6:	bd10      	pop	{r4, pc}
 80072e8:	4603      	mov	r3, r0
 80072ea:	e7f7      	b.n	80072dc <__any_on+0x26>
 80072ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072f0:	2900      	cmp	r1, #0
 80072f2:	d0f5      	beq.n	80072e0 <__any_on+0x2a>
 80072f4:	2001      	movs	r0, #1
 80072f6:	e7f6      	b.n	80072e6 <__any_on+0x30>

080072f8 <sulp>:
 80072f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072fc:	460f      	mov	r7, r1
 80072fe:	4690      	mov	r8, r2
 8007300:	f7ff feca 	bl	8007098 <__ulp>
 8007304:	4604      	mov	r4, r0
 8007306:	460d      	mov	r5, r1
 8007308:	f1b8 0f00 	cmp.w	r8, #0
 800730c:	d011      	beq.n	8007332 <sulp+0x3a>
 800730e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007312:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007316:	2b00      	cmp	r3, #0
 8007318:	dd0b      	ble.n	8007332 <sulp+0x3a>
 800731a:	2400      	movs	r4, #0
 800731c:	051b      	lsls	r3, r3, #20
 800731e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007322:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007326:	4622      	mov	r2, r4
 8007328:	462b      	mov	r3, r5
 800732a:	f7f9 f8e5 	bl	80004f8 <__aeabi_dmul>
 800732e:	4604      	mov	r4, r0
 8007330:	460d      	mov	r5, r1
 8007332:	4620      	mov	r0, r4
 8007334:	4629      	mov	r1, r5
 8007336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800733a:	0000      	movs	r0, r0
 800733c:	0000      	movs	r0, r0
	...

08007340 <_strtod_l>:
 8007340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007344:	b09f      	sub	sp, #124	; 0x7c
 8007346:	9217      	str	r2, [sp, #92]	; 0x5c
 8007348:	2200      	movs	r2, #0
 800734a:	4604      	mov	r4, r0
 800734c:	921a      	str	r2, [sp, #104]	; 0x68
 800734e:	460d      	mov	r5, r1
 8007350:	f04f 0800 	mov.w	r8, #0
 8007354:	f04f 0900 	mov.w	r9, #0
 8007358:	460a      	mov	r2, r1
 800735a:	9219      	str	r2, [sp, #100]	; 0x64
 800735c:	7811      	ldrb	r1, [r2, #0]
 800735e:	292b      	cmp	r1, #43	; 0x2b
 8007360:	d04a      	beq.n	80073f8 <_strtod_l+0xb8>
 8007362:	d838      	bhi.n	80073d6 <_strtod_l+0x96>
 8007364:	290d      	cmp	r1, #13
 8007366:	d832      	bhi.n	80073ce <_strtod_l+0x8e>
 8007368:	2908      	cmp	r1, #8
 800736a:	d832      	bhi.n	80073d2 <_strtod_l+0x92>
 800736c:	2900      	cmp	r1, #0
 800736e:	d03b      	beq.n	80073e8 <_strtod_l+0xa8>
 8007370:	2200      	movs	r2, #0
 8007372:	920e      	str	r2, [sp, #56]	; 0x38
 8007374:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007376:	7832      	ldrb	r2, [r6, #0]
 8007378:	2a30      	cmp	r2, #48	; 0x30
 800737a:	f040 80b2 	bne.w	80074e2 <_strtod_l+0x1a2>
 800737e:	7872      	ldrb	r2, [r6, #1]
 8007380:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007384:	2a58      	cmp	r2, #88	; 0x58
 8007386:	d16e      	bne.n	8007466 <_strtod_l+0x126>
 8007388:	9302      	str	r3, [sp, #8]
 800738a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800738c:	4620      	mov	r0, r4
 800738e:	9301      	str	r3, [sp, #4]
 8007390:	ab1a      	add	r3, sp, #104	; 0x68
 8007392:	9300      	str	r3, [sp, #0]
 8007394:	4a8c      	ldr	r2, [pc, #560]	; (80075c8 <_strtod_l+0x288>)
 8007396:	ab1b      	add	r3, sp, #108	; 0x6c
 8007398:	a919      	add	r1, sp, #100	; 0x64
 800739a:	f001 fb01 	bl	80089a0 <__gethex>
 800739e:	f010 070f 	ands.w	r7, r0, #15
 80073a2:	4605      	mov	r5, r0
 80073a4:	d005      	beq.n	80073b2 <_strtod_l+0x72>
 80073a6:	2f06      	cmp	r7, #6
 80073a8:	d128      	bne.n	80073fc <_strtod_l+0xbc>
 80073aa:	2300      	movs	r3, #0
 80073ac:	3601      	adds	r6, #1
 80073ae:	9619      	str	r6, [sp, #100]	; 0x64
 80073b0:	930e      	str	r3, [sp, #56]	; 0x38
 80073b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f040 85a0 	bne.w	8007efa <_strtod_l+0xbba>
 80073ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073bc:	b1cb      	cbz	r3, 80073f2 <_strtod_l+0xb2>
 80073be:	4642      	mov	r2, r8
 80073c0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80073c4:	4610      	mov	r0, r2
 80073c6:	4619      	mov	r1, r3
 80073c8:	b01f      	add	sp, #124	; 0x7c
 80073ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ce:	2920      	cmp	r1, #32
 80073d0:	d1ce      	bne.n	8007370 <_strtod_l+0x30>
 80073d2:	3201      	adds	r2, #1
 80073d4:	e7c1      	b.n	800735a <_strtod_l+0x1a>
 80073d6:	292d      	cmp	r1, #45	; 0x2d
 80073d8:	d1ca      	bne.n	8007370 <_strtod_l+0x30>
 80073da:	2101      	movs	r1, #1
 80073dc:	910e      	str	r1, [sp, #56]	; 0x38
 80073de:	1c51      	adds	r1, r2, #1
 80073e0:	9119      	str	r1, [sp, #100]	; 0x64
 80073e2:	7852      	ldrb	r2, [r2, #1]
 80073e4:	2a00      	cmp	r2, #0
 80073e6:	d1c5      	bne.n	8007374 <_strtod_l+0x34>
 80073e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073ea:	9519      	str	r5, [sp, #100]	; 0x64
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f040 8582 	bne.w	8007ef6 <_strtod_l+0xbb6>
 80073f2:	4642      	mov	r2, r8
 80073f4:	464b      	mov	r3, r9
 80073f6:	e7e5      	b.n	80073c4 <_strtod_l+0x84>
 80073f8:	2100      	movs	r1, #0
 80073fa:	e7ef      	b.n	80073dc <_strtod_l+0x9c>
 80073fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80073fe:	b13a      	cbz	r2, 8007410 <_strtod_l+0xd0>
 8007400:	2135      	movs	r1, #53	; 0x35
 8007402:	a81c      	add	r0, sp, #112	; 0x70
 8007404:	f7ff ff34 	bl	8007270 <__copybits>
 8007408:	4620      	mov	r0, r4
 800740a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800740c:	f7ff fb18 	bl	8006a40 <_Bfree>
 8007410:	3f01      	subs	r7, #1
 8007412:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007414:	2f04      	cmp	r7, #4
 8007416:	d806      	bhi.n	8007426 <_strtod_l+0xe6>
 8007418:	e8df f007 	tbb	[pc, r7]
 800741c:	201d0314 	.word	0x201d0314
 8007420:	14          	.byte	0x14
 8007421:	00          	.byte	0x00
 8007422:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007426:	05e9      	lsls	r1, r5, #23
 8007428:	bf48      	it	mi
 800742a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800742e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007432:	0d1b      	lsrs	r3, r3, #20
 8007434:	051b      	lsls	r3, r3, #20
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1bb      	bne.n	80073b2 <_strtod_l+0x72>
 800743a:	f7fe fb09 	bl	8005a50 <__errno>
 800743e:	2322      	movs	r3, #34	; 0x22
 8007440:	6003      	str	r3, [r0, #0]
 8007442:	e7b6      	b.n	80073b2 <_strtod_l+0x72>
 8007444:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007448:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800744c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007450:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007454:	e7e7      	b.n	8007426 <_strtod_l+0xe6>
 8007456:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80075cc <_strtod_l+0x28c>
 800745a:	e7e4      	b.n	8007426 <_strtod_l+0xe6>
 800745c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007460:	f04f 38ff 	mov.w	r8, #4294967295
 8007464:	e7df      	b.n	8007426 <_strtod_l+0xe6>
 8007466:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007468:	1c5a      	adds	r2, r3, #1
 800746a:	9219      	str	r2, [sp, #100]	; 0x64
 800746c:	785b      	ldrb	r3, [r3, #1]
 800746e:	2b30      	cmp	r3, #48	; 0x30
 8007470:	d0f9      	beq.n	8007466 <_strtod_l+0x126>
 8007472:	2b00      	cmp	r3, #0
 8007474:	d09d      	beq.n	80073b2 <_strtod_l+0x72>
 8007476:	2301      	movs	r3, #1
 8007478:	f04f 0a00 	mov.w	sl, #0
 800747c:	220a      	movs	r2, #10
 800747e:	46d3      	mov	fp, sl
 8007480:	9305      	str	r3, [sp, #20]
 8007482:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007484:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8007488:	930b      	str	r3, [sp, #44]	; 0x2c
 800748a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800748c:	7806      	ldrb	r6, [r0, #0]
 800748e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007492:	b2d9      	uxtb	r1, r3
 8007494:	2909      	cmp	r1, #9
 8007496:	d926      	bls.n	80074e6 <_strtod_l+0x1a6>
 8007498:	2201      	movs	r2, #1
 800749a:	494d      	ldr	r1, [pc, #308]	; (80075d0 <_strtod_l+0x290>)
 800749c:	f001 f9be 	bl	800881c <strncmp>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	d030      	beq.n	8007506 <_strtod_l+0x1c6>
 80074a4:	2000      	movs	r0, #0
 80074a6:	4632      	mov	r2, r6
 80074a8:	4603      	mov	r3, r0
 80074aa:	465e      	mov	r6, fp
 80074ac:	9008      	str	r0, [sp, #32]
 80074ae:	2a65      	cmp	r2, #101	; 0x65
 80074b0:	d001      	beq.n	80074b6 <_strtod_l+0x176>
 80074b2:	2a45      	cmp	r2, #69	; 0x45
 80074b4:	d113      	bne.n	80074de <_strtod_l+0x19e>
 80074b6:	b91e      	cbnz	r6, 80074c0 <_strtod_l+0x180>
 80074b8:	9a05      	ldr	r2, [sp, #20]
 80074ba:	4302      	orrs	r2, r0
 80074bc:	d094      	beq.n	80073e8 <_strtod_l+0xa8>
 80074be:	2600      	movs	r6, #0
 80074c0:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80074c2:	1c6a      	adds	r2, r5, #1
 80074c4:	9219      	str	r2, [sp, #100]	; 0x64
 80074c6:	786a      	ldrb	r2, [r5, #1]
 80074c8:	2a2b      	cmp	r2, #43	; 0x2b
 80074ca:	d074      	beq.n	80075b6 <_strtod_l+0x276>
 80074cc:	2a2d      	cmp	r2, #45	; 0x2d
 80074ce:	d078      	beq.n	80075c2 <_strtod_l+0x282>
 80074d0:	f04f 0c00 	mov.w	ip, #0
 80074d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80074d8:	2909      	cmp	r1, #9
 80074da:	d97f      	bls.n	80075dc <_strtod_l+0x29c>
 80074dc:	9519      	str	r5, [sp, #100]	; 0x64
 80074de:	2700      	movs	r7, #0
 80074e0:	e09e      	b.n	8007620 <_strtod_l+0x2e0>
 80074e2:	2300      	movs	r3, #0
 80074e4:	e7c8      	b.n	8007478 <_strtod_l+0x138>
 80074e6:	f1bb 0f08 	cmp.w	fp, #8
 80074ea:	bfd8      	it	le
 80074ec:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80074ee:	f100 0001 	add.w	r0, r0, #1
 80074f2:	bfd6      	itet	le
 80074f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80074f8:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80074fc:	930a      	strle	r3, [sp, #40]	; 0x28
 80074fe:	f10b 0b01 	add.w	fp, fp, #1
 8007502:	9019      	str	r0, [sp, #100]	; 0x64
 8007504:	e7c1      	b.n	800748a <_strtod_l+0x14a>
 8007506:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007508:	1c5a      	adds	r2, r3, #1
 800750a:	9219      	str	r2, [sp, #100]	; 0x64
 800750c:	785a      	ldrb	r2, [r3, #1]
 800750e:	f1bb 0f00 	cmp.w	fp, #0
 8007512:	d037      	beq.n	8007584 <_strtod_l+0x244>
 8007514:	465e      	mov	r6, fp
 8007516:	9008      	str	r0, [sp, #32]
 8007518:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800751c:	2b09      	cmp	r3, #9
 800751e:	d912      	bls.n	8007546 <_strtod_l+0x206>
 8007520:	2301      	movs	r3, #1
 8007522:	e7c4      	b.n	80074ae <_strtod_l+0x16e>
 8007524:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007526:	3001      	adds	r0, #1
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	9219      	str	r2, [sp, #100]	; 0x64
 800752c:	785a      	ldrb	r2, [r3, #1]
 800752e:	2a30      	cmp	r2, #48	; 0x30
 8007530:	d0f8      	beq.n	8007524 <_strtod_l+0x1e4>
 8007532:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007536:	2b08      	cmp	r3, #8
 8007538:	f200 84e4 	bhi.w	8007f04 <_strtod_l+0xbc4>
 800753c:	9008      	str	r0, [sp, #32]
 800753e:	2000      	movs	r0, #0
 8007540:	4606      	mov	r6, r0
 8007542:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007544:	930b      	str	r3, [sp, #44]	; 0x2c
 8007546:	3a30      	subs	r2, #48	; 0x30
 8007548:	f100 0301 	add.w	r3, r0, #1
 800754c:	d014      	beq.n	8007578 <_strtod_l+0x238>
 800754e:	9908      	ldr	r1, [sp, #32]
 8007550:	eb00 0c06 	add.w	ip, r0, r6
 8007554:	4419      	add	r1, r3
 8007556:	9108      	str	r1, [sp, #32]
 8007558:	4633      	mov	r3, r6
 800755a:	210a      	movs	r1, #10
 800755c:	4563      	cmp	r3, ip
 800755e:	d113      	bne.n	8007588 <_strtod_l+0x248>
 8007560:	1833      	adds	r3, r6, r0
 8007562:	2b08      	cmp	r3, #8
 8007564:	f106 0601 	add.w	r6, r6, #1
 8007568:	4406      	add	r6, r0
 800756a:	dc1a      	bgt.n	80075a2 <_strtod_l+0x262>
 800756c:	230a      	movs	r3, #10
 800756e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007570:	fb03 2301 	mla	r3, r3, r1, r2
 8007574:	930a      	str	r3, [sp, #40]	; 0x28
 8007576:	2300      	movs	r3, #0
 8007578:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800757a:	4618      	mov	r0, r3
 800757c:	1c51      	adds	r1, r2, #1
 800757e:	9119      	str	r1, [sp, #100]	; 0x64
 8007580:	7852      	ldrb	r2, [r2, #1]
 8007582:	e7c9      	b.n	8007518 <_strtod_l+0x1d8>
 8007584:	4658      	mov	r0, fp
 8007586:	e7d2      	b.n	800752e <_strtod_l+0x1ee>
 8007588:	2b08      	cmp	r3, #8
 800758a:	f103 0301 	add.w	r3, r3, #1
 800758e:	dc03      	bgt.n	8007598 <_strtod_l+0x258>
 8007590:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007592:	434f      	muls	r7, r1
 8007594:	970a      	str	r7, [sp, #40]	; 0x28
 8007596:	e7e1      	b.n	800755c <_strtod_l+0x21c>
 8007598:	2b10      	cmp	r3, #16
 800759a:	bfd8      	it	le
 800759c:	fb01 fa0a 	mulle.w	sl, r1, sl
 80075a0:	e7dc      	b.n	800755c <_strtod_l+0x21c>
 80075a2:	2e10      	cmp	r6, #16
 80075a4:	bfdc      	itt	le
 80075a6:	230a      	movle	r3, #10
 80075a8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80075ac:	e7e3      	b.n	8007576 <_strtod_l+0x236>
 80075ae:	2300      	movs	r3, #0
 80075b0:	9308      	str	r3, [sp, #32]
 80075b2:	2301      	movs	r3, #1
 80075b4:	e780      	b.n	80074b8 <_strtod_l+0x178>
 80075b6:	f04f 0c00 	mov.w	ip, #0
 80075ba:	1caa      	adds	r2, r5, #2
 80075bc:	9219      	str	r2, [sp, #100]	; 0x64
 80075be:	78aa      	ldrb	r2, [r5, #2]
 80075c0:	e788      	b.n	80074d4 <_strtod_l+0x194>
 80075c2:	f04f 0c01 	mov.w	ip, #1
 80075c6:	e7f8      	b.n	80075ba <_strtod_l+0x27a>
 80075c8:	0800bba0 	.word	0x0800bba0
 80075cc:	7ff00000 	.word	0x7ff00000
 80075d0:	0800bb9c 	.word	0x0800bb9c
 80075d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075d6:	1c51      	adds	r1, r2, #1
 80075d8:	9119      	str	r1, [sp, #100]	; 0x64
 80075da:	7852      	ldrb	r2, [r2, #1]
 80075dc:	2a30      	cmp	r2, #48	; 0x30
 80075de:	d0f9      	beq.n	80075d4 <_strtod_l+0x294>
 80075e0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80075e4:	2908      	cmp	r1, #8
 80075e6:	f63f af7a 	bhi.w	80074de <_strtod_l+0x19e>
 80075ea:	3a30      	subs	r2, #48	; 0x30
 80075ec:	9209      	str	r2, [sp, #36]	; 0x24
 80075ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075f0:	920c      	str	r2, [sp, #48]	; 0x30
 80075f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075f4:	1c57      	adds	r7, r2, #1
 80075f6:	9719      	str	r7, [sp, #100]	; 0x64
 80075f8:	7852      	ldrb	r2, [r2, #1]
 80075fa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80075fe:	f1be 0f09 	cmp.w	lr, #9
 8007602:	d938      	bls.n	8007676 <_strtod_l+0x336>
 8007604:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007606:	1a7f      	subs	r7, r7, r1
 8007608:	2f08      	cmp	r7, #8
 800760a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800760e:	dc03      	bgt.n	8007618 <_strtod_l+0x2d8>
 8007610:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007612:	428f      	cmp	r7, r1
 8007614:	bfa8      	it	ge
 8007616:	460f      	movge	r7, r1
 8007618:	f1bc 0f00 	cmp.w	ip, #0
 800761c:	d000      	beq.n	8007620 <_strtod_l+0x2e0>
 800761e:	427f      	negs	r7, r7
 8007620:	2e00      	cmp	r6, #0
 8007622:	d14f      	bne.n	80076c4 <_strtod_l+0x384>
 8007624:	9905      	ldr	r1, [sp, #20]
 8007626:	4301      	orrs	r1, r0
 8007628:	f47f aec3 	bne.w	80073b2 <_strtod_l+0x72>
 800762c:	2b00      	cmp	r3, #0
 800762e:	f47f aedb 	bne.w	80073e8 <_strtod_l+0xa8>
 8007632:	2a69      	cmp	r2, #105	; 0x69
 8007634:	d029      	beq.n	800768a <_strtod_l+0x34a>
 8007636:	dc26      	bgt.n	8007686 <_strtod_l+0x346>
 8007638:	2a49      	cmp	r2, #73	; 0x49
 800763a:	d026      	beq.n	800768a <_strtod_l+0x34a>
 800763c:	2a4e      	cmp	r2, #78	; 0x4e
 800763e:	f47f aed3 	bne.w	80073e8 <_strtod_l+0xa8>
 8007642:	499a      	ldr	r1, [pc, #616]	; (80078ac <_strtod_l+0x56c>)
 8007644:	a819      	add	r0, sp, #100	; 0x64
 8007646:	f001 fbed 	bl	8008e24 <__match>
 800764a:	2800      	cmp	r0, #0
 800764c:	f43f aecc 	beq.w	80073e8 <_strtod_l+0xa8>
 8007650:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	2b28      	cmp	r3, #40	; 0x28
 8007656:	d12f      	bne.n	80076b8 <_strtod_l+0x378>
 8007658:	4995      	ldr	r1, [pc, #596]	; (80078b0 <_strtod_l+0x570>)
 800765a:	aa1c      	add	r2, sp, #112	; 0x70
 800765c:	a819      	add	r0, sp, #100	; 0x64
 800765e:	f001 fbf5 	bl	8008e4c <__hexnan>
 8007662:	2805      	cmp	r0, #5
 8007664:	d128      	bne.n	80076b8 <_strtod_l+0x378>
 8007666:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007668:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800766c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007670:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007674:	e69d      	b.n	80073b2 <_strtod_l+0x72>
 8007676:	210a      	movs	r1, #10
 8007678:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800767a:	fb01 2107 	mla	r1, r1, r7, r2
 800767e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007682:	9209      	str	r2, [sp, #36]	; 0x24
 8007684:	e7b5      	b.n	80075f2 <_strtod_l+0x2b2>
 8007686:	2a6e      	cmp	r2, #110	; 0x6e
 8007688:	e7d9      	b.n	800763e <_strtod_l+0x2fe>
 800768a:	498a      	ldr	r1, [pc, #552]	; (80078b4 <_strtod_l+0x574>)
 800768c:	a819      	add	r0, sp, #100	; 0x64
 800768e:	f001 fbc9 	bl	8008e24 <__match>
 8007692:	2800      	cmp	r0, #0
 8007694:	f43f aea8 	beq.w	80073e8 <_strtod_l+0xa8>
 8007698:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800769a:	4987      	ldr	r1, [pc, #540]	; (80078b8 <_strtod_l+0x578>)
 800769c:	3b01      	subs	r3, #1
 800769e:	a819      	add	r0, sp, #100	; 0x64
 80076a0:	9319      	str	r3, [sp, #100]	; 0x64
 80076a2:	f001 fbbf 	bl	8008e24 <__match>
 80076a6:	b910      	cbnz	r0, 80076ae <_strtod_l+0x36e>
 80076a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076aa:	3301      	adds	r3, #1
 80076ac:	9319      	str	r3, [sp, #100]	; 0x64
 80076ae:	f04f 0800 	mov.w	r8, #0
 80076b2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 80078bc <_strtod_l+0x57c>
 80076b6:	e67c      	b.n	80073b2 <_strtod_l+0x72>
 80076b8:	4881      	ldr	r0, [pc, #516]	; (80078c0 <_strtod_l+0x580>)
 80076ba:	f001 f8d1 	bl	8008860 <nan>
 80076be:	4680      	mov	r8, r0
 80076c0:	4689      	mov	r9, r1
 80076c2:	e676      	b.n	80073b2 <_strtod_l+0x72>
 80076c4:	9b08      	ldr	r3, [sp, #32]
 80076c6:	f1bb 0f00 	cmp.w	fp, #0
 80076ca:	bf08      	it	eq
 80076cc:	46b3      	moveq	fp, r6
 80076ce:	1afb      	subs	r3, r7, r3
 80076d0:	2e10      	cmp	r6, #16
 80076d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80076d4:	4635      	mov	r5, r6
 80076d6:	9309      	str	r3, [sp, #36]	; 0x24
 80076d8:	bfa8      	it	ge
 80076da:	2510      	movge	r5, #16
 80076dc:	f7f8 fe92 	bl	8000404 <__aeabi_ui2d>
 80076e0:	2e09      	cmp	r6, #9
 80076e2:	4680      	mov	r8, r0
 80076e4:	4689      	mov	r9, r1
 80076e6:	dd13      	ble.n	8007710 <_strtod_l+0x3d0>
 80076e8:	4b76      	ldr	r3, [pc, #472]	; (80078c4 <_strtod_l+0x584>)
 80076ea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80076ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076f2:	f7f8 ff01 	bl	80004f8 <__aeabi_dmul>
 80076f6:	4680      	mov	r8, r0
 80076f8:	4650      	mov	r0, sl
 80076fa:	4689      	mov	r9, r1
 80076fc:	f7f8 fe82 	bl	8000404 <__aeabi_ui2d>
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	4640      	mov	r0, r8
 8007706:	4649      	mov	r1, r9
 8007708:	f7f8 fd40 	bl	800018c <__adddf3>
 800770c:	4680      	mov	r8, r0
 800770e:	4689      	mov	r9, r1
 8007710:	2e0f      	cmp	r6, #15
 8007712:	dc36      	bgt.n	8007782 <_strtod_l+0x442>
 8007714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007716:	2b00      	cmp	r3, #0
 8007718:	f43f ae4b 	beq.w	80073b2 <_strtod_l+0x72>
 800771c:	dd22      	ble.n	8007764 <_strtod_l+0x424>
 800771e:	2b16      	cmp	r3, #22
 8007720:	dc09      	bgt.n	8007736 <_strtod_l+0x3f6>
 8007722:	4968      	ldr	r1, [pc, #416]	; (80078c4 <_strtod_l+0x584>)
 8007724:	4642      	mov	r2, r8
 8007726:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800772a:	464b      	mov	r3, r9
 800772c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007730:	f7f8 fee2 	bl	80004f8 <__aeabi_dmul>
 8007734:	e7c3      	b.n	80076be <_strtod_l+0x37e>
 8007736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007738:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800773c:	4293      	cmp	r3, r2
 800773e:	db20      	blt.n	8007782 <_strtod_l+0x442>
 8007740:	4c60      	ldr	r4, [pc, #384]	; (80078c4 <_strtod_l+0x584>)
 8007742:	f1c6 060f 	rsb	r6, r6, #15
 8007746:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800774a:	4642      	mov	r2, r8
 800774c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007750:	464b      	mov	r3, r9
 8007752:	f7f8 fed1 	bl	80004f8 <__aeabi_dmul>
 8007756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007758:	1b9e      	subs	r6, r3, r6
 800775a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800775e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007762:	e7e5      	b.n	8007730 <_strtod_l+0x3f0>
 8007764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007766:	3316      	adds	r3, #22
 8007768:	db0b      	blt.n	8007782 <_strtod_l+0x442>
 800776a:	9b08      	ldr	r3, [sp, #32]
 800776c:	4640      	mov	r0, r8
 800776e:	1bdf      	subs	r7, r3, r7
 8007770:	4b54      	ldr	r3, [pc, #336]	; (80078c4 <_strtod_l+0x584>)
 8007772:	4649      	mov	r1, r9
 8007774:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007778:	e9d7 2300 	ldrd	r2, r3, [r7]
 800777c:	f7f8 ffe6 	bl	800074c <__aeabi_ddiv>
 8007780:	e79d      	b.n	80076be <_strtod_l+0x37e>
 8007782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007784:	1b75      	subs	r5, r6, r5
 8007786:	441d      	add	r5, r3
 8007788:	2d00      	cmp	r5, #0
 800778a:	dd70      	ble.n	800786e <_strtod_l+0x52e>
 800778c:	f015 030f 	ands.w	r3, r5, #15
 8007790:	d00a      	beq.n	80077a8 <_strtod_l+0x468>
 8007792:	494c      	ldr	r1, [pc, #304]	; (80078c4 <_strtod_l+0x584>)
 8007794:	4642      	mov	r2, r8
 8007796:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800779a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800779e:	464b      	mov	r3, r9
 80077a0:	f7f8 feaa 	bl	80004f8 <__aeabi_dmul>
 80077a4:	4680      	mov	r8, r0
 80077a6:	4689      	mov	r9, r1
 80077a8:	f035 050f 	bics.w	r5, r5, #15
 80077ac:	d04d      	beq.n	800784a <_strtod_l+0x50a>
 80077ae:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80077b2:	dd22      	ble.n	80077fa <_strtod_l+0x4ba>
 80077b4:	2600      	movs	r6, #0
 80077b6:	46b3      	mov	fp, r6
 80077b8:	960b      	str	r6, [sp, #44]	; 0x2c
 80077ba:	9608      	str	r6, [sp, #32]
 80077bc:	2322      	movs	r3, #34	; 0x22
 80077be:	f04f 0800 	mov.w	r8, #0
 80077c2:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80078bc <_strtod_l+0x57c>
 80077c6:	6023      	str	r3, [r4, #0]
 80077c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f43f adf1 	beq.w	80073b2 <_strtod_l+0x72>
 80077d0:	4620      	mov	r0, r4
 80077d2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80077d4:	f7ff f934 	bl	8006a40 <_Bfree>
 80077d8:	4620      	mov	r0, r4
 80077da:	9908      	ldr	r1, [sp, #32]
 80077dc:	f7ff f930 	bl	8006a40 <_Bfree>
 80077e0:	4659      	mov	r1, fp
 80077e2:	4620      	mov	r0, r4
 80077e4:	f7ff f92c 	bl	8006a40 <_Bfree>
 80077e8:	4620      	mov	r0, r4
 80077ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077ec:	f7ff f928 	bl	8006a40 <_Bfree>
 80077f0:	4631      	mov	r1, r6
 80077f2:	4620      	mov	r0, r4
 80077f4:	f7ff f924 	bl	8006a40 <_Bfree>
 80077f8:	e5db      	b.n	80073b2 <_strtod_l+0x72>
 80077fa:	4b33      	ldr	r3, [pc, #204]	; (80078c8 <_strtod_l+0x588>)
 80077fc:	4640      	mov	r0, r8
 80077fe:	9305      	str	r3, [sp, #20]
 8007800:	2300      	movs	r3, #0
 8007802:	4649      	mov	r1, r9
 8007804:	469a      	mov	sl, r3
 8007806:	112d      	asrs	r5, r5, #4
 8007808:	2d01      	cmp	r5, #1
 800780a:	dc21      	bgt.n	8007850 <_strtod_l+0x510>
 800780c:	b10b      	cbz	r3, 8007812 <_strtod_l+0x4d2>
 800780e:	4680      	mov	r8, r0
 8007810:	4689      	mov	r9, r1
 8007812:	492d      	ldr	r1, [pc, #180]	; (80078c8 <_strtod_l+0x588>)
 8007814:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007818:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800781c:	4642      	mov	r2, r8
 800781e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007822:	464b      	mov	r3, r9
 8007824:	f7f8 fe68 	bl	80004f8 <__aeabi_dmul>
 8007828:	4b24      	ldr	r3, [pc, #144]	; (80078bc <_strtod_l+0x57c>)
 800782a:	460a      	mov	r2, r1
 800782c:	400b      	ands	r3, r1
 800782e:	4927      	ldr	r1, [pc, #156]	; (80078cc <_strtod_l+0x58c>)
 8007830:	4680      	mov	r8, r0
 8007832:	428b      	cmp	r3, r1
 8007834:	d8be      	bhi.n	80077b4 <_strtod_l+0x474>
 8007836:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800783a:	428b      	cmp	r3, r1
 800783c:	bf86      	itte	hi
 800783e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007842:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80078d0 <_strtod_l+0x590>
 8007846:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800784a:	2300      	movs	r3, #0
 800784c:	9305      	str	r3, [sp, #20]
 800784e:	e07b      	b.n	8007948 <_strtod_l+0x608>
 8007850:	07ea      	lsls	r2, r5, #31
 8007852:	d505      	bpl.n	8007860 <_strtod_l+0x520>
 8007854:	9b05      	ldr	r3, [sp, #20]
 8007856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785a:	f7f8 fe4d 	bl	80004f8 <__aeabi_dmul>
 800785e:	2301      	movs	r3, #1
 8007860:	9a05      	ldr	r2, [sp, #20]
 8007862:	f10a 0a01 	add.w	sl, sl, #1
 8007866:	3208      	adds	r2, #8
 8007868:	106d      	asrs	r5, r5, #1
 800786a:	9205      	str	r2, [sp, #20]
 800786c:	e7cc      	b.n	8007808 <_strtod_l+0x4c8>
 800786e:	d0ec      	beq.n	800784a <_strtod_l+0x50a>
 8007870:	426d      	negs	r5, r5
 8007872:	f015 020f 	ands.w	r2, r5, #15
 8007876:	d00a      	beq.n	800788e <_strtod_l+0x54e>
 8007878:	4b12      	ldr	r3, [pc, #72]	; (80078c4 <_strtod_l+0x584>)
 800787a:	4640      	mov	r0, r8
 800787c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007880:	4649      	mov	r1, r9
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	f7f8 ff61 	bl	800074c <__aeabi_ddiv>
 800788a:	4680      	mov	r8, r0
 800788c:	4689      	mov	r9, r1
 800788e:	112d      	asrs	r5, r5, #4
 8007890:	d0db      	beq.n	800784a <_strtod_l+0x50a>
 8007892:	2d1f      	cmp	r5, #31
 8007894:	dd1e      	ble.n	80078d4 <_strtod_l+0x594>
 8007896:	2600      	movs	r6, #0
 8007898:	46b3      	mov	fp, r6
 800789a:	960b      	str	r6, [sp, #44]	; 0x2c
 800789c:	9608      	str	r6, [sp, #32]
 800789e:	2322      	movs	r3, #34	; 0x22
 80078a0:	f04f 0800 	mov.w	r8, #0
 80078a4:	f04f 0900 	mov.w	r9, #0
 80078a8:	6023      	str	r3, [r4, #0]
 80078aa:	e78d      	b.n	80077c8 <_strtod_l+0x488>
 80078ac:	0800b989 	.word	0x0800b989
 80078b0:	0800bbb4 	.word	0x0800bbb4
 80078b4:	0800b981 	.word	0x0800b981
 80078b8:	0800b9b8 	.word	0x0800b9b8
 80078bc:	7ff00000 	.word	0x7ff00000
 80078c0:	0800bd45 	.word	0x0800bd45
 80078c4:	0800bac8 	.word	0x0800bac8
 80078c8:	0800baa0 	.word	0x0800baa0
 80078cc:	7ca00000 	.word	0x7ca00000
 80078d0:	7fefffff 	.word	0x7fefffff
 80078d4:	f015 0310 	ands.w	r3, r5, #16
 80078d8:	bf18      	it	ne
 80078da:	236a      	movne	r3, #106	; 0x6a
 80078dc:	4640      	mov	r0, r8
 80078de:	9305      	str	r3, [sp, #20]
 80078e0:	4649      	mov	r1, r9
 80078e2:	2300      	movs	r3, #0
 80078e4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8007bb0 <_strtod_l+0x870>
 80078e8:	07ea      	lsls	r2, r5, #31
 80078ea:	d504      	bpl.n	80078f6 <_strtod_l+0x5b6>
 80078ec:	e9da 2300 	ldrd	r2, r3, [sl]
 80078f0:	f7f8 fe02 	bl	80004f8 <__aeabi_dmul>
 80078f4:	2301      	movs	r3, #1
 80078f6:	106d      	asrs	r5, r5, #1
 80078f8:	f10a 0a08 	add.w	sl, sl, #8
 80078fc:	d1f4      	bne.n	80078e8 <_strtod_l+0x5a8>
 80078fe:	b10b      	cbz	r3, 8007904 <_strtod_l+0x5c4>
 8007900:	4680      	mov	r8, r0
 8007902:	4689      	mov	r9, r1
 8007904:	9b05      	ldr	r3, [sp, #20]
 8007906:	b1bb      	cbz	r3, 8007938 <_strtod_l+0x5f8>
 8007908:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800790c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007910:	2b00      	cmp	r3, #0
 8007912:	4649      	mov	r1, r9
 8007914:	dd10      	ble.n	8007938 <_strtod_l+0x5f8>
 8007916:	2b1f      	cmp	r3, #31
 8007918:	f340 8128 	ble.w	8007b6c <_strtod_l+0x82c>
 800791c:	2b34      	cmp	r3, #52	; 0x34
 800791e:	bfd8      	it	le
 8007920:	f04f 33ff 	movle.w	r3, #4294967295
 8007924:	f04f 0800 	mov.w	r8, #0
 8007928:	bfcf      	iteee	gt
 800792a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800792e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007932:	4093      	lslle	r3, r2
 8007934:	ea03 0901 	andle.w	r9, r3, r1
 8007938:	2200      	movs	r2, #0
 800793a:	2300      	movs	r3, #0
 800793c:	4640      	mov	r0, r8
 800793e:	4649      	mov	r1, r9
 8007940:	f7f9 f842 	bl	80009c8 <__aeabi_dcmpeq>
 8007944:	2800      	cmp	r0, #0
 8007946:	d1a6      	bne.n	8007896 <_strtod_l+0x556>
 8007948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800794a:	465a      	mov	r2, fp
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	4620      	mov	r0, r4
 8007950:	4633      	mov	r3, r6
 8007952:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007954:	f7ff f8dc 	bl	8006b10 <__s2b>
 8007958:	900b      	str	r0, [sp, #44]	; 0x2c
 800795a:	2800      	cmp	r0, #0
 800795c:	f43f af2a 	beq.w	80077b4 <_strtod_l+0x474>
 8007960:	2600      	movs	r6, #0
 8007962:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007964:	9b08      	ldr	r3, [sp, #32]
 8007966:	2a00      	cmp	r2, #0
 8007968:	eba3 0307 	sub.w	r3, r3, r7
 800796c:	bfa8      	it	ge
 800796e:	2300      	movge	r3, #0
 8007970:	46b3      	mov	fp, r6
 8007972:	9312      	str	r3, [sp, #72]	; 0x48
 8007974:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007978:	9316      	str	r3, [sp, #88]	; 0x58
 800797a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800797c:	4620      	mov	r0, r4
 800797e:	6859      	ldr	r1, [r3, #4]
 8007980:	f7ff f81e 	bl	80069c0 <_Balloc>
 8007984:	9008      	str	r0, [sp, #32]
 8007986:	2800      	cmp	r0, #0
 8007988:	f43f af18 	beq.w	80077bc <_strtod_l+0x47c>
 800798c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800798e:	300c      	adds	r0, #12
 8007990:	691a      	ldr	r2, [r3, #16]
 8007992:	f103 010c 	add.w	r1, r3, #12
 8007996:	3202      	adds	r2, #2
 8007998:	0092      	lsls	r2, r2, #2
 800799a:	f7fe f894 	bl	8005ac6 <memcpy>
 800799e:	ab1c      	add	r3, sp, #112	; 0x70
 80079a0:	9301      	str	r3, [sp, #4]
 80079a2:	ab1b      	add	r3, sp, #108	; 0x6c
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	4642      	mov	r2, r8
 80079a8:	464b      	mov	r3, r9
 80079aa:	4620      	mov	r0, r4
 80079ac:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80079b0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 80079b4:	f7ff fbd8 	bl	8007168 <__d2b>
 80079b8:	901a      	str	r0, [sp, #104]	; 0x68
 80079ba:	2800      	cmp	r0, #0
 80079bc:	f43f aefe 	beq.w	80077bc <_strtod_l+0x47c>
 80079c0:	2101      	movs	r1, #1
 80079c2:	4620      	mov	r0, r4
 80079c4:	f7ff f93c 	bl	8006c40 <__i2b>
 80079c8:	4683      	mov	fp, r0
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f43f aef6 	beq.w	80077bc <_strtod_l+0x47c>
 80079d0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80079d2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80079d4:	2f00      	cmp	r7, #0
 80079d6:	bfab      	itete	ge
 80079d8:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 80079da:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80079dc:	eb07 0a03 	addge.w	sl, r7, r3
 80079e0:	1bdd      	sublt	r5, r3, r7
 80079e2:	9b05      	ldr	r3, [sp, #20]
 80079e4:	bfa8      	it	ge
 80079e6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80079e8:	eba7 0703 	sub.w	r7, r7, r3
 80079ec:	4417      	add	r7, r2
 80079ee:	4b71      	ldr	r3, [pc, #452]	; (8007bb4 <_strtod_l+0x874>)
 80079f0:	f107 37ff 	add.w	r7, r7, #4294967295
 80079f4:	bfb8      	it	lt
 80079f6:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 80079fa:	429f      	cmp	r7, r3
 80079fc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a00:	f280 80c7 	bge.w	8007b92 <_strtod_l+0x852>
 8007a04:	1bdb      	subs	r3, r3, r7
 8007a06:	2b1f      	cmp	r3, #31
 8007a08:	f04f 0101 	mov.w	r1, #1
 8007a0c:	eba2 0203 	sub.w	r2, r2, r3
 8007a10:	f300 80b3 	bgt.w	8007b7a <_strtod_l+0x83a>
 8007a14:	fa01 f303 	lsl.w	r3, r1, r3
 8007a18:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	9310      	str	r3, [sp, #64]	; 0x40
 8007a1e:	eb0a 0702 	add.w	r7, sl, r2
 8007a22:	9b05      	ldr	r3, [sp, #20]
 8007a24:	45ba      	cmp	sl, r7
 8007a26:	4415      	add	r5, r2
 8007a28:	441d      	add	r5, r3
 8007a2a:	4653      	mov	r3, sl
 8007a2c:	bfa8      	it	ge
 8007a2e:	463b      	movge	r3, r7
 8007a30:	42ab      	cmp	r3, r5
 8007a32:	bfa8      	it	ge
 8007a34:	462b      	movge	r3, r5
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	bfc2      	ittt	gt
 8007a3a:	1aff      	subgt	r7, r7, r3
 8007a3c:	1aed      	subgt	r5, r5, r3
 8007a3e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007a42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	dd17      	ble.n	8007a78 <_strtod_l+0x738>
 8007a48:	4659      	mov	r1, fp
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f7ff f9b5 	bl	8006dbc <__pow5mult>
 8007a52:	4683      	mov	fp, r0
 8007a54:	2800      	cmp	r0, #0
 8007a56:	f43f aeb1 	beq.w	80077bc <_strtod_l+0x47c>
 8007a5a:	4601      	mov	r1, r0
 8007a5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f7ff f904 	bl	8006c6c <__multiply>
 8007a64:	900a      	str	r0, [sp, #40]	; 0x28
 8007a66:	2800      	cmp	r0, #0
 8007a68:	f43f aea8 	beq.w	80077bc <_strtod_l+0x47c>
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007a70:	f7fe ffe6 	bl	8006a40 <_Bfree>
 8007a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a76:	931a      	str	r3, [sp, #104]	; 0x68
 8007a78:	2f00      	cmp	r7, #0
 8007a7a:	f300 808f 	bgt.w	8007b9c <_strtod_l+0x85c>
 8007a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	dd08      	ble.n	8007a96 <_strtod_l+0x756>
 8007a84:	4620      	mov	r0, r4
 8007a86:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007a88:	9908      	ldr	r1, [sp, #32]
 8007a8a:	f7ff f997 	bl	8006dbc <__pow5mult>
 8007a8e:	9008      	str	r0, [sp, #32]
 8007a90:	2800      	cmp	r0, #0
 8007a92:	f43f ae93 	beq.w	80077bc <_strtod_l+0x47c>
 8007a96:	2d00      	cmp	r5, #0
 8007a98:	dd08      	ble.n	8007aac <_strtod_l+0x76c>
 8007a9a:	462a      	mov	r2, r5
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	9908      	ldr	r1, [sp, #32]
 8007aa0:	f7ff f9e6 	bl	8006e70 <__lshift>
 8007aa4:	9008      	str	r0, [sp, #32]
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	f43f ae88 	beq.w	80077bc <_strtod_l+0x47c>
 8007aac:	f1ba 0f00 	cmp.w	sl, #0
 8007ab0:	dd08      	ble.n	8007ac4 <_strtod_l+0x784>
 8007ab2:	4659      	mov	r1, fp
 8007ab4:	4652      	mov	r2, sl
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	f7ff f9da 	bl	8006e70 <__lshift>
 8007abc:	4683      	mov	fp, r0
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f43f ae7c 	beq.w	80077bc <_strtod_l+0x47c>
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	9a08      	ldr	r2, [sp, #32]
 8007ac8:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007aca:	f7ff fa59 	bl	8006f80 <__mdiff>
 8007ace:	4606      	mov	r6, r0
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	f43f ae73 	beq.w	80077bc <_strtod_l+0x47c>
 8007ad6:	2500      	movs	r5, #0
 8007ad8:	68c3      	ldr	r3, [r0, #12]
 8007ada:	4659      	mov	r1, fp
 8007adc:	60c5      	str	r5, [r0, #12]
 8007ade:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae0:	f7ff fa32 	bl	8006f48 <__mcmp>
 8007ae4:	42a8      	cmp	r0, r5
 8007ae6:	da6b      	bge.n	8007bc0 <_strtod_l+0x880>
 8007ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aea:	ea53 0308 	orrs.w	r3, r3, r8
 8007aee:	f040 808f 	bne.w	8007c10 <_strtod_l+0x8d0>
 8007af2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f040 808a 	bne.w	8007c10 <_strtod_l+0x8d0>
 8007afc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b00:	0d1b      	lsrs	r3, r3, #20
 8007b02:	051b      	lsls	r3, r3, #20
 8007b04:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b08:	f240 8082 	bls.w	8007c10 <_strtod_l+0x8d0>
 8007b0c:	6973      	ldr	r3, [r6, #20]
 8007b0e:	b913      	cbnz	r3, 8007b16 <_strtod_l+0x7d6>
 8007b10:	6933      	ldr	r3, [r6, #16]
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	dd7c      	ble.n	8007c10 <_strtod_l+0x8d0>
 8007b16:	4631      	mov	r1, r6
 8007b18:	2201      	movs	r2, #1
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f7ff f9a8 	bl	8006e70 <__lshift>
 8007b20:	4659      	mov	r1, fp
 8007b22:	4606      	mov	r6, r0
 8007b24:	f7ff fa10 	bl	8006f48 <__mcmp>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	dd71      	ble.n	8007c10 <_strtod_l+0x8d0>
 8007b2c:	9905      	ldr	r1, [sp, #20]
 8007b2e:	464b      	mov	r3, r9
 8007b30:	4a21      	ldr	r2, [pc, #132]	; (8007bb8 <_strtod_l+0x878>)
 8007b32:	2900      	cmp	r1, #0
 8007b34:	f000 808d 	beq.w	8007c52 <_strtod_l+0x912>
 8007b38:	ea02 0109 	and.w	r1, r2, r9
 8007b3c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b40:	f300 8087 	bgt.w	8007c52 <_strtod_l+0x912>
 8007b44:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b48:	f77f aea9 	ble.w	800789e <_strtod_l+0x55e>
 8007b4c:	4640      	mov	r0, r8
 8007b4e:	4649      	mov	r1, r9
 8007b50:	4b1a      	ldr	r3, [pc, #104]	; (8007bbc <_strtod_l+0x87c>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	f7f8 fcd0 	bl	80004f8 <__aeabi_dmul>
 8007b58:	4b17      	ldr	r3, [pc, #92]	; (8007bb8 <_strtod_l+0x878>)
 8007b5a:	4680      	mov	r8, r0
 8007b5c:	400b      	ands	r3, r1
 8007b5e:	4689      	mov	r9, r1
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f47f ae35 	bne.w	80077d0 <_strtod_l+0x490>
 8007b66:	2322      	movs	r3, #34	; 0x22
 8007b68:	6023      	str	r3, [r4, #0]
 8007b6a:	e631      	b.n	80077d0 <_strtod_l+0x490>
 8007b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b70:	fa02 f303 	lsl.w	r3, r2, r3
 8007b74:	ea03 0808 	and.w	r8, r3, r8
 8007b78:	e6de      	b.n	8007938 <_strtod_l+0x5f8>
 8007b7a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8007b7e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8007b82:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8007b86:	37e2      	adds	r7, #226	; 0xe2
 8007b88:	fa01 f307 	lsl.w	r3, r1, r7
 8007b8c:	9310      	str	r3, [sp, #64]	; 0x40
 8007b8e:	9113      	str	r1, [sp, #76]	; 0x4c
 8007b90:	e745      	b.n	8007a1e <_strtod_l+0x6de>
 8007b92:	2300      	movs	r3, #0
 8007b94:	9310      	str	r3, [sp, #64]	; 0x40
 8007b96:	2301      	movs	r3, #1
 8007b98:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b9a:	e740      	b.n	8007a1e <_strtod_l+0x6de>
 8007b9c:	463a      	mov	r2, r7
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007ba2:	f7ff f965 	bl	8006e70 <__lshift>
 8007ba6:	901a      	str	r0, [sp, #104]	; 0x68
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	f47f af68 	bne.w	8007a7e <_strtod_l+0x73e>
 8007bae:	e605      	b.n	80077bc <_strtod_l+0x47c>
 8007bb0:	0800bbc8 	.word	0x0800bbc8
 8007bb4:	fffffc02 	.word	0xfffffc02
 8007bb8:	7ff00000 	.word	0x7ff00000
 8007bbc:	39500000 	.word	0x39500000
 8007bc0:	46ca      	mov	sl, r9
 8007bc2:	d165      	bne.n	8007c90 <_strtod_l+0x950>
 8007bc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bca:	b352      	cbz	r2, 8007c22 <_strtod_l+0x8e2>
 8007bcc:	4a9e      	ldr	r2, [pc, #632]	; (8007e48 <_strtod_l+0xb08>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d12a      	bne.n	8007c28 <_strtod_l+0x8e8>
 8007bd2:	9b05      	ldr	r3, [sp, #20]
 8007bd4:	4641      	mov	r1, r8
 8007bd6:	b1fb      	cbz	r3, 8007c18 <_strtod_l+0x8d8>
 8007bd8:	4b9c      	ldr	r3, [pc, #624]	; (8007e4c <_strtod_l+0xb0c>)
 8007bda:	f04f 32ff 	mov.w	r2, #4294967295
 8007bde:	ea09 0303 	and.w	r3, r9, r3
 8007be2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007be6:	d81a      	bhi.n	8007c1e <_strtod_l+0x8de>
 8007be8:	0d1b      	lsrs	r3, r3, #20
 8007bea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bee:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf2:	4299      	cmp	r1, r3
 8007bf4:	d118      	bne.n	8007c28 <_strtod_l+0x8e8>
 8007bf6:	4b96      	ldr	r3, [pc, #600]	; (8007e50 <_strtod_l+0xb10>)
 8007bf8:	459a      	cmp	sl, r3
 8007bfa:	d102      	bne.n	8007c02 <_strtod_l+0x8c2>
 8007bfc:	3101      	adds	r1, #1
 8007bfe:	f43f addd 	beq.w	80077bc <_strtod_l+0x47c>
 8007c02:	f04f 0800 	mov.w	r8, #0
 8007c06:	4b91      	ldr	r3, [pc, #580]	; (8007e4c <_strtod_l+0xb0c>)
 8007c08:	ea0a 0303 	and.w	r3, sl, r3
 8007c0c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007c10:	9b05      	ldr	r3, [sp, #20]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d19a      	bne.n	8007b4c <_strtod_l+0x80c>
 8007c16:	e5db      	b.n	80077d0 <_strtod_l+0x490>
 8007c18:	f04f 33ff 	mov.w	r3, #4294967295
 8007c1c:	e7e9      	b.n	8007bf2 <_strtod_l+0x8b2>
 8007c1e:	4613      	mov	r3, r2
 8007c20:	e7e7      	b.n	8007bf2 <_strtod_l+0x8b2>
 8007c22:	ea53 0308 	orrs.w	r3, r3, r8
 8007c26:	d081      	beq.n	8007b2c <_strtod_l+0x7ec>
 8007c28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c2a:	b1e3      	cbz	r3, 8007c66 <_strtod_l+0x926>
 8007c2c:	ea13 0f0a 	tst.w	r3, sl
 8007c30:	d0ee      	beq.n	8007c10 <_strtod_l+0x8d0>
 8007c32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c34:	4640      	mov	r0, r8
 8007c36:	4649      	mov	r1, r9
 8007c38:	9a05      	ldr	r2, [sp, #20]
 8007c3a:	b1c3      	cbz	r3, 8007c6e <_strtod_l+0x92e>
 8007c3c:	f7ff fb5c 	bl	80072f8 <sulp>
 8007c40:	4602      	mov	r2, r0
 8007c42:	460b      	mov	r3, r1
 8007c44:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c46:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007c48:	f7f8 faa0 	bl	800018c <__adddf3>
 8007c4c:	4680      	mov	r8, r0
 8007c4e:	4689      	mov	r9, r1
 8007c50:	e7de      	b.n	8007c10 <_strtod_l+0x8d0>
 8007c52:	4013      	ands	r3, r2
 8007c54:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c58:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007c5c:	f04f 38ff 	mov.w	r8, #4294967295
 8007c60:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007c64:	e7d4      	b.n	8007c10 <_strtod_l+0x8d0>
 8007c66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c68:	ea13 0f08 	tst.w	r3, r8
 8007c6c:	e7e0      	b.n	8007c30 <_strtod_l+0x8f0>
 8007c6e:	f7ff fb43 	bl	80072f8 <sulp>
 8007c72:	4602      	mov	r2, r0
 8007c74:	460b      	mov	r3, r1
 8007c76:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007c7a:	f7f8 fa85 	bl	8000188 <__aeabi_dsub>
 8007c7e:	2200      	movs	r2, #0
 8007c80:	2300      	movs	r3, #0
 8007c82:	4680      	mov	r8, r0
 8007c84:	4689      	mov	r9, r1
 8007c86:	f7f8 fe9f 	bl	80009c8 <__aeabi_dcmpeq>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d0c0      	beq.n	8007c10 <_strtod_l+0x8d0>
 8007c8e:	e606      	b.n	800789e <_strtod_l+0x55e>
 8007c90:	4659      	mov	r1, fp
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff fabe 	bl	8007214 <__ratio>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ca6:	f7f8 fea3 	bl	80009f0 <__aeabi_dcmple>
 8007caa:	2800      	cmp	r0, #0
 8007cac:	d06f      	beq.n	8007d8e <_strtod_l+0xa4e>
 8007cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d17c      	bne.n	8007dae <_strtod_l+0xa6e>
 8007cb4:	f1b8 0f00 	cmp.w	r8, #0
 8007cb8:	d159      	bne.n	8007d6e <_strtod_l+0xa2e>
 8007cba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d17b      	bne.n	8007dba <_strtod_l+0xa7a>
 8007cc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4b62      	ldr	r3, [pc, #392]	; (8007e54 <_strtod_l+0xb14>)
 8007cca:	f7f8 fe87 	bl	80009dc <__aeabi_dcmplt>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d15a      	bne.n	8007d88 <_strtod_l+0xa48>
 8007cd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	4b5f      	ldr	r3, [pc, #380]	; (8007e58 <_strtod_l+0xb18>)
 8007cda:	f7f8 fc0d 	bl	80004f8 <__aeabi_dmul>
 8007cde:	4605      	mov	r5, r0
 8007ce0:	460f      	mov	r7, r1
 8007ce2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007ce6:	9506      	str	r5, [sp, #24]
 8007ce8:	9307      	str	r3, [sp, #28]
 8007cea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cee:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007cf2:	4b56      	ldr	r3, [pc, #344]	; (8007e4c <_strtod_l+0xb0c>)
 8007cf4:	4a55      	ldr	r2, [pc, #340]	; (8007e4c <_strtod_l+0xb0c>)
 8007cf6:	ea0a 0303 	and.w	r3, sl, r3
 8007cfa:	9313      	str	r3, [sp, #76]	; 0x4c
 8007cfc:	4b57      	ldr	r3, [pc, #348]	; (8007e5c <_strtod_l+0xb1c>)
 8007cfe:	ea0a 0202 	and.w	r2, sl, r2
 8007d02:	429a      	cmp	r2, r3
 8007d04:	f040 80b0 	bne.w	8007e68 <_strtod_l+0xb28>
 8007d08:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	4649      	mov	r1, r9
 8007d10:	f7ff f9c2 	bl	8007098 <__ulp>
 8007d14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d18:	f7f8 fbee 	bl	80004f8 <__aeabi_dmul>
 8007d1c:	4642      	mov	r2, r8
 8007d1e:	464b      	mov	r3, r9
 8007d20:	f7f8 fa34 	bl	800018c <__adddf3>
 8007d24:	f8df a124 	ldr.w	sl, [pc, #292]	; 8007e4c <_strtod_l+0xb0c>
 8007d28:	4a4d      	ldr	r2, [pc, #308]	; (8007e60 <_strtod_l+0xb20>)
 8007d2a:	ea01 0a0a 	and.w	sl, r1, sl
 8007d2e:	4592      	cmp	sl, r2
 8007d30:	4680      	mov	r8, r0
 8007d32:	d948      	bls.n	8007dc6 <_strtod_l+0xa86>
 8007d34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d36:	4b46      	ldr	r3, [pc, #280]	; (8007e50 <_strtod_l+0xb10>)
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d103      	bne.n	8007d44 <_strtod_l+0xa04>
 8007d3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d3e:	3301      	adds	r3, #1
 8007d40:	f43f ad3c 	beq.w	80077bc <_strtod_l+0x47c>
 8007d44:	f04f 38ff 	mov.w	r8, #4294967295
 8007d48:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8007e50 <_strtod_l+0xb10>
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d50:	f7fe fe76 	bl	8006a40 <_Bfree>
 8007d54:	4620      	mov	r0, r4
 8007d56:	9908      	ldr	r1, [sp, #32]
 8007d58:	f7fe fe72 	bl	8006a40 <_Bfree>
 8007d5c:	4659      	mov	r1, fp
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f7fe fe6e 	bl	8006a40 <_Bfree>
 8007d64:	4631      	mov	r1, r6
 8007d66:	4620      	mov	r0, r4
 8007d68:	f7fe fe6a 	bl	8006a40 <_Bfree>
 8007d6c:	e605      	b.n	800797a <_strtod_l+0x63a>
 8007d6e:	f1b8 0f01 	cmp.w	r8, #1
 8007d72:	d103      	bne.n	8007d7c <_strtod_l+0xa3c>
 8007d74:	f1b9 0f00 	cmp.w	r9, #0
 8007d78:	f43f ad91 	beq.w	800789e <_strtod_l+0x55e>
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	4b39      	ldr	r3, [pc, #228]	; (8007e64 <_strtod_l+0xb24>)
 8007d80:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d86:	e016      	b.n	8007db6 <_strtod_l+0xa76>
 8007d88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d8a:	4f33      	ldr	r7, [pc, #204]	; (8007e58 <_strtod_l+0xb18>)
 8007d8c:	e7a9      	b.n	8007ce2 <_strtod_l+0x9a2>
 8007d8e:	4b32      	ldr	r3, [pc, #200]	; (8007e58 <_strtod_l+0xb18>)
 8007d90:	2200      	movs	r2, #0
 8007d92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d96:	f7f8 fbaf 	bl	80004f8 <__aeabi_dmul>
 8007d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	460f      	mov	r7, r1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d09e      	beq.n	8007ce2 <_strtod_l+0x9a2>
 8007da4:	4602      	mov	r2, r0
 8007da6:	460b      	mov	r3, r1
 8007da8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007dac:	e79d      	b.n	8007cea <_strtod_l+0x9aa>
 8007dae:	2200      	movs	r2, #0
 8007db0:	4b28      	ldr	r3, [pc, #160]	; (8007e54 <_strtod_l+0xb14>)
 8007db2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007db6:	4f27      	ldr	r7, [pc, #156]	; (8007e54 <_strtod_l+0xb14>)
 8007db8:	e797      	b.n	8007cea <_strtod_l+0x9aa>
 8007dba:	2200      	movs	r2, #0
 8007dbc:	4b29      	ldr	r3, [pc, #164]	; (8007e64 <_strtod_l+0xb24>)
 8007dbe:	4645      	mov	r5, r8
 8007dc0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007dc4:	e7f7      	b.n	8007db6 <_strtod_l+0xa76>
 8007dc6:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8007dca:	9b05      	ldr	r3, [sp, #20]
 8007dcc:	46ca      	mov	sl, r9
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1bc      	bne.n	8007d4c <_strtod_l+0xa0c>
 8007dd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007dd6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dd8:	0d1b      	lsrs	r3, r3, #20
 8007dda:	051b      	lsls	r3, r3, #20
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d1b5      	bne.n	8007d4c <_strtod_l+0xa0c>
 8007de0:	4628      	mov	r0, r5
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f9 f954 	bl	8001090 <__aeabi_d2lz>
 8007de8:	f7f8 fb58 	bl	800049c <__aeabi_l2d>
 8007dec:	4602      	mov	r2, r0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4628      	mov	r0, r5
 8007df2:	4639      	mov	r1, r7
 8007df4:	f7f8 f9c8 	bl	8000188 <__aeabi_dsub>
 8007df8:	460b      	mov	r3, r1
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8007e00:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e06:	ea4a 0a08 	orr.w	sl, sl, r8
 8007e0a:	ea5a 0a03 	orrs.w	sl, sl, r3
 8007e0e:	d06c      	beq.n	8007eea <_strtod_l+0xbaa>
 8007e10:	a309      	add	r3, pc, #36	; (adr r3, 8007e38 <_strtod_l+0xaf8>)
 8007e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e16:	f7f8 fde1 	bl	80009dc <__aeabi_dcmplt>
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	f47f acd8 	bne.w	80077d0 <_strtod_l+0x490>
 8007e20:	a307      	add	r3, pc, #28	; (adr r3, 8007e40 <_strtod_l+0xb00>)
 8007e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e2a:	f7f8 fdf5 	bl	8000a18 <__aeabi_dcmpgt>
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	d08c      	beq.n	8007d4c <_strtod_l+0xa0c>
 8007e32:	e4cd      	b.n	80077d0 <_strtod_l+0x490>
 8007e34:	f3af 8000 	nop.w
 8007e38:	94a03595 	.word	0x94a03595
 8007e3c:	3fdfffff 	.word	0x3fdfffff
 8007e40:	35afe535 	.word	0x35afe535
 8007e44:	3fe00000 	.word	0x3fe00000
 8007e48:	000fffff 	.word	0x000fffff
 8007e4c:	7ff00000 	.word	0x7ff00000
 8007e50:	7fefffff 	.word	0x7fefffff
 8007e54:	3ff00000 	.word	0x3ff00000
 8007e58:	3fe00000 	.word	0x3fe00000
 8007e5c:	7fe00000 	.word	0x7fe00000
 8007e60:	7c9fffff 	.word	0x7c9fffff
 8007e64:	bff00000 	.word	0xbff00000
 8007e68:	9b05      	ldr	r3, [sp, #20]
 8007e6a:	b333      	cbz	r3, 8007eba <_strtod_l+0xb7a>
 8007e6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e72:	d822      	bhi.n	8007eba <_strtod_l+0xb7a>
 8007e74:	a328      	add	r3, pc, #160	; (adr r3, 8007f18 <_strtod_l+0xbd8>)
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	4639      	mov	r1, r7
 8007e7e:	f7f8 fdb7 	bl	80009f0 <__aeabi_dcmple>
 8007e82:	b1a0      	cbz	r0, 8007eae <_strtod_l+0xb6e>
 8007e84:	4639      	mov	r1, r7
 8007e86:	4628      	mov	r0, r5
 8007e88:	f7f8 fe0e 	bl	8000aa8 <__aeabi_d2uiz>
 8007e8c:	2801      	cmp	r0, #1
 8007e8e:	bf38      	it	cc
 8007e90:	2001      	movcc	r0, #1
 8007e92:	f7f8 fab7 	bl	8000404 <__aeabi_ui2d>
 8007e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e98:	4605      	mov	r5, r0
 8007e9a:	460f      	mov	r7, r1
 8007e9c:	bb03      	cbnz	r3, 8007ee0 <_strtod_l+0xba0>
 8007e9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ea2:	9014      	str	r0, [sp, #80]	; 0x50
 8007ea4:	9315      	str	r3, [sp, #84]	; 0x54
 8007ea6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007eaa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007eae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007eb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007eb2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007eb6:	1a9b      	subs	r3, r3, r2
 8007eb8:	9311      	str	r3, [sp, #68]	; 0x44
 8007eba:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ebc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007ebe:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8007ec2:	f7ff f8e9 	bl	8007098 <__ulp>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4640      	mov	r0, r8
 8007ecc:	4649      	mov	r1, r9
 8007ece:	f7f8 fb13 	bl	80004f8 <__aeabi_dmul>
 8007ed2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ed4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ed6:	f7f8 f959 	bl	800018c <__adddf3>
 8007eda:	4680      	mov	r8, r0
 8007edc:	4689      	mov	r9, r1
 8007ede:	e774      	b.n	8007dca <_strtod_l+0xa8a>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007ee8:	e7dd      	b.n	8007ea6 <_strtod_l+0xb66>
 8007eea:	a30d      	add	r3, pc, #52	; (adr r3, 8007f20 <_strtod_l+0xbe0>)
 8007eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef0:	f7f8 fd74 	bl	80009dc <__aeabi_dcmplt>
 8007ef4:	e79b      	b.n	8007e2e <_strtod_l+0xaee>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	930e      	str	r3, [sp, #56]	; 0x38
 8007efa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007efc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	f7ff ba5b 	b.w	80073ba <_strtod_l+0x7a>
 8007f04:	2a65      	cmp	r2, #101	; 0x65
 8007f06:	f43f ab52 	beq.w	80075ae <_strtod_l+0x26e>
 8007f0a:	2a45      	cmp	r2, #69	; 0x45
 8007f0c:	f43f ab4f 	beq.w	80075ae <_strtod_l+0x26e>
 8007f10:	2301      	movs	r3, #1
 8007f12:	f7ff bb87 	b.w	8007624 <_strtod_l+0x2e4>
 8007f16:	bf00      	nop
 8007f18:	ffc00000 	.word	0xffc00000
 8007f1c:	41dfffff 	.word	0x41dfffff
 8007f20:	94a03595 	.word	0x94a03595
 8007f24:	3fcfffff 	.word	0x3fcfffff

08007f28 <_strtod_r>:
 8007f28:	4b01      	ldr	r3, [pc, #4]	; (8007f30 <_strtod_r+0x8>)
 8007f2a:	f7ff ba09 	b.w	8007340 <_strtod_l>
 8007f2e:	bf00      	nop
 8007f30:	20000084 	.word	0x20000084

08007f34 <_strtol_l.constprop.0>:
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f3a:	4686      	mov	lr, r0
 8007f3c:	4690      	mov	r8, r2
 8007f3e:	d001      	beq.n	8007f44 <_strtol_l.constprop.0+0x10>
 8007f40:	2b24      	cmp	r3, #36	; 0x24
 8007f42:	d906      	bls.n	8007f52 <_strtol_l.constprop.0+0x1e>
 8007f44:	f7fd fd84 	bl	8005a50 <__errno>
 8007f48:	2316      	movs	r3, #22
 8007f4a:	6003      	str	r3, [r0, #0]
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f52:	460d      	mov	r5, r1
 8007f54:	4835      	ldr	r0, [pc, #212]	; (800802c <_strtol_l.constprop.0+0xf8>)
 8007f56:	462a      	mov	r2, r5
 8007f58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f5c:	5d06      	ldrb	r6, [r0, r4]
 8007f5e:	f016 0608 	ands.w	r6, r6, #8
 8007f62:	d1f8      	bne.n	8007f56 <_strtol_l.constprop.0+0x22>
 8007f64:	2c2d      	cmp	r4, #45	; 0x2d
 8007f66:	d12e      	bne.n	8007fc6 <_strtol_l.constprop.0+0x92>
 8007f68:	2601      	movs	r6, #1
 8007f6a:	782c      	ldrb	r4, [r5, #0]
 8007f6c:	1c95      	adds	r5, r2, #2
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d057      	beq.n	8008022 <_strtol_l.constprop.0+0xee>
 8007f72:	2b10      	cmp	r3, #16
 8007f74:	d109      	bne.n	8007f8a <_strtol_l.constprop.0+0x56>
 8007f76:	2c30      	cmp	r4, #48	; 0x30
 8007f78:	d107      	bne.n	8007f8a <_strtol_l.constprop.0+0x56>
 8007f7a:	782a      	ldrb	r2, [r5, #0]
 8007f7c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007f80:	2a58      	cmp	r2, #88	; 0x58
 8007f82:	d149      	bne.n	8008018 <_strtol_l.constprop.0+0xe4>
 8007f84:	2310      	movs	r3, #16
 8007f86:	786c      	ldrb	r4, [r5, #1]
 8007f88:	3502      	adds	r5, #2
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007f90:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007f94:	fbbc f9f3 	udiv	r9, ip, r3
 8007f98:	4610      	mov	r0, r2
 8007f9a:	fb03 ca19 	mls	sl, r3, r9, ip
 8007f9e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007fa2:	2f09      	cmp	r7, #9
 8007fa4:	d814      	bhi.n	8007fd0 <_strtol_l.constprop.0+0x9c>
 8007fa6:	463c      	mov	r4, r7
 8007fa8:	42a3      	cmp	r3, r4
 8007faa:	dd20      	ble.n	8007fee <_strtol_l.constprop.0+0xba>
 8007fac:	1c57      	adds	r7, r2, #1
 8007fae:	d007      	beq.n	8007fc0 <_strtol_l.constprop.0+0x8c>
 8007fb0:	4581      	cmp	r9, r0
 8007fb2:	d319      	bcc.n	8007fe8 <_strtol_l.constprop.0+0xb4>
 8007fb4:	d101      	bne.n	8007fba <_strtol_l.constprop.0+0x86>
 8007fb6:	45a2      	cmp	sl, r4
 8007fb8:	db16      	blt.n	8007fe8 <_strtol_l.constprop.0+0xb4>
 8007fba:	2201      	movs	r2, #1
 8007fbc:	fb00 4003 	mla	r0, r0, r3, r4
 8007fc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fc4:	e7eb      	b.n	8007f9e <_strtol_l.constprop.0+0x6a>
 8007fc6:	2c2b      	cmp	r4, #43	; 0x2b
 8007fc8:	bf04      	itt	eq
 8007fca:	782c      	ldrbeq	r4, [r5, #0]
 8007fcc:	1c95      	addeq	r5, r2, #2
 8007fce:	e7ce      	b.n	8007f6e <_strtol_l.constprop.0+0x3a>
 8007fd0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007fd4:	2f19      	cmp	r7, #25
 8007fd6:	d801      	bhi.n	8007fdc <_strtol_l.constprop.0+0xa8>
 8007fd8:	3c37      	subs	r4, #55	; 0x37
 8007fda:	e7e5      	b.n	8007fa8 <_strtol_l.constprop.0+0x74>
 8007fdc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007fe0:	2f19      	cmp	r7, #25
 8007fe2:	d804      	bhi.n	8007fee <_strtol_l.constprop.0+0xba>
 8007fe4:	3c57      	subs	r4, #87	; 0x57
 8007fe6:	e7df      	b.n	8007fa8 <_strtol_l.constprop.0+0x74>
 8007fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fec:	e7e8      	b.n	8007fc0 <_strtol_l.constprop.0+0x8c>
 8007fee:	1c53      	adds	r3, r2, #1
 8007ff0:	d108      	bne.n	8008004 <_strtol_l.constprop.0+0xd0>
 8007ff2:	2322      	movs	r3, #34	; 0x22
 8007ff4:	4660      	mov	r0, ip
 8007ff6:	f8ce 3000 	str.w	r3, [lr]
 8007ffa:	f1b8 0f00 	cmp.w	r8, #0
 8007ffe:	d0a6      	beq.n	8007f4e <_strtol_l.constprop.0+0x1a>
 8008000:	1e69      	subs	r1, r5, #1
 8008002:	e006      	b.n	8008012 <_strtol_l.constprop.0+0xde>
 8008004:	b106      	cbz	r6, 8008008 <_strtol_l.constprop.0+0xd4>
 8008006:	4240      	negs	r0, r0
 8008008:	f1b8 0f00 	cmp.w	r8, #0
 800800c:	d09f      	beq.n	8007f4e <_strtol_l.constprop.0+0x1a>
 800800e:	2a00      	cmp	r2, #0
 8008010:	d1f6      	bne.n	8008000 <_strtol_l.constprop.0+0xcc>
 8008012:	f8c8 1000 	str.w	r1, [r8]
 8008016:	e79a      	b.n	8007f4e <_strtol_l.constprop.0+0x1a>
 8008018:	2430      	movs	r4, #48	; 0x30
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1b5      	bne.n	8007f8a <_strtol_l.constprop.0+0x56>
 800801e:	2308      	movs	r3, #8
 8008020:	e7b3      	b.n	8007f8a <_strtol_l.constprop.0+0x56>
 8008022:	2c30      	cmp	r4, #48	; 0x30
 8008024:	d0a9      	beq.n	8007f7a <_strtol_l.constprop.0+0x46>
 8008026:	230a      	movs	r3, #10
 8008028:	e7af      	b.n	8007f8a <_strtol_l.constprop.0+0x56>
 800802a:	bf00      	nop
 800802c:	0800bbf1 	.word	0x0800bbf1

08008030 <_strtol_r>:
 8008030:	f7ff bf80 	b.w	8007f34 <_strtol_l.constprop.0>

08008034 <__ssputs_r>:
 8008034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008038:	461f      	mov	r7, r3
 800803a:	688e      	ldr	r6, [r1, #8]
 800803c:	4682      	mov	sl, r0
 800803e:	42be      	cmp	r6, r7
 8008040:	460c      	mov	r4, r1
 8008042:	4690      	mov	r8, r2
 8008044:	680b      	ldr	r3, [r1, #0]
 8008046:	d82c      	bhi.n	80080a2 <__ssputs_r+0x6e>
 8008048:	898a      	ldrh	r2, [r1, #12]
 800804a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800804e:	d026      	beq.n	800809e <__ssputs_r+0x6a>
 8008050:	6965      	ldr	r5, [r4, #20]
 8008052:	6909      	ldr	r1, [r1, #16]
 8008054:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008058:	eba3 0901 	sub.w	r9, r3, r1
 800805c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008060:	1c7b      	adds	r3, r7, #1
 8008062:	444b      	add	r3, r9
 8008064:	106d      	asrs	r5, r5, #1
 8008066:	429d      	cmp	r5, r3
 8008068:	bf38      	it	cc
 800806a:	461d      	movcc	r5, r3
 800806c:	0553      	lsls	r3, r2, #21
 800806e:	d527      	bpl.n	80080c0 <__ssputs_r+0x8c>
 8008070:	4629      	mov	r1, r5
 8008072:	f7fe fc19 	bl	80068a8 <_malloc_r>
 8008076:	4606      	mov	r6, r0
 8008078:	b360      	cbz	r0, 80080d4 <__ssputs_r+0xa0>
 800807a:	464a      	mov	r2, r9
 800807c:	6921      	ldr	r1, [r4, #16]
 800807e:	f7fd fd22 	bl	8005ac6 <memcpy>
 8008082:	89a3      	ldrh	r3, [r4, #12]
 8008084:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800808c:	81a3      	strh	r3, [r4, #12]
 800808e:	6126      	str	r6, [r4, #16]
 8008090:	444e      	add	r6, r9
 8008092:	6026      	str	r6, [r4, #0]
 8008094:	463e      	mov	r6, r7
 8008096:	6165      	str	r5, [r4, #20]
 8008098:	eba5 0509 	sub.w	r5, r5, r9
 800809c:	60a5      	str	r5, [r4, #8]
 800809e:	42be      	cmp	r6, r7
 80080a0:	d900      	bls.n	80080a4 <__ssputs_r+0x70>
 80080a2:	463e      	mov	r6, r7
 80080a4:	4632      	mov	r2, r6
 80080a6:	4641      	mov	r1, r8
 80080a8:	6820      	ldr	r0, [r4, #0]
 80080aa:	f000 fb9d 	bl	80087e8 <memmove>
 80080ae:	2000      	movs	r0, #0
 80080b0:	68a3      	ldr	r3, [r4, #8]
 80080b2:	1b9b      	subs	r3, r3, r6
 80080b4:	60a3      	str	r3, [r4, #8]
 80080b6:	6823      	ldr	r3, [r4, #0]
 80080b8:	4433      	add	r3, r6
 80080ba:	6023      	str	r3, [r4, #0]
 80080bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080c0:	462a      	mov	r2, r5
 80080c2:	f000 ff70 	bl	8008fa6 <_realloc_r>
 80080c6:	4606      	mov	r6, r0
 80080c8:	2800      	cmp	r0, #0
 80080ca:	d1e0      	bne.n	800808e <__ssputs_r+0x5a>
 80080cc:	4650      	mov	r0, sl
 80080ce:	6921      	ldr	r1, [r4, #16]
 80080d0:	f7fe fb7a 	bl	80067c8 <_free_r>
 80080d4:	230c      	movs	r3, #12
 80080d6:	f8ca 3000 	str.w	r3, [sl]
 80080da:	89a3      	ldrh	r3, [r4, #12]
 80080dc:	f04f 30ff 	mov.w	r0, #4294967295
 80080e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e4:	81a3      	strh	r3, [r4, #12]
 80080e6:	e7e9      	b.n	80080bc <__ssputs_r+0x88>

080080e8 <_svfiprintf_r>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	4698      	mov	r8, r3
 80080ee:	898b      	ldrh	r3, [r1, #12]
 80080f0:	4607      	mov	r7, r0
 80080f2:	061b      	lsls	r3, r3, #24
 80080f4:	460d      	mov	r5, r1
 80080f6:	4614      	mov	r4, r2
 80080f8:	b09d      	sub	sp, #116	; 0x74
 80080fa:	d50e      	bpl.n	800811a <_svfiprintf_r+0x32>
 80080fc:	690b      	ldr	r3, [r1, #16]
 80080fe:	b963      	cbnz	r3, 800811a <_svfiprintf_r+0x32>
 8008100:	2140      	movs	r1, #64	; 0x40
 8008102:	f7fe fbd1 	bl	80068a8 <_malloc_r>
 8008106:	6028      	str	r0, [r5, #0]
 8008108:	6128      	str	r0, [r5, #16]
 800810a:	b920      	cbnz	r0, 8008116 <_svfiprintf_r+0x2e>
 800810c:	230c      	movs	r3, #12
 800810e:	603b      	str	r3, [r7, #0]
 8008110:	f04f 30ff 	mov.w	r0, #4294967295
 8008114:	e0d0      	b.n	80082b8 <_svfiprintf_r+0x1d0>
 8008116:	2340      	movs	r3, #64	; 0x40
 8008118:	616b      	str	r3, [r5, #20]
 800811a:	2300      	movs	r3, #0
 800811c:	9309      	str	r3, [sp, #36]	; 0x24
 800811e:	2320      	movs	r3, #32
 8008120:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008124:	2330      	movs	r3, #48	; 0x30
 8008126:	f04f 0901 	mov.w	r9, #1
 800812a:	f8cd 800c 	str.w	r8, [sp, #12]
 800812e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80082d0 <_svfiprintf_r+0x1e8>
 8008132:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008136:	4623      	mov	r3, r4
 8008138:	469a      	mov	sl, r3
 800813a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800813e:	b10a      	cbz	r2, 8008144 <_svfiprintf_r+0x5c>
 8008140:	2a25      	cmp	r2, #37	; 0x25
 8008142:	d1f9      	bne.n	8008138 <_svfiprintf_r+0x50>
 8008144:	ebba 0b04 	subs.w	fp, sl, r4
 8008148:	d00b      	beq.n	8008162 <_svfiprintf_r+0x7a>
 800814a:	465b      	mov	r3, fp
 800814c:	4622      	mov	r2, r4
 800814e:	4629      	mov	r1, r5
 8008150:	4638      	mov	r0, r7
 8008152:	f7ff ff6f 	bl	8008034 <__ssputs_r>
 8008156:	3001      	adds	r0, #1
 8008158:	f000 80a9 	beq.w	80082ae <_svfiprintf_r+0x1c6>
 800815c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800815e:	445a      	add	r2, fp
 8008160:	9209      	str	r2, [sp, #36]	; 0x24
 8008162:	f89a 3000 	ldrb.w	r3, [sl]
 8008166:	2b00      	cmp	r3, #0
 8008168:	f000 80a1 	beq.w	80082ae <_svfiprintf_r+0x1c6>
 800816c:	2300      	movs	r3, #0
 800816e:	f04f 32ff 	mov.w	r2, #4294967295
 8008172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008176:	f10a 0a01 	add.w	sl, sl, #1
 800817a:	9304      	str	r3, [sp, #16]
 800817c:	9307      	str	r3, [sp, #28]
 800817e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008182:	931a      	str	r3, [sp, #104]	; 0x68
 8008184:	4654      	mov	r4, sl
 8008186:	2205      	movs	r2, #5
 8008188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818c:	4850      	ldr	r0, [pc, #320]	; (80082d0 <_svfiprintf_r+0x1e8>)
 800818e:	f7fd fc8c 	bl	8005aaa <memchr>
 8008192:	9a04      	ldr	r2, [sp, #16]
 8008194:	b9d8      	cbnz	r0, 80081ce <_svfiprintf_r+0xe6>
 8008196:	06d0      	lsls	r0, r2, #27
 8008198:	bf44      	itt	mi
 800819a:	2320      	movmi	r3, #32
 800819c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a0:	0711      	lsls	r1, r2, #28
 80081a2:	bf44      	itt	mi
 80081a4:	232b      	movmi	r3, #43	; 0x2b
 80081a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081aa:	f89a 3000 	ldrb.w	r3, [sl]
 80081ae:	2b2a      	cmp	r3, #42	; 0x2a
 80081b0:	d015      	beq.n	80081de <_svfiprintf_r+0xf6>
 80081b2:	4654      	mov	r4, sl
 80081b4:	2000      	movs	r0, #0
 80081b6:	f04f 0c0a 	mov.w	ip, #10
 80081ba:	9a07      	ldr	r2, [sp, #28]
 80081bc:	4621      	mov	r1, r4
 80081be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c2:	3b30      	subs	r3, #48	; 0x30
 80081c4:	2b09      	cmp	r3, #9
 80081c6:	d94d      	bls.n	8008264 <_svfiprintf_r+0x17c>
 80081c8:	b1b0      	cbz	r0, 80081f8 <_svfiprintf_r+0x110>
 80081ca:	9207      	str	r2, [sp, #28]
 80081cc:	e014      	b.n	80081f8 <_svfiprintf_r+0x110>
 80081ce:	eba0 0308 	sub.w	r3, r0, r8
 80081d2:	fa09 f303 	lsl.w	r3, r9, r3
 80081d6:	4313      	orrs	r3, r2
 80081d8:	46a2      	mov	sl, r4
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	e7d2      	b.n	8008184 <_svfiprintf_r+0x9c>
 80081de:	9b03      	ldr	r3, [sp, #12]
 80081e0:	1d19      	adds	r1, r3, #4
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	9103      	str	r1, [sp, #12]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	bfbb      	ittet	lt
 80081ea:	425b      	neglt	r3, r3
 80081ec:	f042 0202 	orrlt.w	r2, r2, #2
 80081f0:	9307      	strge	r3, [sp, #28]
 80081f2:	9307      	strlt	r3, [sp, #28]
 80081f4:	bfb8      	it	lt
 80081f6:	9204      	strlt	r2, [sp, #16]
 80081f8:	7823      	ldrb	r3, [r4, #0]
 80081fa:	2b2e      	cmp	r3, #46	; 0x2e
 80081fc:	d10c      	bne.n	8008218 <_svfiprintf_r+0x130>
 80081fe:	7863      	ldrb	r3, [r4, #1]
 8008200:	2b2a      	cmp	r3, #42	; 0x2a
 8008202:	d134      	bne.n	800826e <_svfiprintf_r+0x186>
 8008204:	9b03      	ldr	r3, [sp, #12]
 8008206:	3402      	adds	r4, #2
 8008208:	1d1a      	adds	r2, r3, #4
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	9203      	str	r2, [sp, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	bfb8      	it	lt
 8008212:	f04f 33ff 	movlt.w	r3, #4294967295
 8008216:	9305      	str	r3, [sp, #20]
 8008218:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80082d4 <_svfiprintf_r+0x1ec>
 800821c:	2203      	movs	r2, #3
 800821e:	4650      	mov	r0, sl
 8008220:	7821      	ldrb	r1, [r4, #0]
 8008222:	f7fd fc42 	bl	8005aaa <memchr>
 8008226:	b138      	cbz	r0, 8008238 <_svfiprintf_r+0x150>
 8008228:	2240      	movs	r2, #64	; 0x40
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	eba0 000a 	sub.w	r0, r0, sl
 8008230:	4082      	lsls	r2, r0
 8008232:	4313      	orrs	r3, r2
 8008234:	3401      	adds	r4, #1
 8008236:	9304      	str	r3, [sp, #16]
 8008238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823c:	2206      	movs	r2, #6
 800823e:	4826      	ldr	r0, [pc, #152]	; (80082d8 <_svfiprintf_r+0x1f0>)
 8008240:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008244:	f7fd fc31 	bl	8005aaa <memchr>
 8008248:	2800      	cmp	r0, #0
 800824a:	d038      	beq.n	80082be <_svfiprintf_r+0x1d6>
 800824c:	4b23      	ldr	r3, [pc, #140]	; (80082dc <_svfiprintf_r+0x1f4>)
 800824e:	bb1b      	cbnz	r3, 8008298 <_svfiprintf_r+0x1b0>
 8008250:	9b03      	ldr	r3, [sp, #12]
 8008252:	3307      	adds	r3, #7
 8008254:	f023 0307 	bic.w	r3, r3, #7
 8008258:	3308      	adds	r3, #8
 800825a:	9303      	str	r3, [sp, #12]
 800825c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800825e:	4433      	add	r3, r6
 8008260:	9309      	str	r3, [sp, #36]	; 0x24
 8008262:	e768      	b.n	8008136 <_svfiprintf_r+0x4e>
 8008264:	460c      	mov	r4, r1
 8008266:	2001      	movs	r0, #1
 8008268:	fb0c 3202 	mla	r2, ip, r2, r3
 800826c:	e7a6      	b.n	80081bc <_svfiprintf_r+0xd4>
 800826e:	2300      	movs	r3, #0
 8008270:	f04f 0c0a 	mov.w	ip, #10
 8008274:	4619      	mov	r1, r3
 8008276:	3401      	adds	r4, #1
 8008278:	9305      	str	r3, [sp, #20]
 800827a:	4620      	mov	r0, r4
 800827c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008280:	3a30      	subs	r2, #48	; 0x30
 8008282:	2a09      	cmp	r2, #9
 8008284:	d903      	bls.n	800828e <_svfiprintf_r+0x1a6>
 8008286:	2b00      	cmp	r3, #0
 8008288:	d0c6      	beq.n	8008218 <_svfiprintf_r+0x130>
 800828a:	9105      	str	r1, [sp, #20]
 800828c:	e7c4      	b.n	8008218 <_svfiprintf_r+0x130>
 800828e:	4604      	mov	r4, r0
 8008290:	2301      	movs	r3, #1
 8008292:	fb0c 2101 	mla	r1, ip, r1, r2
 8008296:	e7f0      	b.n	800827a <_svfiprintf_r+0x192>
 8008298:	ab03      	add	r3, sp, #12
 800829a:	9300      	str	r3, [sp, #0]
 800829c:	462a      	mov	r2, r5
 800829e:	4638      	mov	r0, r7
 80082a0:	4b0f      	ldr	r3, [pc, #60]	; (80082e0 <_svfiprintf_r+0x1f8>)
 80082a2:	a904      	add	r1, sp, #16
 80082a4:	f7fc fc46 	bl	8004b34 <_printf_float>
 80082a8:	1c42      	adds	r2, r0, #1
 80082aa:	4606      	mov	r6, r0
 80082ac:	d1d6      	bne.n	800825c <_svfiprintf_r+0x174>
 80082ae:	89ab      	ldrh	r3, [r5, #12]
 80082b0:	065b      	lsls	r3, r3, #25
 80082b2:	f53f af2d 	bmi.w	8008110 <_svfiprintf_r+0x28>
 80082b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082b8:	b01d      	add	sp, #116	; 0x74
 80082ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082be:	ab03      	add	r3, sp, #12
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	462a      	mov	r2, r5
 80082c4:	4638      	mov	r0, r7
 80082c6:	4b06      	ldr	r3, [pc, #24]	; (80082e0 <_svfiprintf_r+0x1f8>)
 80082c8:	a904      	add	r1, sp, #16
 80082ca:	f7fc fed3 	bl	8005074 <_printf_i>
 80082ce:	e7eb      	b.n	80082a8 <_svfiprintf_r+0x1c0>
 80082d0:	0800bcf1 	.word	0x0800bcf1
 80082d4:	0800bcf7 	.word	0x0800bcf7
 80082d8:	0800bcfb 	.word	0x0800bcfb
 80082dc:	08004b35 	.word	0x08004b35
 80082e0:	08008035 	.word	0x08008035

080082e4 <__sfputc_r>:
 80082e4:	6893      	ldr	r3, [r2, #8]
 80082e6:	b410      	push	{r4}
 80082e8:	3b01      	subs	r3, #1
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	6093      	str	r3, [r2, #8]
 80082ee:	da07      	bge.n	8008300 <__sfputc_r+0x1c>
 80082f0:	6994      	ldr	r4, [r2, #24]
 80082f2:	42a3      	cmp	r3, r4
 80082f4:	db01      	blt.n	80082fa <__sfputc_r+0x16>
 80082f6:	290a      	cmp	r1, #10
 80082f8:	d102      	bne.n	8008300 <__sfputc_r+0x1c>
 80082fa:	bc10      	pop	{r4}
 80082fc:	f000 b9de 	b.w	80086bc <__swbuf_r>
 8008300:	6813      	ldr	r3, [r2, #0]
 8008302:	1c58      	adds	r0, r3, #1
 8008304:	6010      	str	r0, [r2, #0]
 8008306:	7019      	strb	r1, [r3, #0]
 8008308:	4608      	mov	r0, r1
 800830a:	bc10      	pop	{r4}
 800830c:	4770      	bx	lr

0800830e <__sfputs_r>:
 800830e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008310:	4606      	mov	r6, r0
 8008312:	460f      	mov	r7, r1
 8008314:	4614      	mov	r4, r2
 8008316:	18d5      	adds	r5, r2, r3
 8008318:	42ac      	cmp	r4, r5
 800831a:	d101      	bne.n	8008320 <__sfputs_r+0x12>
 800831c:	2000      	movs	r0, #0
 800831e:	e007      	b.n	8008330 <__sfputs_r+0x22>
 8008320:	463a      	mov	r2, r7
 8008322:	4630      	mov	r0, r6
 8008324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008328:	f7ff ffdc 	bl	80082e4 <__sfputc_r>
 800832c:	1c43      	adds	r3, r0, #1
 800832e:	d1f3      	bne.n	8008318 <__sfputs_r+0xa>
 8008330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008334 <_vfiprintf_r>:
 8008334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008338:	460d      	mov	r5, r1
 800833a:	4614      	mov	r4, r2
 800833c:	4698      	mov	r8, r3
 800833e:	4606      	mov	r6, r0
 8008340:	b09d      	sub	sp, #116	; 0x74
 8008342:	b118      	cbz	r0, 800834c <_vfiprintf_r+0x18>
 8008344:	6a03      	ldr	r3, [r0, #32]
 8008346:	b90b      	cbnz	r3, 800834c <_vfiprintf_r+0x18>
 8008348:	f7fd fa50 	bl	80057ec <__sinit>
 800834c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800834e:	07d9      	lsls	r1, r3, #31
 8008350:	d405      	bmi.n	800835e <_vfiprintf_r+0x2a>
 8008352:	89ab      	ldrh	r3, [r5, #12]
 8008354:	059a      	lsls	r2, r3, #22
 8008356:	d402      	bmi.n	800835e <_vfiprintf_r+0x2a>
 8008358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800835a:	f7fd fba4 	bl	8005aa6 <__retarget_lock_acquire_recursive>
 800835e:	89ab      	ldrh	r3, [r5, #12]
 8008360:	071b      	lsls	r3, r3, #28
 8008362:	d501      	bpl.n	8008368 <_vfiprintf_r+0x34>
 8008364:	692b      	ldr	r3, [r5, #16]
 8008366:	b99b      	cbnz	r3, 8008390 <_vfiprintf_r+0x5c>
 8008368:	4629      	mov	r1, r5
 800836a:	4630      	mov	r0, r6
 800836c:	f000 f9e4 	bl	8008738 <__swsetup_r>
 8008370:	b170      	cbz	r0, 8008390 <_vfiprintf_r+0x5c>
 8008372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008374:	07dc      	lsls	r4, r3, #31
 8008376:	d504      	bpl.n	8008382 <_vfiprintf_r+0x4e>
 8008378:	f04f 30ff 	mov.w	r0, #4294967295
 800837c:	b01d      	add	sp, #116	; 0x74
 800837e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008382:	89ab      	ldrh	r3, [r5, #12]
 8008384:	0598      	lsls	r0, r3, #22
 8008386:	d4f7      	bmi.n	8008378 <_vfiprintf_r+0x44>
 8008388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800838a:	f7fd fb8d 	bl	8005aa8 <__retarget_lock_release_recursive>
 800838e:	e7f3      	b.n	8008378 <_vfiprintf_r+0x44>
 8008390:	2300      	movs	r3, #0
 8008392:	9309      	str	r3, [sp, #36]	; 0x24
 8008394:	2320      	movs	r3, #32
 8008396:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800839a:	2330      	movs	r3, #48	; 0x30
 800839c:	f04f 0901 	mov.w	r9, #1
 80083a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80083a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008554 <_vfiprintf_r+0x220>
 80083a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083ac:	4623      	mov	r3, r4
 80083ae:	469a      	mov	sl, r3
 80083b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083b4:	b10a      	cbz	r2, 80083ba <_vfiprintf_r+0x86>
 80083b6:	2a25      	cmp	r2, #37	; 0x25
 80083b8:	d1f9      	bne.n	80083ae <_vfiprintf_r+0x7a>
 80083ba:	ebba 0b04 	subs.w	fp, sl, r4
 80083be:	d00b      	beq.n	80083d8 <_vfiprintf_r+0xa4>
 80083c0:	465b      	mov	r3, fp
 80083c2:	4622      	mov	r2, r4
 80083c4:	4629      	mov	r1, r5
 80083c6:	4630      	mov	r0, r6
 80083c8:	f7ff ffa1 	bl	800830e <__sfputs_r>
 80083cc:	3001      	adds	r0, #1
 80083ce:	f000 80a9 	beq.w	8008524 <_vfiprintf_r+0x1f0>
 80083d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083d4:	445a      	add	r2, fp
 80083d6:	9209      	str	r2, [sp, #36]	; 0x24
 80083d8:	f89a 3000 	ldrb.w	r3, [sl]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f000 80a1 	beq.w	8008524 <_vfiprintf_r+0x1f0>
 80083e2:	2300      	movs	r3, #0
 80083e4:	f04f 32ff 	mov.w	r2, #4294967295
 80083e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083ec:	f10a 0a01 	add.w	sl, sl, #1
 80083f0:	9304      	str	r3, [sp, #16]
 80083f2:	9307      	str	r3, [sp, #28]
 80083f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083f8:	931a      	str	r3, [sp, #104]	; 0x68
 80083fa:	4654      	mov	r4, sl
 80083fc:	2205      	movs	r2, #5
 80083fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008402:	4854      	ldr	r0, [pc, #336]	; (8008554 <_vfiprintf_r+0x220>)
 8008404:	f7fd fb51 	bl	8005aaa <memchr>
 8008408:	9a04      	ldr	r2, [sp, #16]
 800840a:	b9d8      	cbnz	r0, 8008444 <_vfiprintf_r+0x110>
 800840c:	06d1      	lsls	r1, r2, #27
 800840e:	bf44      	itt	mi
 8008410:	2320      	movmi	r3, #32
 8008412:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008416:	0713      	lsls	r3, r2, #28
 8008418:	bf44      	itt	mi
 800841a:	232b      	movmi	r3, #43	; 0x2b
 800841c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008420:	f89a 3000 	ldrb.w	r3, [sl]
 8008424:	2b2a      	cmp	r3, #42	; 0x2a
 8008426:	d015      	beq.n	8008454 <_vfiprintf_r+0x120>
 8008428:	4654      	mov	r4, sl
 800842a:	2000      	movs	r0, #0
 800842c:	f04f 0c0a 	mov.w	ip, #10
 8008430:	9a07      	ldr	r2, [sp, #28]
 8008432:	4621      	mov	r1, r4
 8008434:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008438:	3b30      	subs	r3, #48	; 0x30
 800843a:	2b09      	cmp	r3, #9
 800843c:	d94d      	bls.n	80084da <_vfiprintf_r+0x1a6>
 800843e:	b1b0      	cbz	r0, 800846e <_vfiprintf_r+0x13a>
 8008440:	9207      	str	r2, [sp, #28]
 8008442:	e014      	b.n	800846e <_vfiprintf_r+0x13a>
 8008444:	eba0 0308 	sub.w	r3, r0, r8
 8008448:	fa09 f303 	lsl.w	r3, r9, r3
 800844c:	4313      	orrs	r3, r2
 800844e:	46a2      	mov	sl, r4
 8008450:	9304      	str	r3, [sp, #16]
 8008452:	e7d2      	b.n	80083fa <_vfiprintf_r+0xc6>
 8008454:	9b03      	ldr	r3, [sp, #12]
 8008456:	1d19      	adds	r1, r3, #4
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	9103      	str	r1, [sp, #12]
 800845c:	2b00      	cmp	r3, #0
 800845e:	bfbb      	ittet	lt
 8008460:	425b      	neglt	r3, r3
 8008462:	f042 0202 	orrlt.w	r2, r2, #2
 8008466:	9307      	strge	r3, [sp, #28]
 8008468:	9307      	strlt	r3, [sp, #28]
 800846a:	bfb8      	it	lt
 800846c:	9204      	strlt	r2, [sp, #16]
 800846e:	7823      	ldrb	r3, [r4, #0]
 8008470:	2b2e      	cmp	r3, #46	; 0x2e
 8008472:	d10c      	bne.n	800848e <_vfiprintf_r+0x15a>
 8008474:	7863      	ldrb	r3, [r4, #1]
 8008476:	2b2a      	cmp	r3, #42	; 0x2a
 8008478:	d134      	bne.n	80084e4 <_vfiprintf_r+0x1b0>
 800847a:	9b03      	ldr	r3, [sp, #12]
 800847c:	3402      	adds	r4, #2
 800847e:	1d1a      	adds	r2, r3, #4
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	9203      	str	r2, [sp, #12]
 8008484:	2b00      	cmp	r3, #0
 8008486:	bfb8      	it	lt
 8008488:	f04f 33ff 	movlt.w	r3, #4294967295
 800848c:	9305      	str	r3, [sp, #20]
 800848e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008558 <_vfiprintf_r+0x224>
 8008492:	2203      	movs	r2, #3
 8008494:	4650      	mov	r0, sl
 8008496:	7821      	ldrb	r1, [r4, #0]
 8008498:	f7fd fb07 	bl	8005aaa <memchr>
 800849c:	b138      	cbz	r0, 80084ae <_vfiprintf_r+0x17a>
 800849e:	2240      	movs	r2, #64	; 0x40
 80084a0:	9b04      	ldr	r3, [sp, #16]
 80084a2:	eba0 000a 	sub.w	r0, r0, sl
 80084a6:	4082      	lsls	r2, r0
 80084a8:	4313      	orrs	r3, r2
 80084aa:	3401      	adds	r4, #1
 80084ac:	9304      	str	r3, [sp, #16]
 80084ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084b2:	2206      	movs	r2, #6
 80084b4:	4829      	ldr	r0, [pc, #164]	; (800855c <_vfiprintf_r+0x228>)
 80084b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084ba:	f7fd faf6 	bl	8005aaa <memchr>
 80084be:	2800      	cmp	r0, #0
 80084c0:	d03f      	beq.n	8008542 <_vfiprintf_r+0x20e>
 80084c2:	4b27      	ldr	r3, [pc, #156]	; (8008560 <_vfiprintf_r+0x22c>)
 80084c4:	bb1b      	cbnz	r3, 800850e <_vfiprintf_r+0x1da>
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	3307      	adds	r3, #7
 80084ca:	f023 0307 	bic.w	r3, r3, #7
 80084ce:	3308      	adds	r3, #8
 80084d0:	9303      	str	r3, [sp, #12]
 80084d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084d4:	443b      	add	r3, r7
 80084d6:	9309      	str	r3, [sp, #36]	; 0x24
 80084d8:	e768      	b.n	80083ac <_vfiprintf_r+0x78>
 80084da:	460c      	mov	r4, r1
 80084dc:	2001      	movs	r0, #1
 80084de:	fb0c 3202 	mla	r2, ip, r2, r3
 80084e2:	e7a6      	b.n	8008432 <_vfiprintf_r+0xfe>
 80084e4:	2300      	movs	r3, #0
 80084e6:	f04f 0c0a 	mov.w	ip, #10
 80084ea:	4619      	mov	r1, r3
 80084ec:	3401      	adds	r4, #1
 80084ee:	9305      	str	r3, [sp, #20]
 80084f0:	4620      	mov	r0, r4
 80084f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084f6:	3a30      	subs	r2, #48	; 0x30
 80084f8:	2a09      	cmp	r2, #9
 80084fa:	d903      	bls.n	8008504 <_vfiprintf_r+0x1d0>
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d0c6      	beq.n	800848e <_vfiprintf_r+0x15a>
 8008500:	9105      	str	r1, [sp, #20]
 8008502:	e7c4      	b.n	800848e <_vfiprintf_r+0x15a>
 8008504:	4604      	mov	r4, r0
 8008506:	2301      	movs	r3, #1
 8008508:	fb0c 2101 	mla	r1, ip, r1, r2
 800850c:	e7f0      	b.n	80084f0 <_vfiprintf_r+0x1bc>
 800850e:	ab03      	add	r3, sp, #12
 8008510:	9300      	str	r3, [sp, #0]
 8008512:	462a      	mov	r2, r5
 8008514:	4630      	mov	r0, r6
 8008516:	4b13      	ldr	r3, [pc, #76]	; (8008564 <_vfiprintf_r+0x230>)
 8008518:	a904      	add	r1, sp, #16
 800851a:	f7fc fb0b 	bl	8004b34 <_printf_float>
 800851e:	4607      	mov	r7, r0
 8008520:	1c78      	adds	r0, r7, #1
 8008522:	d1d6      	bne.n	80084d2 <_vfiprintf_r+0x19e>
 8008524:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008526:	07d9      	lsls	r1, r3, #31
 8008528:	d405      	bmi.n	8008536 <_vfiprintf_r+0x202>
 800852a:	89ab      	ldrh	r3, [r5, #12]
 800852c:	059a      	lsls	r2, r3, #22
 800852e:	d402      	bmi.n	8008536 <_vfiprintf_r+0x202>
 8008530:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008532:	f7fd fab9 	bl	8005aa8 <__retarget_lock_release_recursive>
 8008536:	89ab      	ldrh	r3, [r5, #12]
 8008538:	065b      	lsls	r3, r3, #25
 800853a:	f53f af1d 	bmi.w	8008378 <_vfiprintf_r+0x44>
 800853e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008540:	e71c      	b.n	800837c <_vfiprintf_r+0x48>
 8008542:	ab03      	add	r3, sp, #12
 8008544:	9300      	str	r3, [sp, #0]
 8008546:	462a      	mov	r2, r5
 8008548:	4630      	mov	r0, r6
 800854a:	4b06      	ldr	r3, [pc, #24]	; (8008564 <_vfiprintf_r+0x230>)
 800854c:	a904      	add	r1, sp, #16
 800854e:	f7fc fd91 	bl	8005074 <_printf_i>
 8008552:	e7e4      	b.n	800851e <_vfiprintf_r+0x1ea>
 8008554:	0800bcf1 	.word	0x0800bcf1
 8008558:	0800bcf7 	.word	0x0800bcf7
 800855c:	0800bcfb 	.word	0x0800bcfb
 8008560:	08004b35 	.word	0x08004b35
 8008564:	0800830f 	.word	0x0800830f

08008568 <__sflush_r>:
 8008568:	898a      	ldrh	r2, [r1, #12]
 800856a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856c:	4605      	mov	r5, r0
 800856e:	0710      	lsls	r0, r2, #28
 8008570:	460c      	mov	r4, r1
 8008572:	d457      	bmi.n	8008624 <__sflush_r+0xbc>
 8008574:	684b      	ldr	r3, [r1, #4]
 8008576:	2b00      	cmp	r3, #0
 8008578:	dc04      	bgt.n	8008584 <__sflush_r+0x1c>
 800857a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800857c:	2b00      	cmp	r3, #0
 800857e:	dc01      	bgt.n	8008584 <__sflush_r+0x1c>
 8008580:	2000      	movs	r0, #0
 8008582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008584:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008586:	2e00      	cmp	r6, #0
 8008588:	d0fa      	beq.n	8008580 <__sflush_r+0x18>
 800858a:	2300      	movs	r3, #0
 800858c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008590:	682f      	ldr	r7, [r5, #0]
 8008592:	6a21      	ldr	r1, [r4, #32]
 8008594:	602b      	str	r3, [r5, #0]
 8008596:	d032      	beq.n	80085fe <__sflush_r+0x96>
 8008598:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800859a:	89a3      	ldrh	r3, [r4, #12]
 800859c:	075a      	lsls	r2, r3, #29
 800859e:	d505      	bpl.n	80085ac <__sflush_r+0x44>
 80085a0:	6863      	ldr	r3, [r4, #4]
 80085a2:	1ac0      	subs	r0, r0, r3
 80085a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085a6:	b10b      	cbz	r3, 80085ac <__sflush_r+0x44>
 80085a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085aa:	1ac0      	subs	r0, r0, r3
 80085ac:	2300      	movs	r3, #0
 80085ae:	4602      	mov	r2, r0
 80085b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085b2:	4628      	mov	r0, r5
 80085b4:	6a21      	ldr	r1, [r4, #32]
 80085b6:	47b0      	blx	r6
 80085b8:	1c43      	adds	r3, r0, #1
 80085ba:	89a3      	ldrh	r3, [r4, #12]
 80085bc:	d106      	bne.n	80085cc <__sflush_r+0x64>
 80085be:	6829      	ldr	r1, [r5, #0]
 80085c0:	291d      	cmp	r1, #29
 80085c2:	d82b      	bhi.n	800861c <__sflush_r+0xb4>
 80085c4:	4a28      	ldr	r2, [pc, #160]	; (8008668 <__sflush_r+0x100>)
 80085c6:	410a      	asrs	r2, r1
 80085c8:	07d6      	lsls	r6, r2, #31
 80085ca:	d427      	bmi.n	800861c <__sflush_r+0xb4>
 80085cc:	2200      	movs	r2, #0
 80085ce:	6062      	str	r2, [r4, #4]
 80085d0:	6922      	ldr	r2, [r4, #16]
 80085d2:	04d9      	lsls	r1, r3, #19
 80085d4:	6022      	str	r2, [r4, #0]
 80085d6:	d504      	bpl.n	80085e2 <__sflush_r+0x7a>
 80085d8:	1c42      	adds	r2, r0, #1
 80085da:	d101      	bne.n	80085e0 <__sflush_r+0x78>
 80085dc:	682b      	ldr	r3, [r5, #0]
 80085de:	b903      	cbnz	r3, 80085e2 <__sflush_r+0x7a>
 80085e0:	6560      	str	r0, [r4, #84]	; 0x54
 80085e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085e4:	602f      	str	r7, [r5, #0]
 80085e6:	2900      	cmp	r1, #0
 80085e8:	d0ca      	beq.n	8008580 <__sflush_r+0x18>
 80085ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085ee:	4299      	cmp	r1, r3
 80085f0:	d002      	beq.n	80085f8 <__sflush_r+0x90>
 80085f2:	4628      	mov	r0, r5
 80085f4:	f7fe f8e8 	bl	80067c8 <_free_r>
 80085f8:	2000      	movs	r0, #0
 80085fa:	6360      	str	r0, [r4, #52]	; 0x34
 80085fc:	e7c1      	b.n	8008582 <__sflush_r+0x1a>
 80085fe:	2301      	movs	r3, #1
 8008600:	4628      	mov	r0, r5
 8008602:	47b0      	blx	r6
 8008604:	1c41      	adds	r1, r0, #1
 8008606:	d1c8      	bne.n	800859a <__sflush_r+0x32>
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d0c5      	beq.n	800859a <__sflush_r+0x32>
 800860e:	2b1d      	cmp	r3, #29
 8008610:	d001      	beq.n	8008616 <__sflush_r+0xae>
 8008612:	2b16      	cmp	r3, #22
 8008614:	d101      	bne.n	800861a <__sflush_r+0xb2>
 8008616:	602f      	str	r7, [r5, #0]
 8008618:	e7b2      	b.n	8008580 <__sflush_r+0x18>
 800861a:	89a3      	ldrh	r3, [r4, #12]
 800861c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008620:	81a3      	strh	r3, [r4, #12]
 8008622:	e7ae      	b.n	8008582 <__sflush_r+0x1a>
 8008624:	690f      	ldr	r7, [r1, #16]
 8008626:	2f00      	cmp	r7, #0
 8008628:	d0aa      	beq.n	8008580 <__sflush_r+0x18>
 800862a:	0793      	lsls	r3, r2, #30
 800862c:	bf18      	it	ne
 800862e:	2300      	movne	r3, #0
 8008630:	680e      	ldr	r6, [r1, #0]
 8008632:	bf08      	it	eq
 8008634:	694b      	ldreq	r3, [r1, #20]
 8008636:	1bf6      	subs	r6, r6, r7
 8008638:	600f      	str	r7, [r1, #0]
 800863a:	608b      	str	r3, [r1, #8]
 800863c:	2e00      	cmp	r6, #0
 800863e:	dd9f      	ble.n	8008580 <__sflush_r+0x18>
 8008640:	4633      	mov	r3, r6
 8008642:	463a      	mov	r2, r7
 8008644:	4628      	mov	r0, r5
 8008646:	6a21      	ldr	r1, [r4, #32]
 8008648:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800864c:	47e0      	blx	ip
 800864e:	2800      	cmp	r0, #0
 8008650:	dc06      	bgt.n	8008660 <__sflush_r+0xf8>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	f04f 30ff 	mov.w	r0, #4294967295
 8008658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800865c:	81a3      	strh	r3, [r4, #12]
 800865e:	e790      	b.n	8008582 <__sflush_r+0x1a>
 8008660:	4407      	add	r7, r0
 8008662:	1a36      	subs	r6, r6, r0
 8008664:	e7ea      	b.n	800863c <__sflush_r+0xd4>
 8008666:	bf00      	nop
 8008668:	dfbffffe 	.word	0xdfbffffe

0800866c <_fflush_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	690b      	ldr	r3, [r1, #16]
 8008670:	4605      	mov	r5, r0
 8008672:	460c      	mov	r4, r1
 8008674:	b913      	cbnz	r3, 800867c <_fflush_r+0x10>
 8008676:	2500      	movs	r5, #0
 8008678:	4628      	mov	r0, r5
 800867a:	bd38      	pop	{r3, r4, r5, pc}
 800867c:	b118      	cbz	r0, 8008686 <_fflush_r+0x1a>
 800867e:	6a03      	ldr	r3, [r0, #32]
 8008680:	b90b      	cbnz	r3, 8008686 <_fflush_r+0x1a>
 8008682:	f7fd f8b3 	bl	80057ec <__sinit>
 8008686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d0f3      	beq.n	8008676 <_fflush_r+0xa>
 800868e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008690:	07d0      	lsls	r0, r2, #31
 8008692:	d404      	bmi.n	800869e <_fflush_r+0x32>
 8008694:	0599      	lsls	r1, r3, #22
 8008696:	d402      	bmi.n	800869e <_fflush_r+0x32>
 8008698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800869a:	f7fd fa04 	bl	8005aa6 <__retarget_lock_acquire_recursive>
 800869e:	4628      	mov	r0, r5
 80086a0:	4621      	mov	r1, r4
 80086a2:	f7ff ff61 	bl	8008568 <__sflush_r>
 80086a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086a8:	4605      	mov	r5, r0
 80086aa:	07da      	lsls	r2, r3, #31
 80086ac:	d4e4      	bmi.n	8008678 <_fflush_r+0xc>
 80086ae:	89a3      	ldrh	r3, [r4, #12]
 80086b0:	059b      	lsls	r3, r3, #22
 80086b2:	d4e1      	bmi.n	8008678 <_fflush_r+0xc>
 80086b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086b6:	f7fd f9f7 	bl	8005aa8 <__retarget_lock_release_recursive>
 80086ba:	e7dd      	b.n	8008678 <_fflush_r+0xc>

080086bc <__swbuf_r>:
 80086bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086be:	460e      	mov	r6, r1
 80086c0:	4614      	mov	r4, r2
 80086c2:	4605      	mov	r5, r0
 80086c4:	b118      	cbz	r0, 80086ce <__swbuf_r+0x12>
 80086c6:	6a03      	ldr	r3, [r0, #32]
 80086c8:	b90b      	cbnz	r3, 80086ce <__swbuf_r+0x12>
 80086ca:	f7fd f88f 	bl	80057ec <__sinit>
 80086ce:	69a3      	ldr	r3, [r4, #24]
 80086d0:	60a3      	str	r3, [r4, #8]
 80086d2:	89a3      	ldrh	r3, [r4, #12]
 80086d4:	071a      	lsls	r2, r3, #28
 80086d6:	d525      	bpl.n	8008724 <__swbuf_r+0x68>
 80086d8:	6923      	ldr	r3, [r4, #16]
 80086da:	b31b      	cbz	r3, 8008724 <__swbuf_r+0x68>
 80086dc:	6823      	ldr	r3, [r4, #0]
 80086de:	6922      	ldr	r2, [r4, #16]
 80086e0:	b2f6      	uxtb	r6, r6
 80086e2:	1a98      	subs	r0, r3, r2
 80086e4:	6963      	ldr	r3, [r4, #20]
 80086e6:	4637      	mov	r7, r6
 80086e8:	4283      	cmp	r3, r0
 80086ea:	dc04      	bgt.n	80086f6 <__swbuf_r+0x3a>
 80086ec:	4621      	mov	r1, r4
 80086ee:	4628      	mov	r0, r5
 80086f0:	f7ff ffbc 	bl	800866c <_fflush_r>
 80086f4:	b9e0      	cbnz	r0, 8008730 <__swbuf_r+0x74>
 80086f6:	68a3      	ldr	r3, [r4, #8]
 80086f8:	3b01      	subs	r3, #1
 80086fa:	60a3      	str	r3, [r4, #8]
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	6022      	str	r2, [r4, #0]
 8008702:	701e      	strb	r6, [r3, #0]
 8008704:	6962      	ldr	r2, [r4, #20]
 8008706:	1c43      	adds	r3, r0, #1
 8008708:	429a      	cmp	r2, r3
 800870a:	d004      	beq.n	8008716 <__swbuf_r+0x5a>
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	07db      	lsls	r3, r3, #31
 8008710:	d506      	bpl.n	8008720 <__swbuf_r+0x64>
 8008712:	2e0a      	cmp	r6, #10
 8008714:	d104      	bne.n	8008720 <__swbuf_r+0x64>
 8008716:	4621      	mov	r1, r4
 8008718:	4628      	mov	r0, r5
 800871a:	f7ff ffa7 	bl	800866c <_fflush_r>
 800871e:	b938      	cbnz	r0, 8008730 <__swbuf_r+0x74>
 8008720:	4638      	mov	r0, r7
 8008722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008724:	4621      	mov	r1, r4
 8008726:	4628      	mov	r0, r5
 8008728:	f000 f806 	bl	8008738 <__swsetup_r>
 800872c:	2800      	cmp	r0, #0
 800872e:	d0d5      	beq.n	80086dc <__swbuf_r+0x20>
 8008730:	f04f 37ff 	mov.w	r7, #4294967295
 8008734:	e7f4      	b.n	8008720 <__swbuf_r+0x64>
	...

08008738 <__swsetup_r>:
 8008738:	b538      	push	{r3, r4, r5, lr}
 800873a:	4b2a      	ldr	r3, [pc, #168]	; (80087e4 <__swsetup_r+0xac>)
 800873c:	4605      	mov	r5, r0
 800873e:	6818      	ldr	r0, [r3, #0]
 8008740:	460c      	mov	r4, r1
 8008742:	b118      	cbz	r0, 800874c <__swsetup_r+0x14>
 8008744:	6a03      	ldr	r3, [r0, #32]
 8008746:	b90b      	cbnz	r3, 800874c <__swsetup_r+0x14>
 8008748:	f7fd f850 	bl	80057ec <__sinit>
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008752:	0718      	lsls	r0, r3, #28
 8008754:	d422      	bmi.n	800879c <__swsetup_r+0x64>
 8008756:	06d9      	lsls	r1, r3, #27
 8008758:	d407      	bmi.n	800876a <__swsetup_r+0x32>
 800875a:	2309      	movs	r3, #9
 800875c:	602b      	str	r3, [r5, #0]
 800875e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008762:	f04f 30ff 	mov.w	r0, #4294967295
 8008766:	81a3      	strh	r3, [r4, #12]
 8008768:	e034      	b.n	80087d4 <__swsetup_r+0x9c>
 800876a:	0758      	lsls	r0, r3, #29
 800876c:	d512      	bpl.n	8008794 <__swsetup_r+0x5c>
 800876e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008770:	b141      	cbz	r1, 8008784 <__swsetup_r+0x4c>
 8008772:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008776:	4299      	cmp	r1, r3
 8008778:	d002      	beq.n	8008780 <__swsetup_r+0x48>
 800877a:	4628      	mov	r0, r5
 800877c:	f7fe f824 	bl	80067c8 <_free_r>
 8008780:	2300      	movs	r3, #0
 8008782:	6363      	str	r3, [r4, #52]	; 0x34
 8008784:	89a3      	ldrh	r3, [r4, #12]
 8008786:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800878a:	81a3      	strh	r3, [r4, #12]
 800878c:	2300      	movs	r3, #0
 800878e:	6063      	str	r3, [r4, #4]
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	6023      	str	r3, [r4, #0]
 8008794:	89a3      	ldrh	r3, [r4, #12]
 8008796:	f043 0308 	orr.w	r3, r3, #8
 800879a:	81a3      	strh	r3, [r4, #12]
 800879c:	6923      	ldr	r3, [r4, #16]
 800879e:	b94b      	cbnz	r3, 80087b4 <__swsetup_r+0x7c>
 80087a0:	89a3      	ldrh	r3, [r4, #12]
 80087a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80087a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087aa:	d003      	beq.n	80087b4 <__swsetup_r+0x7c>
 80087ac:	4621      	mov	r1, r4
 80087ae:	4628      	mov	r0, r5
 80087b0:	f000 fc6d 	bl	800908e <__smakebuf_r>
 80087b4:	89a0      	ldrh	r0, [r4, #12]
 80087b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087ba:	f010 0301 	ands.w	r3, r0, #1
 80087be:	d00a      	beq.n	80087d6 <__swsetup_r+0x9e>
 80087c0:	2300      	movs	r3, #0
 80087c2:	60a3      	str	r3, [r4, #8]
 80087c4:	6963      	ldr	r3, [r4, #20]
 80087c6:	425b      	negs	r3, r3
 80087c8:	61a3      	str	r3, [r4, #24]
 80087ca:	6923      	ldr	r3, [r4, #16]
 80087cc:	b943      	cbnz	r3, 80087e0 <__swsetup_r+0xa8>
 80087ce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80087d2:	d1c4      	bne.n	800875e <__swsetup_r+0x26>
 80087d4:	bd38      	pop	{r3, r4, r5, pc}
 80087d6:	0781      	lsls	r1, r0, #30
 80087d8:	bf58      	it	pl
 80087da:	6963      	ldrpl	r3, [r4, #20]
 80087dc:	60a3      	str	r3, [r4, #8]
 80087de:	e7f4      	b.n	80087ca <__swsetup_r+0x92>
 80087e0:	2000      	movs	r0, #0
 80087e2:	e7f7      	b.n	80087d4 <__swsetup_r+0x9c>
 80087e4:	20000080 	.word	0x20000080

080087e8 <memmove>:
 80087e8:	4288      	cmp	r0, r1
 80087ea:	b510      	push	{r4, lr}
 80087ec:	eb01 0402 	add.w	r4, r1, r2
 80087f0:	d902      	bls.n	80087f8 <memmove+0x10>
 80087f2:	4284      	cmp	r4, r0
 80087f4:	4623      	mov	r3, r4
 80087f6:	d807      	bhi.n	8008808 <memmove+0x20>
 80087f8:	1e43      	subs	r3, r0, #1
 80087fa:	42a1      	cmp	r1, r4
 80087fc:	d008      	beq.n	8008810 <memmove+0x28>
 80087fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008806:	e7f8      	b.n	80087fa <memmove+0x12>
 8008808:	4601      	mov	r1, r0
 800880a:	4402      	add	r2, r0
 800880c:	428a      	cmp	r2, r1
 800880e:	d100      	bne.n	8008812 <memmove+0x2a>
 8008810:	bd10      	pop	{r4, pc}
 8008812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800881a:	e7f7      	b.n	800880c <memmove+0x24>

0800881c <strncmp>:
 800881c:	b510      	push	{r4, lr}
 800881e:	b16a      	cbz	r2, 800883c <strncmp+0x20>
 8008820:	3901      	subs	r1, #1
 8008822:	1884      	adds	r4, r0, r2
 8008824:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008828:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800882c:	429a      	cmp	r2, r3
 800882e:	d103      	bne.n	8008838 <strncmp+0x1c>
 8008830:	42a0      	cmp	r0, r4
 8008832:	d001      	beq.n	8008838 <strncmp+0x1c>
 8008834:	2a00      	cmp	r2, #0
 8008836:	d1f5      	bne.n	8008824 <strncmp+0x8>
 8008838:	1ad0      	subs	r0, r2, r3
 800883a:	bd10      	pop	{r4, pc}
 800883c:	4610      	mov	r0, r2
 800883e:	e7fc      	b.n	800883a <strncmp+0x1e>

08008840 <_sbrk_r>:
 8008840:	b538      	push	{r3, r4, r5, lr}
 8008842:	2300      	movs	r3, #0
 8008844:	4d05      	ldr	r5, [pc, #20]	; (800885c <_sbrk_r+0x1c>)
 8008846:	4604      	mov	r4, r0
 8008848:	4608      	mov	r0, r1
 800884a:	602b      	str	r3, [r5, #0]
 800884c:	f7fc f876 	bl	800493c <_sbrk>
 8008850:	1c43      	adds	r3, r0, #1
 8008852:	d102      	bne.n	800885a <_sbrk_r+0x1a>
 8008854:	682b      	ldr	r3, [r5, #0]
 8008856:	b103      	cbz	r3, 800885a <_sbrk_r+0x1a>
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	bd38      	pop	{r3, r4, r5, pc}
 800885c:	20000be4 	.word	0x20000be4

08008860 <nan>:
 8008860:	2000      	movs	r0, #0
 8008862:	4901      	ldr	r1, [pc, #4]	; (8008868 <nan+0x8>)
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	7ff80000 	.word	0x7ff80000

0800886c <__assert_func>:
 800886c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800886e:	4614      	mov	r4, r2
 8008870:	461a      	mov	r2, r3
 8008872:	4b09      	ldr	r3, [pc, #36]	; (8008898 <__assert_func+0x2c>)
 8008874:	4605      	mov	r5, r0
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68d8      	ldr	r0, [r3, #12]
 800887a:	b14c      	cbz	r4, 8008890 <__assert_func+0x24>
 800887c:	4b07      	ldr	r3, [pc, #28]	; (800889c <__assert_func+0x30>)
 800887e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008882:	9100      	str	r1, [sp, #0]
 8008884:	462b      	mov	r3, r5
 8008886:	4906      	ldr	r1, [pc, #24]	; (80088a0 <__assert_func+0x34>)
 8008888:	f000 fbca 	bl	8009020 <fiprintf>
 800888c:	f000 fc5e 	bl	800914c <abort>
 8008890:	4b04      	ldr	r3, [pc, #16]	; (80088a4 <__assert_func+0x38>)
 8008892:	461c      	mov	r4, r3
 8008894:	e7f3      	b.n	800887e <__assert_func+0x12>
 8008896:	bf00      	nop
 8008898:	20000080 	.word	0x20000080
 800889c:	0800bd0a 	.word	0x0800bd0a
 80088a0:	0800bd17 	.word	0x0800bd17
 80088a4:	0800bd45 	.word	0x0800bd45

080088a8 <_calloc_r>:
 80088a8:	b570      	push	{r4, r5, r6, lr}
 80088aa:	fba1 5402 	umull	r5, r4, r1, r2
 80088ae:	b934      	cbnz	r4, 80088be <_calloc_r+0x16>
 80088b0:	4629      	mov	r1, r5
 80088b2:	f7fd fff9 	bl	80068a8 <_malloc_r>
 80088b6:	4606      	mov	r6, r0
 80088b8:	b928      	cbnz	r0, 80088c6 <_calloc_r+0x1e>
 80088ba:	4630      	mov	r0, r6
 80088bc:	bd70      	pop	{r4, r5, r6, pc}
 80088be:	220c      	movs	r2, #12
 80088c0:	2600      	movs	r6, #0
 80088c2:	6002      	str	r2, [r0, #0]
 80088c4:	e7f9      	b.n	80088ba <_calloc_r+0x12>
 80088c6:	462a      	mov	r2, r5
 80088c8:	4621      	mov	r1, r4
 80088ca:	f7fd f86e 	bl	80059aa <memset>
 80088ce:	e7f4      	b.n	80088ba <_calloc_r+0x12>

080088d0 <rshift>:
 80088d0:	6903      	ldr	r3, [r0, #16]
 80088d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80088da:	f100 0414 	add.w	r4, r0, #20
 80088de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80088e2:	dd46      	ble.n	8008972 <rshift+0xa2>
 80088e4:	f011 011f 	ands.w	r1, r1, #31
 80088e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80088ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80088f0:	d10c      	bne.n	800890c <rshift+0x3c>
 80088f2:	4629      	mov	r1, r5
 80088f4:	f100 0710 	add.w	r7, r0, #16
 80088f8:	42b1      	cmp	r1, r6
 80088fa:	d335      	bcc.n	8008968 <rshift+0x98>
 80088fc:	1a9b      	subs	r3, r3, r2
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	1eea      	subs	r2, r5, #3
 8008902:	4296      	cmp	r6, r2
 8008904:	bf38      	it	cc
 8008906:	2300      	movcc	r3, #0
 8008908:	4423      	add	r3, r4
 800890a:	e015      	b.n	8008938 <rshift+0x68>
 800890c:	46a1      	mov	r9, r4
 800890e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008912:	f1c1 0820 	rsb	r8, r1, #32
 8008916:	40cf      	lsrs	r7, r1
 8008918:	f105 0e04 	add.w	lr, r5, #4
 800891c:	4576      	cmp	r6, lr
 800891e:	46f4      	mov	ip, lr
 8008920:	d816      	bhi.n	8008950 <rshift+0x80>
 8008922:	1a9a      	subs	r2, r3, r2
 8008924:	0092      	lsls	r2, r2, #2
 8008926:	3a04      	subs	r2, #4
 8008928:	3501      	adds	r5, #1
 800892a:	42ae      	cmp	r6, r5
 800892c:	bf38      	it	cc
 800892e:	2200      	movcc	r2, #0
 8008930:	18a3      	adds	r3, r4, r2
 8008932:	50a7      	str	r7, [r4, r2]
 8008934:	b107      	cbz	r7, 8008938 <rshift+0x68>
 8008936:	3304      	adds	r3, #4
 8008938:	42a3      	cmp	r3, r4
 800893a:	eba3 0204 	sub.w	r2, r3, r4
 800893e:	bf08      	it	eq
 8008940:	2300      	moveq	r3, #0
 8008942:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008946:	6102      	str	r2, [r0, #16]
 8008948:	bf08      	it	eq
 800894a:	6143      	streq	r3, [r0, #20]
 800894c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008950:	f8dc c000 	ldr.w	ip, [ip]
 8008954:	fa0c fc08 	lsl.w	ip, ip, r8
 8008958:	ea4c 0707 	orr.w	r7, ip, r7
 800895c:	f849 7b04 	str.w	r7, [r9], #4
 8008960:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008964:	40cf      	lsrs	r7, r1
 8008966:	e7d9      	b.n	800891c <rshift+0x4c>
 8008968:	f851 cb04 	ldr.w	ip, [r1], #4
 800896c:	f847 cf04 	str.w	ip, [r7, #4]!
 8008970:	e7c2      	b.n	80088f8 <rshift+0x28>
 8008972:	4623      	mov	r3, r4
 8008974:	e7e0      	b.n	8008938 <rshift+0x68>

08008976 <__hexdig_fun>:
 8008976:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800897a:	2b09      	cmp	r3, #9
 800897c:	d802      	bhi.n	8008984 <__hexdig_fun+0xe>
 800897e:	3820      	subs	r0, #32
 8008980:	b2c0      	uxtb	r0, r0
 8008982:	4770      	bx	lr
 8008984:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008988:	2b05      	cmp	r3, #5
 800898a:	d801      	bhi.n	8008990 <__hexdig_fun+0x1a>
 800898c:	3847      	subs	r0, #71	; 0x47
 800898e:	e7f7      	b.n	8008980 <__hexdig_fun+0xa>
 8008990:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008994:	2b05      	cmp	r3, #5
 8008996:	d801      	bhi.n	800899c <__hexdig_fun+0x26>
 8008998:	3827      	subs	r0, #39	; 0x27
 800899a:	e7f1      	b.n	8008980 <__hexdig_fun+0xa>
 800899c:	2000      	movs	r0, #0
 800899e:	4770      	bx	lr

080089a0 <__gethex>:
 80089a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	4681      	mov	r9, r0
 80089a6:	468a      	mov	sl, r1
 80089a8:	4617      	mov	r7, r2
 80089aa:	680a      	ldr	r2, [r1, #0]
 80089ac:	b085      	sub	sp, #20
 80089ae:	f102 0b02 	add.w	fp, r2, #2
 80089b2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80089b6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80089ba:	9302      	str	r3, [sp, #8]
 80089bc:	32fe      	adds	r2, #254	; 0xfe
 80089be:	eb02 030b 	add.w	r3, r2, fp
 80089c2:	46d8      	mov	r8, fp
 80089c4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80089c8:	9301      	str	r3, [sp, #4]
 80089ca:	2830      	cmp	r0, #48	; 0x30
 80089cc:	d0f7      	beq.n	80089be <__gethex+0x1e>
 80089ce:	f7ff ffd2 	bl	8008976 <__hexdig_fun>
 80089d2:	4604      	mov	r4, r0
 80089d4:	2800      	cmp	r0, #0
 80089d6:	d138      	bne.n	8008a4a <__gethex+0xaa>
 80089d8:	2201      	movs	r2, #1
 80089da:	4640      	mov	r0, r8
 80089dc:	49a7      	ldr	r1, [pc, #668]	; (8008c7c <__gethex+0x2dc>)
 80089de:	f7ff ff1d 	bl	800881c <strncmp>
 80089e2:	4606      	mov	r6, r0
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d169      	bne.n	8008abc <__gethex+0x11c>
 80089e8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80089ec:	465d      	mov	r5, fp
 80089ee:	f7ff ffc2 	bl	8008976 <__hexdig_fun>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d064      	beq.n	8008ac0 <__gethex+0x120>
 80089f6:	465a      	mov	r2, fp
 80089f8:	7810      	ldrb	r0, [r2, #0]
 80089fa:	4690      	mov	r8, r2
 80089fc:	2830      	cmp	r0, #48	; 0x30
 80089fe:	f102 0201 	add.w	r2, r2, #1
 8008a02:	d0f9      	beq.n	80089f8 <__gethex+0x58>
 8008a04:	f7ff ffb7 	bl	8008976 <__hexdig_fun>
 8008a08:	2301      	movs	r3, #1
 8008a0a:	fab0 f480 	clz	r4, r0
 8008a0e:	465e      	mov	r6, fp
 8008a10:	0964      	lsrs	r4, r4, #5
 8008a12:	9301      	str	r3, [sp, #4]
 8008a14:	4642      	mov	r2, r8
 8008a16:	4615      	mov	r5, r2
 8008a18:	7828      	ldrb	r0, [r5, #0]
 8008a1a:	3201      	adds	r2, #1
 8008a1c:	f7ff ffab 	bl	8008976 <__hexdig_fun>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d1f8      	bne.n	8008a16 <__gethex+0x76>
 8008a24:	2201      	movs	r2, #1
 8008a26:	4628      	mov	r0, r5
 8008a28:	4994      	ldr	r1, [pc, #592]	; (8008c7c <__gethex+0x2dc>)
 8008a2a:	f7ff fef7 	bl	800881c <strncmp>
 8008a2e:	b978      	cbnz	r0, 8008a50 <__gethex+0xb0>
 8008a30:	b946      	cbnz	r6, 8008a44 <__gethex+0xa4>
 8008a32:	1c6e      	adds	r6, r5, #1
 8008a34:	4632      	mov	r2, r6
 8008a36:	4615      	mov	r5, r2
 8008a38:	7828      	ldrb	r0, [r5, #0]
 8008a3a:	3201      	adds	r2, #1
 8008a3c:	f7ff ff9b 	bl	8008976 <__hexdig_fun>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d1f8      	bne.n	8008a36 <__gethex+0x96>
 8008a44:	1b73      	subs	r3, r6, r5
 8008a46:	009e      	lsls	r6, r3, #2
 8008a48:	e004      	b.n	8008a54 <__gethex+0xb4>
 8008a4a:	2400      	movs	r4, #0
 8008a4c:	4626      	mov	r6, r4
 8008a4e:	e7e1      	b.n	8008a14 <__gethex+0x74>
 8008a50:	2e00      	cmp	r6, #0
 8008a52:	d1f7      	bne.n	8008a44 <__gethex+0xa4>
 8008a54:	782b      	ldrb	r3, [r5, #0]
 8008a56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008a5a:	2b50      	cmp	r3, #80	; 0x50
 8008a5c:	d13d      	bne.n	8008ada <__gethex+0x13a>
 8008a5e:	786b      	ldrb	r3, [r5, #1]
 8008a60:	2b2b      	cmp	r3, #43	; 0x2b
 8008a62:	d02f      	beq.n	8008ac4 <__gethex+0x124>
 8008a64:	2b2d      	cmp	r3, #45	; 0x2d
 8008a66:	d031      	beq.n	8008acc <__gethex+0x12c>
 8008a68:	f04f 0b00 	mov.w	fp, #0
 8008a6c:	1c69      	adds	r1, r5, #1
 8008a6e:	7808      	ldrb	r0, [r1, #0]
 8008a70:	f7ff ff81 	bl	8008976 <__hexdig_fun>
 8008a74:	1e42      	subs	r2, r0, #1
 8008a76:	b2d2      	uxtb	r2, r2
 8008a78:	2a18      	cmp	r2, #24
 8008a7a:	d82e      	bhi.n	8008ada <__gethex+0x13a>
 8008a7c:	f1a0 0210 	sub.w	r2, r0, #16
 8008a80:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a84:	f7ff ff77 	bl	8008976 <__hexdig_fun>
 8008a88:	f100 3cff 	add.w	ip, r0, #4294967295
 8008a8c:	fa5f fc8c 	uxtb.w	ip, ip
 8008a90:	f1bc 0f18 	cmp.w	ip, #24
 8008a94:	d91d      	bls.n	8008ad2 <__gethex+0x132>
 8008a96:	f1bb 0f00 	cmp.w	fp, #0
 8008a9a:	d000      	beq.n	8008a9e <__gethex+0xfe>
 8008a9c:	4252      	negs	r2, r2
 8008a9e:	4416      	add	r6, r2
 8008aa0:	f8ca 1000 	str.w	r1, [sl]
 8008aa4:	b1dc      	cbz	r4, 8008ade <__gethex+0x13e>
 8008aa6:	9b01      	ldr	r3, [sp, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bf14      	ite	ne
 8008aac:	f04f 0800 	movne.w	r8, #0
 8008ab0:	f04f 0806 	moveq.w	r8, #6
 8008ab4:	4640      	mov	r0, r8
 8008ab6:	b005      	add	sp, #20
 8008ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008abc:	4645      	mov	r5, r8
 8008abe:	4626      	mov	r6, r4
 8008ac0:	2401      	movs	r4, #1
 8008ac2:	e7c7      	b.n	8008a54 <__gethex+0xb4>
 8008ac4:	f04f 0b00 	mov.w	fp, #0
 8008ac8:	1ca9      	adds	r1, r5, #2
 8008aca:	e7d0      	b.n	8008a6e <__gethex+0xce>
 8008acc:	f04f 0b01 	mov.w	fp, #1
 8008ad0:	e7fa      	b.n	8008ac8 <__gethex+0x128>
 8008ad2:	230a      	movs	r3, #10
 8008ad4:	fb03 0002 	mla	r0, r3, r2, r0
 8008ad8:	e7d0      	b.n	8008a7c <__gethex+0xdc>
 8008ada:	4629      	mov	r1, r5
 8008adc:	e7e0      	b.n	8008aa0 <__gethex+0x100>
 8008ade:	4621      	mov	r1, r4
 8008ae0:	eba5 0308 	sub.w	r3, r5, r8
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	2b07      	cmp	r3, #7
 8008ae8:	dc0a      	bgt.n	8008b00 <__gethex+0x160>
 8008aea:	4648      	mov	r0, r9
 8008aec:	f7fd ff68 	bl	80069c0 <_Balloc>
 8008af0:	4604      	mov	r4, r0
 8008af2:	b940      	cbnz	r0, 8008b06 <__gethex+0x166>
 8008af4:	4602      	mov	r2, r0
 8008af6:	21e4      	movs	r1, #228	; 0xe4
 8008af8:	4b61      	ldr	r3, [pc, #388]	; (8008c80 <__gethex+0x2e0>)
 8008afa:	4862      	ldr	r0, [pc, #392]	; (8008c84 <__gethex+0x2e4>)
 8008afc:	f7ff feb6 	bl	800886c <__assert_func>
 8008b00:	3101      	adds	r1, #1
 8008b02:	105b      	asrs	r3, r3, #1
 8008b04:	e7ef      	b.n	8008ae6 <__gethex+0x146>
 8008b06:	2300      	movs	r3, #0
 8008b08:	469b      	mov	fp, r3
 8008b0a:	f100 0a14 	add.w	sl, r0, #20
 8008b0e:	f8cd a004 	str.w	sl, [sp, #4]
 8008b12:	45a8      	cmp	r8, r5
 8008b14:	d344      	bcc.n	8008ba0 <__gethex+0x200>
 8008b16:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008b1a:	4658      	mov	r0, fp
 8008b1c:	f848 bb04 	str.w	fp, [r8], #4
 8008b20:	eba8 080a 	sub.w	r8, r8, sl
 8008b24:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8008b28:	6122      	str	r2, [r4, #16]
 8008b2a:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8008b2e:	f7fe f839 	bl	8006ba4 <__hi0bits>
 8008b32:	683d      	ldr	r5, [r7, #0]
 8008b34:	eba8 0800 	sub.w	r8, r8, r0
 8008b38:	45a8      	cmp	r8, r5
 8008b3a:	dd59      	ble.n	8008bf0 <__gethex+0x250>
 8008b3c:	eba8 0805 	sub.w	r8, r8, r5
 8008b40:	4641      	mov	r1, r8
 8008b42:	4620      	mov	r0, r4
 8008b44:	f7fe fbb7 	bl	80072b6 <__any_on>
 8008b48:	4683      	mov	fp, r0
 8008b4a:	b1b8      	cbz	r0, 8008b7c <__gethex+0x1dc>
 8008b4c:	f04f 0b01 	mov.w	fp, #1
 8008b50:	f108 33ff 	add.w	r3, r8, #4294967295
 8008b54:	1159      	asrs	r1, r3, #5
 8008b56:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008b5a:	f003 021f 	and.w	r2, r3, #31
 8008b5e:	fa0b f202 	lsl.w	r2, fp, r2
 8008b62:	420a      	tst	r2, r1
 8008b64:	d00a      	beq.n	8008b7c <__gethex+0x1dc>
 8008b66:	455b      	cmp	r3, fp
 8008b68:	dd06      	ble.n	8008b78 <__gethex+0x1d8>
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f1a8 0102 	sub.w	r1, r8, #2
 8008b70:	f7fe fba1 	bl	80072b6 <__any_on>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d138      	bne.n	8008bea <__gethex+0x24a>
 8008b78:	f04f 0b02 	mov.w	fp, #2
 8008b7c:	4641      	mov	r1, r8
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f7ff fea6 	bl	80088d0 <rshift>
 8008b84:	4446      	add	r6, r8
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	42b3      	cmp	r3, r6
 8008b8a:	da41      	bge.n	8008c10 <__gethex+0x270>
 8008b8c:	4621      	mov	r1, r4
 8008b8e:	4648      	mov	r0, r9
 8008b90:	f7fd ff56 	bl	8006a40 <_Bfree>
 8008b94:	2300      	movs	r3, #0
 8008b96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b98:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008b9c:	6013      	str	r3, [r2, #0]
 8008b9e:	e789      	b.n	8008ab4 <__gethex+0x114>
 8008ba0:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008ba4:	2a2e      	cmp	r2, #46	; 0x2e
 8008ba6:	d014      	beq.n	8008bd2 <__gethex+0x232>
 8008ba8:	2b20      	cmp	r3, #32
 8008baa:	d106      	bne.n	8008bba <__gethex+0x21a>
 8008bac:	9b01      	ldr	r3, [sp, #4]
 8008bae:	f843 bb04 	str.w	fp, [r3], #4
 8008bb2:	f04f 0b00 	mov.w	fp, #0
 8008bb6:	9301      	str	r3, [sp, #4]
 8008bb8:	465b      	mov	r3, fp
 8008bba:	7828      	ldrb	r0, [r5, #0]
 8008bbc:	9303      	str	r3, [sp, #12]
 8008bbe:	f7ff feda 	bl	8008976 <__hexdig_fun>
 8008bc2:	9b03      	ldr	r3, [sp, #12]
 8008bc4:	f000 000f 	and.w	r0, r0, #15
 8008bc8:	4098      	lsls	r0, r3
 8008bca:	ea4b 0b00 	orr.w	fp, fp, r0
 8008bce:	3304      	adds	r3, #4
 8008bd0:	e79f      	b.n	8008b12 <__gethex+0x172>
 8008bd2:	45a8      	cmp	r8, r5
 8008bd4:	d8e8      	bhi.n	8008ba8 <__gethex+0x208>
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	4628      	mov	r0, r5
 8008bda:	4928      	ldr	r1, [pc, #160]	; (8008c7c <__gethex+0x2dc>)
 8008bdc:	9303      	str	r3, [sp, #12]
 8008bde:	f7ff fe1d 	bl	800881c <strncmp>
 8008be2:	9b03      	ldr	r3, [sp, #12]
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d1df      	bne.n	8008ba8 <__gethex+0x208>
 8008be8:	e793      	b.n	8008b12 <__gethex+0x172>
 8008bea:	f04f 0b03 	mov.w	fp, #3
 8008bee:	e7c5      	b.n	8008b7c <__gethex+0x1dc>
 8008bf0:	da0b      	bge.n	8008c0a <__gethex+0x26a>
 8008bf2:	eba5 0808 	sub.w	r8, r5, r8
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	4642      	mov	r2, r8
 8008bfa:	4648      	mov	r0, r9
 8008bfc:	f7fe f938 	bl	8006e70 <__lshift>
 8008c00:	4604      	mov	r4, r0
 8008c02:	eba6 0608 	sub.w	r6, r6, r8
 8008c06:	f100 0a14 	add.w	sl, r0, #20
 8008c0a:	f04f 0b00 	mov.w	fp, #0
 8008c0e:	e7ba      	b.n	8008b86 <__gethex+0x1e6>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	42b3      	cmp	r3, r6
 8008c14:	dd74      	ble.n	8008d00 <__gethex+0x360>
 8008c16:	1b9e      	subs	r6, r3, r6
 8008c18:	42b5      	cmp	r5, r6
 8008c1a:	dc35      	bgt.n	8008c88 <__gethex+0x2e8>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d023      	beq.n	8008c6a <__gethex+0x2ca>
 8008c22:	2b03      	cmp	r3, #3
 8008c24:	d025      	beq.n	8008c72 <__gethex+0x2d2>
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d115      	bne.n	8008c56 <__gethex+0x2b6>
 8008c2a:	42b5      	cmp	r5, r6
 8008c2c:	d113      	bne.n	8008c56 <__gethex+0x2b6>
 8008c2e:	2d01      	cmp	r5, #1
 8008c30:	d10b      	bne.n	8008c4a <__gethex+0x2aa>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	9a02      	ldr	r2, [sp, #8]
 8008c36:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008c3a:	6013      	str	r3, [r2, #0]
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	6123      	str	r3, [r4, #16]
 8008c40:	f8ca 3000 	str.w	r3, [sl]
 8008c44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c46:	601c      	str	r4, [r3, #0]
 8008c48:	e734      	b.n	8008ab4 <__gethex+0x114>
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	1e69      	subs	r1, r5, #1
 8008c4e:	f7fe fb32 	bl	80072b6 <__any_on>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	d1ed      	bne.n	8008c32 <__gethex+0x292>
 8008c56:	4621      	mov	r1, r4
 8008c58:	4648      	mov	r0, r9
 8008c5a:	f7fd fef1 	bl	8006a40 <_Bfree>
 8008c5e:	2300      	movs	r3, #0
 8008c60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c62:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	e724      	b.n	8008ab4 <__gethex+0x114>
 8008c6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1f2      	bne.n	8008c56 <__gethex+0x2b6>
 8008c70:	e7df      	b.n	8008c32 <__gethex+0x292>
 8008c72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1dc      	bne.n	8008c32 <__gethex+0x292>
 8008c78:	e7ed      	b.n	8008c56 <__gethex+0x2b6>
 8008c7a:	bf00      	nop
 8008c7c:	0800bb9c 	.word	0x0800bb9c
 8008c80:	0800ba31 	.word	0x0800ba31
 8008c84:	0800bd46 	.word	0x0800bd46
 8008c88:	f106 38ff 	add.w	r8, r6, #4294967295
 8008c8c:	f1bb 0f00 	cmp.w	fp, #0
 8008c90:	d133      	bne.n	8008cfa <__gethex+0x35a>
 8008c92:	f1b8 0f00 	cmp.w	r8, #0
 8008c96:	d004      	beq.n	8008ca2 <__gethex+0x302>
 8008c98:	4641      	mov	r1, r8
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f7fe fb0b 	bl	80072b6 <__any_on>
 8008ca0:	4683      	mov	fp, r0
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008ca8:	f008 081f 	and.w	r8, r8, #31
 8008cac:	fa03 f308 	lsl.w	r3, r3, r8
 8008cb0:	f04f 0802 	mov.w	r8, #2
 8008cb4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008cb8:	4631      	mov	r1, r6
 8008cba:	4213      	tst	r3, r2
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	bf18      	it	ne
 8008cc0:	f04b 0b02 	orrne.w	fp, fp, #2
 8008cc4:	1bad      	subs	r5, r5, r6
 8008cc6:	f7ff fe03 	bl	80088d0 <rshift>
 8008cca:	687e      	ldr	r6, [r7, #4]
 8008ccc:	f1bb 0f00 	cmp.w	fp, #0
 8008cd0:	d04a      	beq.n	8008d68 <__gethex+0x3c8>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2b02      	cmp	r3, #2
 8008cd6:	d016      	beq.n	8008d06 <__gethex+0x366>
 8008cd8:	2b03      	cmp	r3, #3
 8008cda:	d018      	beq.n	8008d0e <__gethex+0x36e>
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d109      	bne.n	8008cf4 <__gethex+0x354>
 8008ce0:	f01b 0f02 	tst.w	fp, #2
 8008ce4:	d006      	beq.n	8008cf4 <__gethex+0x354>
 8008ce6:	f8da 3000 	ldr.w	r3, [sl]
 8008cea:	ea4b 0b03 	orr.w	fp, fp, r3
 8008cee:	f01b 0f01 	tst.w	fp, #1
 8008cf2:	d10f      	bne.n	8008d14 <__gethex+0x374>
 8008cf4:	f048 0810 	orr.w	r8, r8, #16
 8008cf8:	e036      	b.n	8008d68 <__gethex+0x3c8>
 8008cfa:	f04f 0b01 	mov.w	fp, #1
 8008cfe:	e7d0      	b.n	8008ca2 <__gethex+0x302>
 8008d00:	f04f 0801 	mov.w	r8, #1
 8008d04:	e7e2      	b.n	8008ccc <__gethex+0x32c>
 8008d06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d08:	f1c3 0301 	rsb	r3, r3, #1
 8008d0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d0ef      	beq.n	8008cf4 <__gethex+0x354>
 8008d14:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008d18:	f104 0214 	add.w	r2, r4, #20
 8008d1c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008d20:	9301      	str	r3, [sp, #4]
 8008d22:	2300      	movs	r3, #0
 8008d24:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008d28:	4694      	mov	ip, r2
 8008d2a:	f852 1b04 	ldr.w	r1, [r2], #4
 8008d2e:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008d32:	d01e      	beq.n	8008d72 <__gethex+0x3d2>
 8008d34:	3101      	adds	r1, #1
 8008d36:	f8cc 1000 	str.w	r1, [ip]
 8008d3a:	f1b8 0f02 	cmp.w	r8, #2
 8008d3e:	f104 0214 	add.w	r2, r4, #20
 8008d42:	d13d      	bne.n	8008dc0 <__gethex+0x420>
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	3b01      	subs	r3, #1
 8008d48:	42ab      	cmp	r3, r5
 8008d4a:	d10b      	bne.n	8008d64 <__gethex+0x3c4>
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	1169      	asrs	r1, r5, #5
 8008d50:	f005 051f 	and.w	r5, r5, #31
 8008d54:	fa03 f505 	lsl.w	r5, r3, r5
 8008d58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d5c:	421d      	tst	r5, r3
 8008d5e:	bf18      	it	ne
 8008d60:	f04f 0801 	movne.w	r8, #1
 8008d64:	f048 0820 	orr.w	r8, r8, #32
 8008d68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d6a:	601c      	str	r4, [r3, #0]
 8008d6c:	9b02      	ldr	r3, [sp, #8]
 8008d6e:	601e      	str	r6, [r3, #0]
 8008d70:	e6a0      	b.n	8008ab4 <__gethex+0x114>
 8008d72:	4290      	cmp	r0, r2
 8008d74:	f842 3c04 	str.w	r3, [r2, #-4]
 8008d78:	d8d6      	bhi.n	8008d28 <__gethex+0x388>
 8008d7a:	68a2      	ldr	r2, [r4, #8]
 8008d7c:	4593      	cmp	fp, r2
 8008d7e:	db17      	blt.n	8008db0 <__gethex+0x410>
 8008d80:	6861      	ldr	r1, [r4, #4]
 8008d82:	4648      	mov	r0, r9
 8008d84:	3101      	adds	r1, #1
 8008d86:	f7fd fe1b 	bl	80069c0 <_Balloc>
 8008d8a:	4682      	mov	sl, r0
 8008d8c:	b918      	cbnz	r0, 8008d96 <__gethex+0x3f6>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	2184      	movs	r1, #132	; 0x84
 8008d92:	4b1a      	ldr	r3, [pc, #104]	; (8008dfc <__gethex+0x45c>)
 8008d94:	e6b1      	b.n	8008afa <__gethex+0x15a>
 8008d96:	6922      	ldr	r2, [r4, #16]
 8008d98:	f104 010c 	add.w	r1, r4, #12
 8008d9c:	3202      	adds	r2, #2
 8008d9e:	0092      	lsls	r2, r2, #2
 8008da0:	300c      	adds	r0, #12
 8008da2:	f7fc fe90 	bl	8005ac6 <memcpy>
 8008da6:	4621      	mov	r1, r4
 8008da8:	4648      	mov	r0, r9
 8008daa:	f7fd fe49 	bl	8006a40 <_Bfree>
 8008dae:	4654      	mov	r4, sl
 8008db0:	6922      	ldr	r2, [r4, #16]
 8008db2:	1c51      	adds	r1, r2, #1
 8008db4:	6121      	str	r1, [r4, #16]
 8008db6:	2101      	movs	r1, #1
 8008db8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008dbc:	6151      	str	r1, [r2, #20]
 8008dbe:	e7bc      	b.n	8008d3a <__gethex+0x39a>
 8008dc0:	6921      	ldr	r1, [r4, #16]
 8008dc2:	4559      	cmp	r1, fp
 8008dc4:	dd0b      	ble.n	8008dde <__gethex+0x43e>
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	4620      	mov	r0, r4
 8008dca:	f7ff fd81 	bl	80088d0 <rshift>
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	3601      	adds	r6, #1
 8008dd2:	42b3      	cmp	r3, r6
 8008dd4:	f6ff aeda 	blt.w	8008b8c <__gethex+0x1ec>
 8008dd8:	f04f 0801 	mov.w	r8, #1
 8008ddc:	e7c2      	b.n	8008d64 <__gethex+0x3c4>
 8008dde:	f015 051f 	ands.w	r5, r5, #31
 8008de2:	d0f9      	beq.n	8008dd8 <__gethex+0x438>
 8008de4:	9b01      	ldr	r3, [sp, #4]
 8008de6:	f1c5 0520 	rsb	r5, r5, #32
 8008dea:	441a      	add	r2, r3
 8008dec:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008df0:	f7fd fed8 	bl	8006ba4 <__hi0bits>
 8008df4:	42a8      	cmp	r0, r5
 8008df6:	dbe6      	blt.n	8008dc6 <__gethex+0x426>
 8008df8:	e7ee      	b.n	8008dd8 <__gethex+0x438>
 8008dfa:	bf00      	nop
 8008dfc:	0800ba31 	.word	0x0800ba31

08008e00 <L_shift>:
 8008e00:	f1c2 0208 	rsb	r2, r2, #8
 8008e04:	0092      	lsls	r2, r2, #2
 8008e06:	b570      	push	{r4, r5, r6, lr}
 8008e08:	f1c2 0620 	rsb	r6, r2, #32
 8008e0c:	6843      	ldr	r3, [r0, #4]
 8008e0e:	6804      	ldr	r4, [r0, #0]
 8008e10:	fa03 f506 	lsl.w	r5, r3, r6
 8008e14:	432c      	orrs	r4, r5
 8008e16:	40d3      	lsrs	r3, r2
 8008e18:	6004      	str	r4, [r0, #0]
 8008e1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008e1e:	4288      	cmp	r0, r1
 8008e20:	d3f4      	bcc.n	8008e0c <L_shift+0xc>
 8008e22:	bd70      	pop	{r4, r5, r6, pc}

08008e24 <__match>:
 8008e24:	b530      	push	{r4, r5, lr}
 8008e26:	6803      	ldr	r3, [r0, #0]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e2e:	b914      	cbnz	r4, 8008e36 <__match+0x12>
 8008e30:	6003      	str	r3, [r0, #0]
 8008e32:	2001      	movs	r0, #1
 8008e34:	bd30      	pop	{r4, r5, pc}
 8008e36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008e3e:	2d19      	cmp	r5, #25
 8008e40:	bf98      	it	ls
 8008e42:	3220      	addls	r2, #32
 8008e44:	42a2      	cmp	r2, r4
 8008e46:	d0f0      	beq.n	8008e2a <__match+0x6>
 8008e48:	2000      	movs	r0, #0
 8008e4a:	e7f3      	b.n	8008e34 <__match+0x10>

08008e4c <__hexnan>:
 8008e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e50:	2500      	movs	r5, #0
 8008e52:	680b      	ldr	r3, [r1, #0]
 8008e54:	4682      	mov	sl, r0
 8008e56:	115e      	asrs	r6, r3, #5
 8008e58:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008e5c:	f013 031f 	ands.w	r3, r3, #31
 8008e60:	bf18      	it	ne
 8008e62:	3604      	addne	r6, #4
 8008e64:	1f37      	subs	r7, r6, #4
 8008e66:	4690      	mov	r8, r2
 8008e68:	46b9      	mov	r9, r7
 8008e6a:	463c      	mov	r4, r7
 8008e6c:	46ab      	mov	fp, r5
 8008e6e:	b087      	sub	sp, #28
 8008e70:	6801      	ldr	r1, [r0, #0]
 8008e72:	9301      	str	r3, [sp, #4]
 8008e74:	f846 5c04 	str.w	r5, [r6, #-4]
 8008e78:	9502      	str	r5, [sp, #8]
 8008e7a:	784a      	ldrb	r2, [r1, #1]
 8008e7c:	1c4b      	adds	r3, r1, #1
 8008e7e:	9303      	str	r3, [sp, #12]
 8008e80:	b342      	cbz	r2, 8008ed4 <__hexnan+0x88>
 8008e82:	4610      	mov	r0, r2
 8008e84:	9105      	str	r1, [sp, #20]
 8008e86:	9204      	str	r2, [sp, #16]
 8008e88:	f7ff fd75 	bl	8008976 <__hexdig_fun>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	d14f      	bne.n	8008f30 <__hexnan+0xe4>
 8008e90:	9a04      	ldr	r2, [sp, #16]
 8008e92:	9905      	ldr	r1, [sp, #20]
 8008e94:	2a20      	cmp	r2, #32
 8008e96:	d818      	bhi.n	8008eca <__hexnan+0x7e>
 8008e98:	9b02      	ldr	r3, [sp, #8]
 8008e9a:	459b      	cmp	fp, r3
 8008e9c:	dd13      	ble.n	8008ec6 <__hexnan+0x7a>
 8008e9e:	454c      	cmp	r4, r9
 8008ea0:	d206      	bcs.n	8008eb0 <__hexnan+0x64>
 8008ea2:	2d07      	cmp	r5, #7
 8008ea4:	dc04      	bgt.n	8008eb0 <__hexnan+0x64>
 8008ea6:	462a      	mov	r2, r5
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	4620      	mov	r0, r4
 8008eac:	f7ff ffa8 	bl	8008e00 <L_shift>
 8008eb0:	4544      	cmp	r4, r8
 8008eb2:	d950      	bls.n	8008f56 <__hexnan+0x10a>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	f1a4 0904 	sub.w	r9, r4, #4
 8008eba:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ebe:	461d      	mov	r5, r3
 8008ec0:	464c      	mov	r4, r9
 8008ec2:	f8cd b008 	str.w	fp, [sp, #8]
 8008ec6:	9903      	ldr	r1, [sp, #12]
 8008ec8:	e7d7      	b.n	8008e7a <__hexnan+0x2e>
 8008eca:	2a29      	cmp	r2, #41	; 0x29
 8008ecc:	d155      	bne.n	8008f7a <__hexnan+0x12e>
 8008ece:	3102      	adds	r1, #2
 8008ed0:	f8ca 1000 	str.w	r1, [sl]
 8008ed4:	f1bb 0f00 	cmp.w	fp, #0
 8008ed8:	d04f      	beq.n	8008f7a <__hexnan+0x12e>
 8008eda:	454c      	cmp	r4, r9
 8008edc:	d206      	bcs.n	8008eec <__hexnan+0xa0>
 8008ede:	2d07      	cmp	r5, #7
 8008ee0:	dc04      	bgt.n	8008eec <__hexnan+0xa0>
 8008ee2:	462a      	mov	r2, r5
 8008ee4:	4649      	mov	r1, r9
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	f7ff ff8a 	bl	8008e00 <L_shift>
 8008eec:	4544      	cmp	r4, r8
 8008eee:	d934      	bls.n	8008f5a <__hexnan+0x10e>
 8008ef0:	4623      	mov	r3, r4
 8008ef2:	f1a8 0204 	sub.w	r2, r8, #4
 8008ef6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008efa:	429f      	cmp	r7, r3
 8008efc:	f842 1f04 	str.w	r1, [r2, #4]!
 8008f00:	d2f9      	bcs.n	8008ef6 <__hexnan+0xaa>
 8008f02:	1b3b      	subs	r3, r7, r4
 8008f04:	f023 0303 	bic.w	r3, r3, #3
 8008f08:	3304      	adds	r3, #4
 8008f0a:	3e03      	subs	r6, #3
 8008f0c:	3401      	adds	r4, #1
 8008f0e:	42a6      	cmp	r6, r4
 8008f10:	bf38      	it	cc
 8008f12:	2304      	movcc	r3, #4
 8008f14:	2200      	movs	r2, #0
 8008f16:	4443      	add	r3, r8
 8008f18:	f843 2b04 	str.w	r2, [r3], #4
 8008f1c:	429f      	cmp	r7, r3
 8008f1e:	d2fb      	bcs.n	8008f18 <__hexnan+0xcc>
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	b91b      	cbnz	r3, 8008f2c <__hexnan+0xe0>
 8008f24:	4547      	cmp	r7, r8
 8008f26:	d126      	bne.n	8008f76 <__hexnan+0x12a>
 8008f28:	2301      	movs	r3, #1
 8008f2a:	603b      	str	r3, [r7, #0]
 8008f2c:	2005      	movs	r0, #5
 8008f2e:	e025      	b.n	8008f7c <__hexnan+0x130>
 8008f30:	3501      	adds	r5, #1
 8008f32:	2d08      	cmp	r5, #8
 8008f34:	f10b 0b01 	add.w	fp, fp, #1
 8008f38:	dd06      	ble.n	8008f48 <__hexnan+0xfc>
 8008f3a:	4544      	cmp	r4, r8
 8008f3c:	d9c3      	bls.n	8008ec6 <__hexnan+0x7a>
 8008f3e:	2300      	movs	r3, #0
 8008f40:	2501      	movs	r5, #1
 8008f42:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f46:	3c04      	subs	r4, #4
 8008f48:	6822      	ldr	r2, [r4, #0]
 8008f4a:	f000 000f 	and.w	r0, r0, #15
 8008f4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008f52:	6020      	str	r0, [r4, #0]
 8008f54:	e7b7      	b.n	8008ec6 <__hexnan+0x7a>
 8008f56:	2508      	movs	r5, #8
 8008f58:	e7b5      	b.n	8008ec6 <__hexnan+0x7a>
 8008f5a:	9b01      	ldr	r3, [sp, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d0df      	beq.n	8008f20 <__hexnan+0xd4>
 8008f60:	f04f 32ff 	mov.w	r2, #4294967295
 8008f64:	f1c3 0320 	rsb	r3, r3, #32
 8008f68:	40da      	lsrs	r2, r3
 8008f6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008f6e:	4013      	ands	r3, r2
 8008f70:	f846 3c04 	str.w	r3, [r6, #-4]
 8008f74:	e7d4      	b.n	8008f20 <__hexnan+0xd4>
 8008f76:	3f04      	subs	r7, #4
 8008f78:	e7d2      	b.n	8008f20 <__hexnan+0xd4>
 8008f7a:	2004      	movs	r0, #4
 8008f7c:	b007      	add	sp, #28
 8008f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f82 <__ascii_mbtowc>:
 8008f82:	b082      	sub	sp, #8
 8008f84:	b901      	cbnz	r1, 8008f88 <__ascii_mbtowc+0x6>
 8008f86:	a901      	add	r1, sp, #4
 8008f88:	b142      	cbz	r2, 8008f9c <__ascii_mbtowc+0x1a>
 8008f8a:	b14b      	cbz	r3, 8008fa0 <__ascii_mbtowc+0x1e>
 8008f8c:	7813      	ldrb	r3, [r2, #0]
 8008f8e:	600b      	str	r3, [r1, #0]
 8008f90:	7812      	ldrb	r2, [r2, #0]
 8008f92:	1e10      	subs	r0, r2, #0
 8008f94:	bf18      	it	ne
 8008f96:	2001      	movne	r0, #1
 8008f98:	b002      	add	sp, #8
 8008f9a:	4770      	bx	lr
 8008f9c:	4610      	mov	r0, r2
 8008f9e:	e7fb      	b.n	8008f98 <__ascii_mbtowc+0x16>
 8008fa0:	f06f 0001 	mvn.w	r0, #1
 8008fa4:	e7f8      	b.n	8008f98 <__ascii_mbtowc+0x16>

08008fa6 <_realloc_r>:
 8008fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008faa:	4680      	mov	r8, r0
 8008fac:	4614      	mov	r4, r2
 8008fae:	460e      	mov	r6, r1
 8008fb0:	b921      	cbnz	r1, 8008fbc <_realloc_r+0x16>
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb8:	f7fd bc76 	b.w	80068a8 <_malloc_r>
 8008fbc:	b92a      	cbnz	r2, 8008fca <_realloc_r+0x24>
 8008fbe:	f7fd fc03 	bl	80067c8 <_free_r>
 8008fc2:	4625      	mov	r5, r4
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fca:	f000 f8c6 	bl	800915a <_malloc_usable_size_r>
 8008fce:	4284      	cmp	r4, r0
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	d802      	bhi.n	8008fda <_realloc_r+0x34>
 8008fd4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008fd8:	d812      	bhi.n	8009000 <_realloc_r+0x5a>
 8008fda:	4621      	mov	r1, r4
 8008fdc:	4640      	mov	r0, r8
 8008fde:	f7fd fc63 	bl	80068a8 <_malloc_r>
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	d0ed      	beq.n	8008fc4 <_realloc_r+0x1e>
 8008fe8:	42bc      	cmp	r4, r7
 8008fea:	4622      	mov	r2, r4
 8008fec:	4631      	mov	r1, r6
 8008fee:	bf28      	it	cs
 8008ff0:	463a      	movcs	r2, r7
 8008ff2:	f7fc fd68 	bl	8005ac6 <memcpy>
 8008ff6:	4631      	mov	r1, r6
 8008ff8:	4640      	mov	r0, r8
 8008ffa:	f7fd fbe5 	bl	80067c8 <_free_r>
 8008ffe:	e7e1      	b.n	8008fc4 <_realloc_r+0x1e>
 8009000:	4635      	mov	r5, r6
 8009002:	e7df      	b.n	8008fc4 <_realloc_r+0x1e>

08009004 <__ascii_wctomb>:
 8009004:	4603      	mov	r3, r0
 8009006:	4608      	mov	r0, r1
 8009008:	b141      	cbz	r1, 800901c <__ascii_wctomb+0x18>
 800900a:	2aff      	cmp	r2, #255	; 0xff
 800900c:	d904      	bls.n	8009018 <__ascii_wctomb+0x14>
 800900e:	228a      	movs	r2, #138	; 0x8a
 8009010:	f04f 30ff 	mov.w	r0, #4294967295
 8009014:	601a      	str	r2, [r3, #0]
 8009016:	4770      	bx	lr
 8009018:	2001      	movs	r0, #1
 800901a:	700a      	strb	r2, [r1, #0]
 800901c:	4770      	bx	lr
	...

08009020 <fiprintf>:
 8009020:	b40e      	push	{r1, r2, r3}
 8009022:	b503      	push	{r0, r1, lr}
 8009024:	4601      	mov	r1, r0
 8009026:	ab03      	add	r3, sp, #12
 8009028:	4805      	ldr	r0, [pc, #20]	; (8009040 <fiprintf+0x20>)
 800902a:	f853 2b04 	ldr.w	r2, [r3], #4
 800902e:	6800      	ldr	r0, [r0, #0]
 8009030:	9301      	str	r3, [sp, #4]
 8009032:	f7ff f97f 	bl	8008334 <_vfiprintf_r>
 8009036:	b002      	add	sp, #8
 8009038:	f85d eb04 	ldr.w	lr, [sp], #4
 800903c:	b003      	add	sp, #12
 800903e:	4770      	bx	lr
 8009040:	20000080 	.word	0x20000080

08009044 <__swhatbuf_r>:
 8009044:	b570      	push	{r4, r5, r6, lr}
 8009046:	460c      	mov	r4, r1
 8009048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800904c:	4615      	mov	r5, r2
 800904e:	2900      	cmp	r1, #0
 8009050:	461e      	mov	r6, r3
 8009052:	b096      	sub	sp, #88	; 0x58
 8009054:	da0c      	bge.n	8009070 <__swhatbuf_r+0x2c>
 8009056:	89a3      	ldrh	r3, [r4, #12]
 8009058:	2100      	movs	r1, #0
 800905a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800905e:	bf0c      	ite	eq
 8009060:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009064:	2340      	movne	r3, #64	; 0x40
 8009066:	2000      	movs	r0, #0
 8009068:	6031      	str	r1, [r6, #0]
 800906a:	602b      	str	r3, [r5, #0]
 800906c:	b016      	add	sp, #88	; 0x58
 800906e:	bd70      	pop	{r4, r5, r6, pc}
 8009070:	466a      	mov	r2, sp
 8009072:	f000 f849 	bl	8009108 <_fstat_r>
 8009076:	2800      	cmp	r0, #0
 8009078:	dbed      	blt.n	8009056 <__swhatbuf_r+0x12>
 800907a:	9901      	ldr	r1, [sp, #4]
 800907c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009080:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009084:	4259      	negs	r1, r3
 8009086:	4159      	adcs	r1, r3
 8009088:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800908c:	e7eb      	b.n	8009066 <__swhatbuf_r+0x22>

0800908e <__smakebuf_r>:
 800908e:	898b      	ldrh	r3, [r1, #12]
 8009090:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009092:	079d      	lsls	r5, r3, #30
 8009094:	4606      	mov	r6, r0
 8009096:	460c      	mov	r4, r1
 8009098:	d507      	bpl.n	80090aa <__smakebuf_r+0x1c>
 800909a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800909e:	6023      	str	r3, [r4, #0]
 80090a0:	6123      	str	r3, [r4, #16]
 80090a2:	2301      	movs	r3, #1
 80090a4:	6163      	str	r3, [r4, #20]
 80090a6:	b002      	add	sp, #8
 80090a8:	bd70      	pop	{r4, r5, r6, pc}
 80090aa:	466a      	mov	r2, sp
 80090ac:	ab01      	add	r3, sp, #4
 80090ae:	f7ff ffc9 	bl	8009044 <__swhatbuf_r>
 80090b2:	9900      	ldr	r1, [sp, #0]
 80090b4:	4605      	mov	r5, r0
 80090b6:	4630      	mov	r0, r6
 80090b8:	f7fd fbf6 	bl	80068a8 <_malloc_r>
 80090bc:	b948      	cbnz	r0, 80090d2 <__smakebuf_r+0x44>
 80090be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090c2:	059a      	lsls	r2, r3, #22
 80090c4:	d4ef      	bmi.n	80090a6 <__smakebuf_r+0x18>
 80090c6:	f023 0303 	bic.w	r3, r3, #3
 80090ca:	f043 0302 	orr.w	r3, r3, #2
 80090ce:	81a3      	strh	r3, [r4, #12]
 80090d0:	e7e3      	b.n	800909a <__smakebuf_r+0xc>
 80090d2:	89a3      	ldrh	r3, [r4, #12]
 80090d4:	6020      	str	r0, [r4, #0]
 80090d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090da:	81a3      	strh	r3, [r4, #12]
 80090dc:	9b00      	ldr	r3, [sp, #0]
 80090de:	6120      	str	r0, [r4, #16]
 80090e0:	6163      	str	r3, [r4, #20]
 80090e2:	9b01      	ldr	r3, [sp, #4]
 80090e4:	b15b      	cbz	r3, 80090fe <__smakebuf_r+0x70>
 80090e6:	4630      	mov	r0, r6
 80090e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090ec:	f000 f81e 	bl	800912c <_isatty_r>
 80090f0:	b128      	cbz	r0, 80090fe <__smakebuf_r+0x70>
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f023 0303 	bic.w	r3, r3, #3
 80090f8:	f043 0301 	orr.w	r3, r3, #1
 80090fc:	81a3      	strh	r3, [r4, #12]
 80090fe:	89a3      	ldrh	r3, [r4, #12]
 8009100:	431d      	orrs	r5, r3
 8009102:	81a5      	strh	r5, [r4, #12]
 8009104:	e7cf      	b.n	80090a6 <__smakebuf_r+0x18>
	...

08009108 <_fstat_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	2300      	movs	r3, #0
 800910c:	4d06      	ldr	r5, [pc, #24]	; (8009128 <_fstat_r+0x20>)
 800910e:	4604      	mov	r4, r0
 8009110:	4608      	mov	r0, r1
 8009112:	4611      	mov	r1, r2
 8009114:	602b      	str	r3, [r5, #0]
 8009116:	f7fb fbec 	bl	80048f2 <_fstat>
 800911a:	1c43      	adds	r3, r0, #1
 800911c:	d102      	bne.n	8009124 <_fstat_r+0x1c>
 800911e:	682b      	ldr	r3, [r5, #0]
 8009120:	b103      	cbz	r3, 8009124 <_fstat_r+0x1c>
 8009122:	6023      	str	r3, [r4, #0]
 8009124:	bd38      	pop	{r3, r4, r5, pc}
 8009126:	bf00      	nop
 8009128:	20000be4 	.word	0x20000be4

0800912c <_isatty_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	2300      	movs	r3, #0
 8009130:	4d05      	ldr	r5, [pc, #20]	; (8009148 <_isatty_r+0x1c>)
 8009132:	4604      	mov	r4, r0
 8009134:	4608      	mov	r0, r1
 8009136:	602b      	str	r3, [r5, #0]
 8009138:	f7fb fbea 	bl	8004910 <_isatty>
 800913c:	1c43      	adds	r3, r0, #1
 800913e:	d102      	bne.n	8009146 <_isatty_r+0x1a>
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	b103      	cbz	r3, 8009146 <_isatty_r+0x1a>
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	bd38      	pop	{r3, r4, r5, pc}
 8009148:	20000be4 	.word	0x20000be4

0800914c <abort>:
 800914c:	2006      	movs	r0, #6
 800914e:	b508      	push	{r3, lr}
 8009150:	f000 f834 	bl	80091bc <raise>
 8009154:	2001      	movs	r0, #1
 8009156:	f7fb fb9a 	bl	800488e <_exit>

0800915a <_malloc_usable_size_r>:
 800915a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800915e:	1f18      	subs	r0, r3, #4
 8009160:	2b00      	cmp	r3, #0
 8009162:	bfbc      	itt	lt
 8009164:	580b      	ldrlt	r3, [r1, r0]
 8009166:	18c0      	addlt	r0, r0, r3
 8009168:	4770      	bx	lr

0800916a <_raise_r>:
 800916a:	291f      	cmp	r1, #31
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4604      	mov	r4, r0
 8009170:	460d      	mov	r5, r1
 8009172:	d904      	bls.n	800917e <_raise_r+0x14>
 8009174:	2316      	movs	r3, #22
 8009176:	6003      	str	r3, [r0, #0]
 8009178:	f04f 30ff 	mov.w	r0, #4294967295
 800917c:	bd38      	pop	{r3, r4, r5, pc}
 800917e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009180:	b112      	cbz	r2, 8009188 <_raise_r+0x1e>
 8009182:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009186:	b94b      	cbnz	r3, 800919c <_raise_r+0x32>
 8009188:	4620      	mov	r0, r4
 800918a:	f000 f831 	bl	80091f0 <_getpid_r>
 800918e:	462a      	mov	r2, r5
 8009190:	4601      	mov	r1, r0
 8009192:	4620      	mov	r0, r4
 8009194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009198:	f000 b818 	b.w	80091cc <_kill_r>
 800919c:	2b01      	cmp	r3, #1
 800919e:	d00a      	beq.n	80091b6 <_raise_r+0x4c>
 80091a0:	1c59      	adds	r1, r3, #1
 80091a2:	d103      	bne.n	80091ac <_raise_r+0x42>
 80091a4:	2316      	movs	r3, #22
 80091a6:	6003      	str	r3, [r0, #0]
 80091a8:	2001      	movs	r0, #1
 80091aa:	e7e7      	b.n	800917c <_raise_r+0x12>
 80091ac:	2400      	movs	r4, #0
 80091ae:	4628      	mov	r0, r5
 80091b0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091b4:	4798      	blx	r3
 80091b6:	2000      	movs	r0, #0
 80091b8:	e7e0      	b.n	800917c <_raise_r+0x12>
	...

080091bc <raise>:
 80091bc:	4b02      	ldr	r3, [pc, #8]	; (80091c8 <raise+0xc>)
 80091be:	4601      	mov	r1, r0
 80091c0:	6818      	ldr	r0, [r3, #0]
 80091c2:	f7ff bfd2 	b.w	800916a <_raise_r>
 80091c6:	bf00      	nop
 80091c8:	20000080 	.word	0x20000080

080091cc <_kill_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	2300      	movs	r3, #0
 80091d0:	4d06      	ldr	r5, [pc, #24]	; (80091ec <_kill_r+0x20>)
 80091d2:	4604      	mov	r4, r0
 80091d4:	4608      	mov	r0, r1
 80091d6:	4611      	mov	r1, r2
 80091d8:	602b      	str	r3, [r5, #0]
 80091da:	f7fb fb48 	bl	800486e <_kill>
 80091de:	1c43      	adds	r3, r0, #1
 80091e0:	d102      	bne.n	80091e8 <_kill_r+0x1c>
 80091e2:	682b      	ldr	r3, [r5, #0]
 80091e4:	b103      	cbz	r3, 80091e8 <_kill_r+0x1c>
 80091e6:	6023      	str	r3, [r4, #0]
 80091e8:	bd38      	pop	{r3, r4, r5, pc}
 80091ea:	bf00      	nop
 80091ec:	20000be4 	.word	0x20000be4

080091f0 <_getpid_r>:
 80091f0:	f7fb bb36 	b.w	8004860 <_getpid>

080091f4 <pow>:
 80091f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f8:	4614      	mov	r4, r2
 80091fa:	461d      	mov	r5, r3
 80091fc:	4680      	mov	r8, r0
 80091fe:	4689      	mov	r9, r1
 8009200:	f000 f9e2 	bl	80095c8 <__ieee754_pow>
 8009204:	4622      	mov	r2, r4
 8009206:	4606      	mov	r6, r0
 8009208:	460f      	mov	r7, r1
 800920a:	462b      	mov	r3, r5
 800920c:	4620      	mov	r0, r4
 800920e:	4629      	mov	r1, r5
 8009210:	f7f7 fc0c 	bl	8000a2c <__aeabi_dcmpun>
 8009214:	bbc8      	cbnz	r0, 800928a <pow+0x96>
 8009216:	2200      	movs	r2, #0
 8009218:	2300      	movs	r3, #0
 800921a:	4640      	mov	r0, r8
 800921c:	4649      	mov	r1, r9
 800921e:	f7f7 fbd3 	bl	80009c8 <__aeabi_dcmpeq>
 8009222:	b1b8      	cbz	r0, 8009254 <pow+0x60>
 8009224:	2200      	movs	r2, #0
 8009226:	2300      	movs	r3, #0
 8009228:	4620      	mov	r0, r4
 800922a:	4629      	mov	r1, r5
 800922c:	f7f7 fbcc 	bl	80009c8 <__aeabi_dcmpeq>
 8009230:	2800      	cmp	r0, #0
 8009232:	d141      	bne.n	80092b8 <pow+0xc4>
 8009234:	4620      	mov	r0, r4
 8009236:	4629      	mov	r1, r5
 8009238:	f000 f868 	bl	800930c <finite>
 800923c:	b328      	cbz	r0, 800928a <pow+0x96>
 800923e:	2200      	movs	r2, #0
 8009240:	2300      	movs	r3, #0
 8009242:	4620      	mov	r0, r4
 8009244:	4629      	mov	r1, r5
 8009246:	f7f7 fbc9 	bl	80009dc <__aeabi_dcmplt>
 800924a:	b1f0      	cbz	r0, 800928a <pow+0x96>
 800924c:	f7fc fc00 	bl	8005a50 <__errno>
 8009250:	2322      	movs	r3, #34	; 0x22
 8009252:	e019      	b.n	8009288 <pow+0x94>
 8009254:	4630      	mov	r0, r6
 8009256:	4639      	mov	r1, r7
 8009258:	f000 f858 	bl	800930c <finite>
 800925c:	b9c8      	cbnz	r0, 8009292 <pow+0x9e>
 800925e:	4640      	mov	r0, r8
 8009260:	4649      	mov	r1, r9
 8009262:	f000 f853 	bl	800930c <finite>
 8009266:	b1a0      	cbz	r0, 8009292 <pow+0x9e>
 8009268:	4620      	mov	r0, r4
 800926a:	4629      	mov	r1, r5
 800926c:	f000 f84e 	bl	800930c <finite>
 8009270:	b178      	cbz	r0, 8009292 <pow+0x9e>
 8009272:	4632      	mov	r2, r6
 8009274:	463b      	mov	r3, r7
 8009276:	4630      	mov	r0, r6
 8009278:	4639      	mov	r1, r7
 800927a:	f7f7 fbd7 	bl	8000a2c <__aeabi_dcmpun>
 800927e:	2800      	cmp	r0, #0
 8009280:	d0e4      	beq.n	800924c <pow+0x58>
 8009282:	f7fc fbe5 	bl	8005a50 <__errno>
 8009286:	2321      	movs	r3, #33	; 0x21
 8009288:	6003      	str	r3, [r0, #0]
 800928a:	4630      	mov	r0, r6
 800928c:	4639      	mov	r1, r7
 800928e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009292:	2200      	movs	r2, #0
 8009294:	2300      	movs	r3, #0
 8009296:	4630      	mov	r0, r6
 8009298:	4639      	mov	r1, r7
 800929a:	f7f7 fb95 	bl	80009c8 <__aeabi_dcmpeq>
 800929e:	2800      	cmp	r0, #0
 80092a0:	d0f3      	beq.n	800928a <pow+0x96>
 80092a2:	4640      	mov	r0, r8
 80092a4:	4649      	mov	r1, r9
 80092a6:	f000 f831 	bl	800930c <finite>
 80092aa:	2800      	cmp	r0, #0
 80092ac:	d0ed      	beq.n	800928a <pow+0x96>
 80092ae:	4620      	mov	r0, r4
 80092b0:	4629      	mov	r1, r5
 80092b2:	f000 f82b 	bl	800930c <finite>
 80092b6:	e7c8      	b.n	800924a <pow+0x56>
 80092b8:	2600      	movs	r6, #0
 80092ba:	4f01      	ldr	r7, [pc, #4]	; (80092c0 <pow+0xcc>)
 80092bc:	e7e5      	b.n	800928a <pow+0x96>
 80092be:	bf00      	nop
 80092c0:	3ff00000 	.word	0x3ff00000

080092c4 <sqrt>:
 80092c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c6:	4606      	mov	r6, r0
 80092c8:	460f      	mov	r7, r1
 80092ca:	f000 f825 	bl	8009318 <__ieee754_sqrt>
 80092ce:	4632      	mov	r2, r6
 80092d0:	4604      	mov	r4, r0
 80092d2:	460d      	mov	r5, r1
 80092d4:	463b      	mov	r3, r7
 80092d6:	4630      	mov	r0, r6
 80092d8:	4639      	mov	r1, r7
 80092da:	f7f7 fba7 	bl	8000a2c <__aeabi_dcmpun>
 80092de:	b990      	cbnz	r0, 8009306 <sqrt+0x42>
 80092e0:	2200      	movs	r2, #0
 80092e2:	2300      	movs	r3, #0
 80092e4:	4630      	mov	r0, r6
 80092e6:	4639      	mov	r1, r7
 80092e8:	f7f7 fb78 	bl	80009dc <__aeabi_dcmplt>
 80092ec:	b158      	cbz	r0, 8009306 <sqrt+0x42>
 80092ee:	f7fc fbaf 	bl	8005a50 <__errno>
 80092f2:	2321      	movs	r3, #33	; 0x21
 80092f4:	2200      	movs	r2, #0
 80092f6:	6003      	str	r3, [r0, #0]
 80092f8:	2300      	movs	r3, #0
 80092fa:	4610      	mov	r0, r2
 80092fc:	4619      	mov	r1, r3
 80092fe:	f7f7 fa25 	bl	800074c <__aeabi_ddiv>
 8009302:	4604      	mov	r4, r0
 8009304:	460d      	mov	r5, r1
 8009306:	4620      	mov	r0, r4
 8009308:	4629      	mov	r1, r5
 800930a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800930c <finite>:
 800930c:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8009310:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009314:	0fc0      	lsrs	r0, r0, #31
 8009316:	4770      	bx	lr

08009318 <__ieee754_sqrt>:
 8009318:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80094bc <__ieee754_sqrt+0x1a4>
 800931c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009320:	ea3c 0c01 	bics.w	ip, ip, r1
 8009324:	460b      	mov	r3, r1
 8009326:	4606      	mov	r6, r0
 8009328:	460d      	mov	r5, r1
 800932a:	460a      	mov	r2, r1
 800932c:	4604      	mov	r4, r0
 800932e:	d10e      	bne.n	800934e <__ieee754_sqrt+0x36>
 8009330:	4602      	mov	r2, r0
 8009332:	f7f7 f8e1 	bl	80004f8 <__aeabi_dmul>
 8009336:	4602      	mov	r2, r0
 8009338:	460b      	mov	r3, r1
 800933a:	4630      	mov	r0, r6
 800933c:	4629      	mov	r1, r5
 800933e:	f7f6 ff25 	bl	800018c <__adddf3>
 8009342:	4606      	mov	r6, r0
 8009344:	460d      	mov	r5, r1
 8009346:	4630      	mov	r0, r6
 8009348:	4629      	mov	r1, r5
 800934a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934e:	2900      	cmp	r1, #0
 8009350:	dc0d      	bgt.n	800936e <__ieee754_sqrt+0x56>
 8009352:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8009356:	ea5c 0c00 	orrs.w	ip, ip, r0
 800935a:	d0f4      	beq.n	8009346 <__ieee754_sqrt+0x2e>
 800935c:	b139      	cbz	r1, 800936e <__ieee754_sqrt+0x56>
 800935e:	4602      	mov	r2, r0
 8009360:	f7f6 ff12 	bl	8000188 <__aeabi_dsub>
 8009364:	4602      	mov	r2, r0
 8009366:	460b      	mov	r3, r1
 8009368:	f7f7 f9f0 	bl	800074c <__aeabi_ddiv>
 800936c:	e7e9      	b.n	8009342 <__ieee754_sqrt+0x2a>
 800936e:	1512      	asrs	r2, r2, #20
 8009370:	f000 8089 	beq.w	8009486 <__ieee754_sqrt+0x16e>
 8009374:	2500      	movs	r5, #0
 8009376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800937a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800937e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009382:	07d2      	lsls	r2, r2, #31
 8009384:	bf5c      	itt	pl
 8009386:	005b      	lslpl	r3, r3, #1
 8009388:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800938c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009390:	bf58      	it	pl
 8009392:	0064      	lslpl	r4, r4, #1
 8009394:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8009398:	0062      	lsls	r2, r4, #1
 800939a:	2016      	movs	r0, #22
 800939c:	4629      	mov	r1, r5
 800939e:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 80093a2:	1076      	asrs	r6, r6, #1
 80093a4:	190f      	adds	r7, r1, r4
 80093a6:	429f      	cmp	r7, r3
 80093a8:	bfde      	ittt	le
 80093aa:	1bdb      	suble	r3, r3, r7
 80093ac:	1939      	addle	r1, r7, r4
 80093ae:	192d      	addle	r5, r5, r4
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	3801      	subs	r0, #1
 80093b4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80093b8:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80093bc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80093c0:	d1f0      	bne.n	80093a4 <__ieee754_sqrt+0x8c>
 80093c2:	4604      	mov	r4, r0
 80093c4:	2720      	movs	r7, #32
 80093c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80093ca:	428b      	cmp	r3, r1
 80093cc:	eb0c 0e00 	add.w	lr, ip, r0
 80093d0:	dc02      	bgt.n	80093d8 <__ieee754_sqrt+0xc0>
 80093d2:	d113      	bne.n	80093fc <__ieee754_sqrt+0xe4>
 80093d4:	4596      	cmp	lr, r2
 80093d6:	d811      	bhi.n	80093fc <__ieee754_sqrt+0xe4>
 80093d8:	f1be 0f00 	cmp.w	lr, #0
 80093dc:	eb0e 000c 	add.w	r0, lr, ip
 80093e0:	da56      	bge.n	8009490 <__ieee754_sqrt+0x178>
 80093e2:	2800      	cmp	r0, #0
 80093e4:	db54      	blt.n	8009490 <__ieee754_sqrt+0x178>
 80093e6:	f101 0801 	add.w	r8, r1, #1
 80093ea:	1a5b      	subs	r3, r3, r1
 80093ec:	4641      	mov	r1, r8
 80093ee:	4596      	cmp	lr, r2
 80093f0:	bf88      	it	hi
 80093f2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80093f6:	eba2 020e 	sub.w	r2, r2, lr
 80093fa:	4464      	add	r4, ip
 80093fc:	005b      	lsls	r3, r3, #1
 80093fe:	3f01      	subs	r7, #1
 8009400:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009404:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009408:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800940c:	d1dd      	bne.n	80093ca <__ieee754_sqrt+0xb2>
 800940e:	4313      	orrs	r3, r2
 8009410:	d01b      	beq.n	800944a <__ieee754_sqrt+0x132>
 8009412:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80094c0 <__ieee754_sqrt+0x1a8>
 8009416:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80094c4 <__ieee754_sqrt+0x1ac>
 800941a:	e9da 0100 	ldrd	r0, r1, [sl]
 800941e:	e9db 2300 	ldrd	r2, r3, [fp]
 8009422:	f7f6 feb1 	bl	8000188 <__aeabi_dsub>
 8009426:	e9da 8900 	ldrd	r8, r9, [sl]
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	4640      	mov	r0, r8
 8009430:	4649      	mov	r1, r9
 8009432:	f7f7 fadd 	bl	80009f0 <__aeabi_dcmple>
 8009436:	b140      	cbz	r0, 800944a <__ieee754_sqrt+0x132>
 8009438:	e9da 0100 	ldrd	r0, r1, [sl]
 800943c:	e9db 2300 	ldrd	r2, r3, [fp]
 8009440:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009444:	d126      	bne.n	8009494 <__ieee754_sqrt+0x17c>
 8009446:	463c      	mov	r4, r7
 8009448:	3501      	adds	r5, #1
 800944a:	106b      	asrs	r3, r5, #1
 800944c:	0864      	lsrs	r4, r4, #1
 800944e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009452:	07ea      	lsls	r2, r5, #31
 8009454:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009458:	bf48      	it	mi
 800945a:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800945e:	4620      	mov	r0, r4
 8009460:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8009464:	e76d      	b.n	8009342 <__ieee754_sqrt+0x2a>
 8009466:	0ae3      	lsrs	r3, r4, #11
 8009468:	3915      	subs	r1, #21
 800946a:	0564      	lsls	r4, r4, #21
 800946c:	2b00      	cmp	r3, #0
 800946e:	d0fa      	beq.n	8009466 <__ieee754_sqrt+0x14e>
 8009470:	02d8      	lsls	r0, r3, #11
 8009472:	d50a      	bpl.n	800948a <__ieee754_sqrt+0x172>
 8009474:	f1c2 0020 	rsb	r0, r2, #32
 8009478:	fa24 f000 	lsr.w	r0, r4, r0
 800947c:	1e55      	subs	r5, r2, #1
 800947e:	4094      	lsls	r4, r2
 8009480:	4303      	orrs	r3, r0
 8009482:	1b4a      	subs	r2, r1, r5
 8009484:	e776      	b.n	8009374 <__ieee754_sqrt+0x5c>
 8009486:	4611      	mov	r1, r2
 8009488:	e7f0      	b.n	800946c <__ieee754_sqrt+0x154>
 800948a:	005b      	lsls	r3, r3, #1
 800948c:	3201      	adds	r2, #1
 800948e:	e7ef      	b.n	8009470 <__ieee754_sqrt+0x158>
 8009490:	4688      	mov	r8, r1
 8009492:	e7aa      	b.n	80093ea <__ieee754_sqrt+0xd2>
 8009494:	f7f6 fe7a 	bl	800018c <__adddf3>
 8009498:	e9da 8900 	ldrd	r8, r9, [sl]
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	4640      	mov	r0, r8
 80094a2:	4649      	mov	r1, r9
 80094a4:	f7f7 fa9a 	bl	80009dc <__aeabi_dcmplt>
 80094a8:	b120      	cbz	r0, 80094b4 <__ieee754_sqrt+0x19c>
 80094aa:	1ca1      	adds	r1, r4, #2
 80094ac:	bf08      	it	eq
 80094ae:	3501      	addeq	r5, #1
 80094b0:	3402      	adds	r4, #2
 80094b2:	e7ca      	b.n	800944a <__ieee754_sqrt+0x132>
 80094b4:	3401      	adds	r4, #1
 80094b6:	f024 0401 	bic.w	r4, r4, #1
 80094ba:	e7c6      	b.n	800944a <__ieee754_sqrt+0x132>
 80094bc:	7ff00000 	.word	0x7ff00000
 80094c0:	200001f0 	.word	0x200001f0
 80094c4:	200001f8 	.word	0x200001f8

080094c8 <floor>:
 80094c8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80094cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094d0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80094d4:	2e13      	cmp	r6, #19
 80094d6:	460b      	mov	r3, r1
 80094d8:	4607      	mov	r7, r0
 80094da:	460c      	mov	r4, r1
 80094dc:	4605      	mov	r5, r0
 80094de:	dc32      	bgt.n	8009546 <floor+0x7e>
 80094e0:	2e00      	cmp	r6, #0
 80094e2:	da14      	bge.n	800950e <floor+0x46>
 80094e4:	a334      	add	r3, pc, #208	; (adr r3, 80095b8 <floor+0xf0>)
 80094e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ea:	f7f6 fe4f 	bl	800018c <__adddf3>
 80094ee:	2200      	movs	r2, #0
 80094f0:	2300      	movs	r3, #0
 80094f2:	f7f7 fa91 	bl	8000a18 <__aeabi_dcmpgt>
 80094f6:	b138      	cbz	r0, 8009508 <floor+0x40>
 80094f8:	2c00      	cmp	r4, #0
 80094fa:	da56      	bge.n	80095aa <floor+0xe2>
 80094fc:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8009500:	4325      	orrs	r5, r4
 8009502:	d055      	beq.n	80095b0 <floor+0xe8>
 8009504:	2500      	movs	r5, #0
 8009506:	4c2e      	ldr	r4, [pc, #184]	; (80095c0 <floor+0xf8>)
 8009508:	4623      	mov	r3, r4
 800950a:	462f      	mov	r7, r5
 800950c:	e025      	b.n	800955a <floor+0x92>
 800950e:	4a2d      	ldr	r2, [pc, #180]	; (80095c4 <floor+0xfc>)
 8009510:	fa42 f806 	asr.w	r8, r2, r6
 8009514:	ea01 0208 	and.w	r2, r1, r8
 8009518:	4302      	orrs	r2, r0
 800951a:	d01e      	beq.n	800955a <floor+0x92>
 800951c:	a326      	add	r3, pc, #152	; (adr r3, 80095b8 <floor+0xf0>)
 800951e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009522:	f7f6 fe33 	bl	800018c <__adddf3>
 8009526:	2200      	movs	r2, #0
 8009528:	2300      	movs	r3, #0
 800952a:	f7f7 fa75 	bl	8000a18 <__aeabi_dcmpgt>
 800952e:	2800      	cmp	r0, #0
 8009530:	d0ea      	beq.n	8009508 <floor+0x40>
 8009532:	2c00      	cmp	r4, #0
 8009534:	bfbe      	ittt	lt
 8009536:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800953a:	4133      	asrlt	r3, r6
 800953c:	18e4      	addlt	r4, r4, r3
 800953e:	2500      	movs	r5, #0
 8009540:	ea24 0408 	bic.w	r4, r4, r8
 8009544:	e7e0      	b.n	8009508 <floor+0x40>
 8009546:	2e33      	cmp	r6, #51	; 0x33
 8009548:	dd0b      	ble.n	8009562 <floor+0x9a>
 800954a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800954e:	d104      	bne.n	800955a <floor+0x92>
 8009550:	4602      	mov	r2, r0
 8009552:	f7f6 fe1b 	bl	800018c <__adddf3>
 8009556:	4607      	mov	r7, r0
 8009558:	460b      	mov	r3, r1
 800955a:	4638      	mov	r0, r7
 800955c:	4619      	mov	r1, r3
 800955e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009562:	f04f 38ff 	mov.w	r8, #4294967295
 8009566:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800956a:	fa28 f802 	lsr.w	r8, r8, r2
 800956e:	ea10 0f08 	tst.w	r0, r8
 8009572:	d0f2      	beq.n	800955a <floor+0x92>
 8009574:	a310      	add	r3, pc, #64	; (adr r3, 80095b8 <floor+0xf0>)
 8009576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957a:	f7f6 fe07 	bl	800018c <__adddf3>
 800957e:	2200      	movs	r2, #0
 8009580:	2300      	movs	r3, #0
 8009582:	f7f7 fa49 	bl	8000a18 <__aeabi_dcmpgt>
 8009586:	2800      	cmp	r0, #0
 8009588:	d0be      	beq.n	8009508 <floor+0x40>
 800958a:	2c00      	cmp	r4, #0
 800958c:	da0a      	bge.n	80095a4 <floor+0xdc>
 800958e:	2e14      	cmp	r6, #20
 8009590:	d101      	bne.n	8009596 <floor+0xce>
 8009592:	3401      	adds	r4, #1
 8009594:	e006      	b.n	80095a4 <floor+0xdc>
 8009596:	2301      	movs	r3, #1
 8009598:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800959c:	40b3      	lsls	r3, r6
 800959e:	441d      	add	r5, r3
 80095a0:	42af      	cmp	r7, r5
 80095a2:	d8f6      	bhi.n	8009592 <floor+0xca>
 80095a4:	ea25 0508 	bic.w	r5, r5, r8
 80095a8:	e7ae      	b.n	8009508 <floor+0x40>
 80095aa:	2500      	movs	r5, #0
 80095ac:	462c      	mov	r4, r5
 80095ae:	e7ab      	b.n	8009508 <floor+0x40>
 80095b0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80095b4:	e7a8      	b.n	8009508 <floor+0x40>
 80095b6:	bf00      	nop
 80095b8:	8800759c 	.word	0x8800759c
 80095bc:	7e37e43c 	.word	0x7e37e43c
 80095c0:	bff00000 	.word	0xbff00000
 80095c4:	000fffff 	.word	0x000fffff

080095c8 <__ieee754_pow>:
 80095c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095cc:	b093      	sub	sp, #76	; 0x4c
 80095ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095d2:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 80095d6:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80095da:	4689      	mov	r9, r1
 80095dc:	ea56 0102 	orrs.w	r1, r6, r2
 80095e0:	4680      	mov	r8, r0
 80095e2:	d111      	bne.n	8009608 <__ieee754_pow+0x40>
 80095e4:	1803      	adds	r3, r0, r0
 80095e6:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 80095ea:	4152      	adcs	r2, r2
 80095ec:	4299      	cmp	r1, r3
 80095ee:	4b82      	ldr	r3, [pc, #520]	; (80097f8 <__ieee754_pow+0x230>)
 80095f0:	4193      	sbcs	r3, r2
 80095f2:	f080 84ba 	bcs.w	8009f6a <__ieee754_pow+0x9a2>
 80095f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095fa:	4640      	mov	r0, r8
 80095fc:	4649      	mov	r1, r9
 80095fe:	f7f6 fdc5 	bl	800018c <__adddf3>
 8009602:	4683      	mov	fp, r0
 8009604:	468c      	mov	ip, r1
 8009606:	e06f      	b.n	80096e8 <__ieee754_pow+0x120>
 8009608:	4b7c      	ldr	r3, [pc, #496]	; (80097fc <__ieee754_pow+0x234>)
 800960a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800960e:	429c      	cmp	r4, r3
 8009610:	464d      	mov	r5, r9
 8009612:	4682      	mov	sl, r0
 8009614:	dc06      	bgt.n	8009624 <__ieee754_pow+0x5c>
 8009616:	d101      	bne.n	800961c <__ieee754_pow+0x54>
 8009618:	2800      	cmp	r0, #0
 800961a:	d1ec      	bne.n	80095f6 <__ieee754_pow+0x2e>
 800961c:	429e      	cmp	r6, r3
 800961e:	dc01      	bgt.n	8009624 <__ieee754_pow+0x5c>
 8009620:	d10f      	bne.n	8009642 <__ieee754_pow+0x7a>
 8009622:	b172      	cbz	r2, 8009642 <__ieee754_pow+0x7a>
 8009624:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009628:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800962c:	ea55 050a 	orrs.w	r5, r5, sl
 8009630:	d1e1      	bne.n	80095f6 <__ieee754_pow+0x2e>
 8009632:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009636:	18db      	adds	r3, r3, r3
 8009638:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800963c:	4152      	adcs	r2, r2
 800963e:	429d      	cmp	r5, r3
 8009640:	e7d5      	b.n	80095ee <__ieee754_pow+0x26>
 8009642:	2d00      	cmp	r5, #0
 8009644:	da39      	bge.n	80096ba <__ieee754_pow+0xf2>
 8009646:	4b6e      	ldr	r3, [pc, #440]	; (8009800 <__ieee754_pow+0x238>)
 8009648:	429e      	cmp	r6, r3
 800964a:	dc52      	bgt.n	80096f2 <__ieee754_pow+0x12a>
 800964c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009650:	429e      	cmp	r6, r3
 8009652:	f340 849d 	ble.w	8009f90 <__ieee754_pow+0x9c8>
 8009656:	1533      	asrs	r3, r6, #20
 8009658:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800965c:	2b14      	cmp	r3, #20
 800965e:	dd0f      	ble.n	8009680 <__ieee754_pow+0xb8>
 8009660:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009664:	fa22 f103 	lsr.w	r1, r2, r3
 8009668:	fa01 f303 	lsl.w	r3, r1, r3
 800966c:	4293      	cmp	r3, r2
 800966e:	f040 848f 	bne.w	8009f90 <__ieee754_pow+0x9c8>
 8009672:	f001 0101 	and.w	r1, r1, #1
 8009676:	f1c1 0302 	rsb	r3, r1, #2
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	b182      	cbz	r2, 80096a0 <__ieee754_pow+0xd8>
 800967e:	e05d      	b.n	800973c <__ieee754_pow+0x174>
 8009680:	2a00      	cmp	r2, #0
 8009682:	d159      	bne.n	8009738 <__ieee754_pow+0x170>
 8009684:	f1c3 0314 	rsb	r3, r3, #20
 8009688:	fa46 f103 	asr.w	r1, r6, r3
 800968c:	fa01 f303 	lsl.w	r3, r1, r3
 8009690:	42b3      	cmp	r3, r6
 8009692:	f040 847a 	bne.w	8009f8a <__ieee754_pow+0x9c2>
 8009696:	f001 0101 	and.w	r1, r1, #1
 800969a:	f1c1 0302 	rsb	r3, r1, #2
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	4b58      	ldr	r3, [pc, #352]	; (8009804 <__ieee754_pow+0x23c>)
 80096a2:	429e      	cmp	r6, r3
 80096a4:	d132      	bne.n	800970c <__ieee754_pow+0x144>
 80096a6:	2f00      	cmp	r7, #0
 80096a8:	f280 846b 	bge.w	8009f82 <__ieee754_pow+0x9ba>
 80096ac:	4642      	mov	r2, r8
 80096ae:	464b      	mov	r3, r9
 80096b0:	2000      	movs	r0, #0
 80096b2:	4954      	ldr	r1, [pc, #336]	; (8009804 <__ieee754_pow+0x23c>)
 80096b4:	f7f7 f84a 	bl	800074c <__aeabi_ddiv>
 80096b8:	e7a3      	b.n	8009602 <__ieee754_pow+0x3a>
 80096ba:	2300      	movs	r3, #0
 80096bc:	9300      	str	r3, [sp, #0]
 80096be:	2a00      	cmp	r2, #0
 80096c0:	d13c      	bne.n	800973c <__ieee754_pow+0x174>
 80096c2:	4b4e      	ldr	r3, [pc, #312]	; (80097fc <__ieee754_pow+0x234>)
 80096c4:	429e      	cmp	r6, r3
 80096c6:	d1eb      	bne.n	80096a0 <__ieee754_pow+0xd8>
 80096c8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80096cc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80096d0:	ea53 030a 	orrs.w	r3, r3, sl
 80096d4:	f000 8449 	beq.w	8009f6a <__ieee754_pow+0x9a2>
 80096d8:	4b4b      	ldr	r3, [pc, #300]	; (8009808 <__ieee754_pow+0x240>)
 80096da:	429c      	cmp	r4, r3
 80096dc:	dd0b      	ble.n	80096f6 <__ieee754_pow+0x12e>
 80096de:	2f00      	cmp	r7, #0
 80096e0:	f2c0 8449 	blt.w	8009f76 <__ieee754_pow+0x9ae>
 80096e4:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80096e8:	4658      	mov	r0, fp
 80096ea:	4661      	mov	r1, ip
 80096ec:	b013      	add	sp, #76	; 0x4c
 80096ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	2302      	movs	r3, #2
 80096f4:	e7e2      	b.n	80096bc <__ieee754_pow+0xf4>
 80096f6:	2f00      	cmp	r7, #0
 80096f8:	f04f 0b00 	mov.w	fp, #0
 80096fc:	f04f 0c00 	mov.w	ip, #0
 8009700:	daf2      	bge.n	80096e8 <__ieee754_pow+0x120>
 8009702:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8009706:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800970a:	e7ed      	b.n	80096e8 <__ieee754_pow+0x120>
 800970c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8009710:	d106      	bne.n	8009720 <__ieee754_pow+0x158>
 8009712:	4642      	mov	r2, r8
 8009714:	464b      	mov	r3, r9
 8009716:	4640      	mov	r0, r8
 8009718:	4649      	mov	r1, r9
 800971a:	f7f6 feed 	bl	80004f8 <__aeabi_dmul>
 800971e:	e770      	b.n	8009602 <__ieee754_pow+0x3a>
 8009720:	4b3a      	ldr	r3, [pc, #232]	; (800980c <__ieee754_pow+0x244>)
 8009722:	429f      	cmp	r7, r3
 8009724:	d10a      	bne.n	800973c <__ieee754_pow+0x174>
 8009726:	2d00      	cmp	r5, #0
 8009728:	db08      	blt.n	800973c <__ieee754_pow+0x174>
 800972a:	4640      	mov	r0, r8
 800972c:	4649      	mov	r1, r9
 800972e:	b013      	add	sp, #76	; 0x4c
 8009730:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	f7ff bdf0 	b.w	8009318 <__ieee754_sqrt>
 8009738:	2300      	movs	r3, #0
 800973a:	9300      	str	r3, [sp, #0]
 800973c:	4640      	mov	r0, r8
 800973e:	4649      	mov	r1, r9
 8009740:	f000 fc58 	bl	8009ff4 <fabs>
 8009744:	4683      	mov	fp, r0
 8009746:	468c      	mov	ip, r1
 8009748:	f1ba 0f00 	cmp.w	sl, #0
 800974c:	d128      	bne.n	80097a0 <__ieee754_pow+0x1d8>
 800974e:	b124      	cbz	r4, 800975a <__ieee754_pow+0x192>
 8009750:	4b2c      	ldr	r3, [pc, #176]	; (8009804 <__ieee754_pow+0x23c>)
 8009752:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009756:	429a      	cmp	r2, r3
 8009758:	d122      	bne.n	80097a0 <__ieee754_pow+0x1d8>
 800975a:	2f00      	cmp	r7, #0
 800975c:	da07      	bge.n	800976e <__ieee754_pow+0x1a6>
 800975e:	465a      	mov	r2, fp
 8009760:	4663      	mov	r3, ip
 8009762:	2000      	movs	r0, #0
 8009764:	4927      	ldr	r1, [pc, #156]	; (8009804 <__ieee754_pow+0x23c>)
 8009766:	f7f6 fff1 	bl	800074c <__aeabi_ddiv>
 800976a:	4683      	mov	fp, r0
 800976c:	468c      	mov	ip, r1
 800976e:	2d00      	cmp	r5, #0
 8009770:	daba      	bge.n	80096e8 <__ieee754_pow+0x120>
 8009772:	9b00      	ldr	r3, [sp, #0]
 8009774:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009778:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800977c:	431c      	orrs	r4, r3
 800977e:	d108      	bne.n	8009792 <__ieee754_pow+0x1ca>
 8009780:	465a      	mov	r2, fp
 8009782:	4663      	mov	r3, ip
 8009784:	4658      	mov	r0, fp
 8009786:	4661      	mov	r1, ip
 8009788:	f7f6 fcfe 	bl	8000188 <__aeabi_dsub>
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	e790      	b.n	80096b4 <__ieee754_pow+0xec>
 8009792:	9b00      	ldr	r3, [sp, #0]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d1a7      	bne.n	80096e8 <__ieee754_pow+0x120>
 8009798:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800979c:	469c      	mov	ip, r3
 800979e:	e7a3      	b.n	80096e8 <__ieee754_pow+0x120>
 80097a0:	0feb      	lsrs	r3, r5, #31
 80097a2:	3b01      	subs	r3, #1
 80097a4:	930c      	str	r3, [sp, #48]	; 0x30
 80097a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097a8:	9b00      	ldr	r3, [sp, #0]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	d104      	bne.n	80097b8 <__ieee754_pow+0x1f0>
 80097ae:	4642      	mov	r2, r8
 80097b0:	464b      	mov	r3, r9
 80097b2:	4640      	mov	r0, r8
 80097b4:	4649      	mov	r1, r9
 80097b6:	e7e7      	b.n	8009788 <__ieee754_pow+0x1c0>
 80097b8:	4b15      	ldr	r3, [pc, #84]	; (8009810 <__ieee754_pow+0x248>)
 80097ba:	429e      	cmp	r6, r3
 80097bc:	f340 80f6 	ble.w	80099ac <__ieee754_pow+0x3e4>
 80097c0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80097c4:	429e      	cmp	r6, r3
 80097c6:	4b10      	ldr	r3, [pc, #64]	; (8009808 <__ieee754_pow+0x240>)
 80097c8:	dd09      	ble.n	80097de <__ieee754_pow+0x216>
 80097ca:	429c      	cmp	r4, r3
 80097cc:	dc0c      	bgt.n	80097e8 <__ieee754_pow+0x220>
 80097ce:	2f00      	cmp	r7, #0
 80097d0:	da0c      	bge.n	80097ec <__ieee754_pow+0x224>
 80097d2:	2000      	movs	r0, #0
 80097d4:	b013      	add	sp, #76	; 0x4c
 80097d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097da:	f000 bcb2 	b.w	800a142 <__math_oflow>
 80097de:	429c      	cmp	r4, r3
 80097e0:	dbf5      	blt.n	80097ce <__ieee754_pow+0x206>
 80097e2:	4b08      	ldr	r3, [pc, #32]	; (8009804 <__ieee754_pow+0x23c>)
 80097e4:	429c      	cmp	r4, r3
 80097e6:	dd15      	ble.n	8009814 <__ieee754_pow+0x24c>
 80097e8:	2f00      	cmp	r7, #0
 80097ea:	dcf2      	bgt.n	80097d2 <__ieee754_pow+0x20a>
 80097ec:	2000      	movs	r0, #0
 80097ee:	b013      	add	sp, #76	; 0x4c
 80097f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f4:	f000 bca0 	b.w	800a138 <__math_uflow>
 80097f8:	fff00000 	.word	0xfff00000
 80097fc:	7ff00000 	.word	0x7ff00000
 8009800:	433fffff 	.word	0x433fffff
 8009804:	3ff00000 	.word	0x3ff00000
 8009808:	3fefffff 	.word	0x3fefffff
 800980c:	3fe00000 	.word	0x3fe00000
 8009810:	41e00000 	.word	0x41e00000
 8009814:	4661      	mov	r1, ip
 8009816:	2200      	movs	r2, #0
 8009818:	4658      	mov	r0, fp
 800981a:	4b5f      	ldr	r3, [pc, #380]	; (8009998 <__ieee754_pow+0x3d0>)
 800981c:	f7f6 fcb4 	bl	8000188 <__aeabi_dsub>
 8009820:	a355      	add	r3, pc, #340	; (adr r3, 8009978 <__ieee754_pow+0x3b0>)
 8009822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009826:	4604      	mov	r4, r0
 8009828:	460d      	mov	r5, r1
 800982a:	f7f6 fe65 	bl	80004f8 <__aeabi_dmul>
 800982e:	a354      	add	r3, pc, #336	; (adr r3, 8009980 <__ieee754_pow+0x3b8>)
 8009830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009834:	4606      	mov	r6, r0
 8009836:	460f      	mov	r7, r1
 8009838:	4620      	mov	r0, r4
 800983a:	4629      	mov	r1, r5
 800983c:	f7f6 fe5c 	bl	80004f8 <__aeabi_dmul>
 8009840:	2200      	movs	r2, #0
 8009842:	4682      	mov	sl, r0
 8009844:	468b      	mov	fp, r1
 8009846:	4620      	mov	r0, r4
 8009848:	4629      	mov	r1, r5
 800984a:	4b54      	ldr	r3, [pc, #336]	; (800999c <__ieee754_pow+0x3d4>)
 800984c:	f7f6 fe54 	bl	80004f8 <__aeabi_dmul>
 8009850:	4602      	mov	r2, r0
 8009852:	460b      	mov	r3, r1
 8009854:	a14c      	add	r1, pc, #304	; (adr r1, 8009988 <__ieee754_pow+0x3c0>)
 8009856:	e9d1 0100 	ldrd	r0, r1, [r1]
 800985a:	f7f6 fc95 	bl	8000188 <__aeabi_dsub>
 800985e:	4622      	mov	r2, r4
 8009860:	462b      	mov	r3, r5
 8009862:	f7f6 fe49 	bl	80004f8 <__aeabi_dmul>
 8009866:	4602      	mov	r2, r0
 8009868:	460b      	mov	r3, r1
 800986a:	2000      	movs	r0, #0
 800986c:	494c      	ldr	r1, [pc, #304]	; (80099a0 <__ieee754_pow+0x3d8>)
 800986e:	f7f6 fc8b 	bl	8000188 <__aeabi_dsub>
 8009872:	4622      	mov	r2, r4
 8009874:	462b      	mov	r3, r5
 8009876:	4680      	mov	r8, r0
 8009878:	4689      	mov	r9, r1
 800987a:	4620      	mov	r0, r4
 800987c:	4629      	mov	r1, r5
 800987e:	f7f6 fe3b 	bl	80004f8 <__aeabi_dmul>
 8009882:	4602      	mov	r2, r0
 8009884:	460b      	mov	r3, r1
 8009886:	4640      	mov	r0, r8
 8009888:	4649      	mov	r1, r9
 800988a:	f7f6 fe35 	bl	80004f8 <__aeabi_dmul>
 800988e:	a340      	add	r3, pc, #256	; (adr r3, 8009990 <__ieee754_pow+0x3c8>)
 8009890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009894:	f7f6 fe30 	bl	80004f8 <__aeabi_dmul>
 8009898:	4602      	mov	r2, r0
 800989a:	460b      	mov	r3, r1
 800989c:	4650      	mov	r0, sl
 800989e:	4659      	mov	r1, fp
 80098a0:	f7f6 fc72 	bl	8000188 <__aeabi_dsub>
 80098a4:	4602      	mov	r2, r0
 80098a6:	460b      	mov	r3, r1
 80098a8:	4604      	mov	r4, r0
 80098aa:	460d      	mov	r5, r1
 80098ac:	4630      	mov	r0, r6
 80098ae:	4639      	mov	r1, r7
 80098b0:	f7f6 fc6c 	bl	800018c <__adddf3>
 80098b4:	2000      	movs	r0, #0
 80098b6:	4632      	mov	r2, r6
 80098b8:	463b      	mov	r3, r7
 80098ba:	4682      	mov	sl, r0
 80098bc:	468b      	mov	fp, r1
 80098be:	f7f6 fc63 	bl	8000188 <__aeabi_dsub>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	4620      	mov	r0, r4
 80098c8:	4629      	mov	r1, r5
 80098ca:	f7f6 fc5d 	bl	8000188 <__aeabi_dsub>
 80098ce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80098d2:	9b00      	ldr	r3, [sp, #0]
 80098d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80098d6:	3b01      	subs	r3, #1
 80098d8:	4313      	orrs	r3, r2
 80098da:	f04f 0600 	mov.w	r6, #0
 80098de:	f04f 0200 	mov.w	r2, #0
 80098e2:	bf0c      	ite	eq
 80098e4:	4b2f      	ldreq	r3, [pc, #188]	; (80099a4 <__ieee754_pow+0x3dc>)
 80098e6:	4b2c      	ldrne	r3, [pc, #176]	; (8009998 <__ieee754_pow+0x3d0>)
 80098e8:	4604      	mov	r4, r0
 80098ea:	460d      	mov	r5, r1
 80098ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098f0:	e9cd 2300 	strd	r2, r3, [sp]
 80098f4:	4632      	mov	r2, r6
 80098f6:	463b      	mov	r3, r7
 80098f8:	f7f6 fc46 	bl	8000188 <__aeabi_dsub>
 80098fc:	4652      	mov	r2, sl
 80098fe:	465b      	mov	r3, fp
 8009900:	f7f6 fdfa 	bl	80004f8 <__aeabi_dmul>
 8009904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009908:	4680      	mov	r8, r0
 800990a:	4689      	mov	r9, r1
 800990c:	4620      	mov	r0, r4
 800990e:	4629      	mov	r1, r5
 8009910:	f7f6 fdf2 	bl	80004f8 <__aeabi_dmul>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4640      	mov	r0, r8
 800991a:	4649      	mov	r1, r9
 800991c:	f7f6 fc36 	bl	800018c <__adddf3>
 8009920:	4632      	mov	r2, r6
 8009922:	463b      	mov	r3, r7
 8009924:	4680      	mov	r8, r0
 8009926:	4689      	mov	r9, r1
 8009928:	4650      	mov	r0, sl
 800992a:	4659      	mov	r1, fp
 800992c:	f7f6 fde4 	bl	80004f8 <__aeabi_dmul>
 8009930:	4604      	mov	r4, r0
 8009932:	460d      	mov	r5, r1
 8009934:	460b      	mov	r3, r1
 8009936:	4602      	mov	r2, r0
 8009938:	4649      	mov	r1, r9
 800993a:	4640      	mov	r0, r8
 800993c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009940:	f7f6 fc24 	bl	800018c <__adddf3>
 8009944:	4b18      	ldr	r3, [pc, #96]	; (80099a8 <__ieee754_pow+0x3e0>)
 8009946:	4682      	mov	sl, r0
 8009948:	4299      	cmp	r1, r3
 800994a:	460f      	mov	r7, r1
 800994c:	460e      	mov	r6, r1
 800994e:	f340 82e7 	ble.w	8009f20 <__ieee754_pow+0x958>
 8009952:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009956:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800995a:	4303      	orrs	r3, r0
 800995c:	f000 81e2 	beq.w	8009d24 <__ieee754_pow+0x75c>
 8009960:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009964:	2200      	movs	r2, #0
 8009966:	2300      	movs	r3, #0
 8009968:	f7f7 f838 	bl	80009dc <__aeabi_dcmplt>
 800996c:	3800      	subs	r0, #0
 800996e:	bf18      	it	ne
 8009970:	2001      	movne	r0, #1
 8009972:	e72f      	b.n	80097d4 <__ieee754_pow+0x20c>
 8009974:	f3af 8000 	nop.w
 8009978:	60000000 	.word	0x60000000
 800997c:	3ff71547 	.word	0x3ff71547
 8009980:	f85ddf44 	.word	0xf85ddf44
 8009984:	3e54ae0b 	.word	0x3e54ae0b
 8009988:	55555555 	.word	0x55555555
 800998c:	3fd55555 	.word	0x3fd55555
 8009990:	652b82fe 	.word	0x652b82fe
 8009994:	3ff71547 	.word	0x3ff71547
 8009998:	3ff00000 	.word	0x3ff00000
 800999c:	3fd00000 	.word	0x3fd00000
 80099a0:	3fe00000 	.word	0x3fe00000
 80099a4:	bff00000 	.word	0xbff00000
 80099a8:	408fffff 	.word	0x408fffff
 80099ac:	4bd4      	ldr	r3, [pc, #848]	; (8009d00 <__ieee754_pow+0x738>)
 80099ae:	2200      	movs	r2, #0
 80099b0:	402b      	ands	r3, r5
 80099b2:	b943      	cbnz	r3, 80099c6 <__ieee754_pow+0x3fe>
 80099b4:	4658      	mov	r0, fp
 80099b6:	4661      	mov	r1, ip
 80099b8:	4bd2      	ldr	r3, [pc, #840]	; (8009d04 <__ieee754_pow+0x73c>)
 80099ba:	f7f6 fd9d 	bl	80004f8 <__aeabi_dmul>
 80099be:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80099c2:	4683      	mov	fp, r0
 80099c4:	460c      	mov	r4, r1
 80099c6:	1523      	asrs	r3, r4, #20
 80099c8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80099cc:	4413      	add	r3, r2
 80099ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80099d0:	4bcd      	ldr	r3, [pc, #820]	; (8009d08 <__ieee754_pow+0x740>)
 80099d2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80099d6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80099da:	429c      	cmp	r4, r3
 80099dc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80099e0:	dd08      	ble.n	80099f4 <__ieee754_pow+0x42c>
 80099e2:	4bca      	ldr	r3, [pc, #808]	; (8009d0c <__ieee754_pow+0x744>)
 80099e4:	429c      	cmp	r4, r3
 80099e6:	f340 8164 	ble.w	8009cb2 <__ieee754_pow+0x6ea>
 80099ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099ec:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80099f0:	3301      	adds	r3, #1
 80099f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80099f4:	2600      	movs	r6, #0
 80099f6:	00f3      	lsls	r3, r6, #3
 80099f8:	930d      	str	r3, [sp, #52]	; 0x34
 80099fa:	4bc5      	ldr	r3, [pc, #788]	; (8009d10 <__ieee754_pow+0x748>)
 80099fc:	4658      	mov	r0, fp
 80099fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009a02:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009a06:	4629      	mov	r1, r5
 8009a08:	461a      	mov	r2, r3
 8009a0a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8009a0e:	4623      	mov	r3, r4
 8009a10:	f7f6 fbba 	bl	8000188 <__aeabi_dsub>
 8009a14:	46da      	mov	sl, fp
 8009a16:	462b      	mov	r3, r5
 8009a18:	4652      	mov	r2, sl
 8009a1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009a1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a22:	f7f6 fbb3 	bl	800018c <__adddf3>
 8009a26:	4602      	mov	r2, r0
 8009a28:	460b      	mov	r3, r1
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	49b9      	ldr	r1, [pc, #740]	; (8009d14 <__ieee754_pow+0x74c>)
 8009a2e:	f7f6 fe8d 	bl	800074c <__aeabi_ddiv>
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009a3a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009a3e:	f7f6 fd5b 	bl	80004f8 <__aeabi_dmul>
 8009a42:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009a46:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8009a4a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a4e:	2300      	movs	r3, #0
 8009a50:	2200      	movs	r2, #0
 8009a52:	46ab      	mov	fp, r5
 8009a54:	106d      	asrs	r5, r5, #1
 8009a56:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009a5a:	9304      	str	r3, [sp, #16]
 8009a5c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009a60:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a64:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8009a68:	4640      	mov	r0, r8
 8009a6a:	4649      	mov	r1, r9
 8009a6c:	4614      	mov	r4, r2
 8009a6e:	461d      	mov	r5, r3
 8009a70:	f7f6 fd42 	bl	80004f8 <__aeabi_dmul>
 8009a74:	4602      	mov	r2, r0
 8009a76:	460b      	mov	r3, r1
 8009a78:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009a7c:	f7f6 fb84 	bl	8000188 <__aeabi_dsub>
 8009a80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009a84:	4606      	mov	r6, r0
 8009a86:	460f      	mov	r7, r1
 8009a88:	4620      	mov	r0, r4
 8009a8a:	4629      	mov	r1, r5
 8009a8c:	f7f6 fb7c 	bl	8000188 <__aeabi_dsub>
 8009a90:	4602      	mov	r2, r0
 8009a92:	460b      	mov	r3, r1
 8009a94:	4650      	mov	r0, sl
 8009a96:	4659      	mov	r1, fp
 8009a98:	f7f6 fb76 	bl	8000188 <__aeabi_dsub>
 8009a9c:	4642      	mov	r2, r8
 8009a9e:	464b      	mov	r3, r9
 8009aa0:	f7f6 fd2a 	bl	80004f8 <__aeabi_dmul>
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	4639      	mov	r1, r7
 8009aac:	f7f6 fb6c 	bl	8000188 <__aeabi_dsub>
 8009ab0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ab4:	f7f6 fd20 	bl	80004f8 <__aeabi_dmul>
 8009ab8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009abc:	4682      	mov	sl, r0
 8009abe:	468b      	mov	fp, r1
 8009ac0:	4610      	mov	r0, r2
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	f7f6 fd18 	bl	80004f8 <__aeabi_dmul>
 8009ac8:	a37b      	add	r3, pc, #492	; (adr r3, 8009cb8 <__ieee754_pow+0x6f0>)
 8009aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ace:	4604      	mov	r4, r0
 8009ad0:	460d      	mov	r5, r1
 8009ad2:	f7f6 fd11 	bl	80004f8 <__aeabi_dmul>
 8009ad6:	a37a      	add	r3, pc, #488	; (adr r3, 8009cc0 <__ieee754_pow+0x6f8>)
 8009ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009adc:	f7f6 fb56 	bl	800018c <__adddf3>
 8009ae0:	4622      	mov	r2, r4
 8009ae2:	462b      	mov	r3, r5
 8009ae4:	f7f6 fd08 	bl	80004f8 <__aeabi_dmul>
 8009ae8:	a377      	add	r3, pc, #476	; (adr r3, 8009cc8 <__ieee754_pow+0x700>)
 8009aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aee:	f7f6 fb4d 	bl	800018c <__adddf3>
 8009af2:	4622      	mov	r2, r4
 8009af4:	462b      	mov	r3, r5
 8009af6:	f7f6 fcff 	bl	80004f8 <__aeabi_dmul>
 8009afa:	a375      	add	r3, pc, #468	; (adr r3, 8009cd0 <__ieee754_pow+0x708>)
 8009afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b00:	f7f6 fb44 	bl	800018c <__adddf3>
 8009b04:	4622      	mov	r2, r4
 8009b06:	462b      	mov	r3, r5
 8009b08:	f7f6 fcf6 	bl	80004f8 <__aeabi_dmul>
 8009b0c:	a372      	add	r3, pc, #456	; (adr r3, 8009cd8 <__ieee754_pow+0x710>)
 8009b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b12:	f7f6 fb3b 	bl	800018c <__adddf3>
 8009b16:	4622      	mov	r2, r4
 8009b18:	462b      	mov	r3, r5
 8009b1a:	f7f6 fced 	bl	80004f8 <__aeabi_dmul>
 8009b1e:	a370      	add	r3, pc, #448	; (adr r3, 8009ce0 <__ieee754_pow+0x718>)
 8009b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b24:	f7f6 fb32 	bl	800018c <__adddf3>
 8009b28:	4622      	mov	r2, r4
 8009b2a:	4606      	mov	r6, r0
 8009b2c:	460f      	mov	r7, r1
 8009b2e:	462b      	mov	r3, r5
 8009b30:	4620      	mov	r0, r4
 8009b32:	4629      	mov	r1, r5
 8009b34:	f7f6 fce0 	bl	80004f8 <__aeabi_dmul>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	4639      	mov	r1, r7
 8009b40:	f7f6 fcda 	bl	80004f8 <__aeabi_dmul>
 8009b44:	4604      	mov	r4, r0
 8009b46:	460d      	mov	r5, r1
 8009b48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b4c:	4642      	mov	r2, r8
 8009b4e:	464b      	mov	r3, r9
 8009b50:	f7f6 fb1c 	bl	800018c <__adddf3>
 8009b54:	4652      	mov	r2, sl
 8009b56:	465b      	mov	r3, fp
 8009b58:	f7f6 fcce 	bl	80004f8 <__aeabi_dmul>
 8009b5c:	4622      	mov	r2, r4
 8009b5e:	462b      	mov	r3, r5
 8009b60:	f7f6 fb14 	bl	800018c <__adddf3>
 8009b64:	4642      	mov	r2, r8
 8009b66:	4606      	mov	r6, r0
 8009b68:	460f      	mov	r7, r1
 8009b6a:	464b      	mov	r3, r9
 8009b6c:	4640      	mov	r0, r8
 8009b6e:	4649      	mov	r1, r9
 8009b70:	f7f6 fcc2 	bl	80004f8 <__aeabi_dmul>
 8009b74:	4602      	mov	r2, r0
 8009b76:	460b      	mov	r3, r1
 8009b78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	4b66      	ldr	r3, [pc, #408]	; (8009d18 <__ieee754_pow+0x750>)
 8009b80:	f7f6 fb04 	bl	800018c <__adddf3>
 8009b84:	4632      	mov	r2, r6
 8009b86:	463b      	mov	r3, r7
 8009b88:	f7f6 fb00 	bl	800018c <__adddf3>
 8009b8c:	2400      	movs	r4, #0
 8009b8e:	460d      	mov	r5, r1
 8009b90:	4622      	mov	r2, r4
 8009b92:	460b      	mov	r3, r1
 8009b94:	4640      	mov	r0, r8
 8009b96:	4649      	mov	r1, r9
 8009b98:	f7f6 fcae 	bl	80004f8 <__aeabi_dmul>
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	4680      	mov	r8, r0
 8009ba0:	4689      	mov	r9, r1
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	4b5c      	ldr	r3, [pc, #368]	; (8009d18 <__ieee754_pow+0x750>)
 8009ba8:	f7f6 faee 	bl	8000188 <__aeabi_dsub>
 8009bac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009bb0:	f7f6 faea 	bl	8000188 <__aeabi_dsub>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	4630      	mov	r0, r6
 8009bba:	4639      	mov	r1, r7
 8009bbc:	f7f6 fae4 	bl	8000188 <__aeabi_dsub>
 8009bc0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bc4:	f7f6 fc98 	bl	80004f8 <__aeabi_dmul>
 8009bc8:	4622      	mov	r2, r4
 8009bca:	4606      	mov	r6, r0
 8009bcc:	460f      	mov	r7, r1
 8009bce:	462b      	mov	r3, r5
 8009bd0:	4650      	mov	r0, sl
 8009bd2:	4659      	mov	r1, fp
 8009bd4:	f7f6 fc90 	bl	80004f8 <__aeabi_dmul>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	460b      	mov	r3, r1
 8009bdc:	4630      	mov	r0, r6
 8009bde:	4639      	mov	r1, r7
 8009be0:	f7f6 fad4 	bl	800018c <__adddf3>
 8009be4:	2400      	movs	r4, #0
 8009be6:	4606      	mov	r6, r0
 8009be8:	460f      	mov	r7, r1
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	4640      	mov	r0, r8
 8009bf0:	4649      	mov	r1, r9
 8009bf2:	f7f6 facb 	bl	800018c <__adddf3>
 8009bf6:	a33c      	add	r3, pc, #240	; (adr r3, 8009ce8 <__ieee754_pow+0x720>)
 8009bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	460d      	mov	r5, r1
 8009c00:	f7f6 fc7a 	bl	80004f8 <__aeabi_dmul>
 8009c04:	4642      	mov	r2, r8
 8009c06:	464b      	mov	r3, r9
 8009c08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009c0c:	4620      	mov	r0, r4
 8009c0e:	4629      	mov	r1, r5
 8009c10:	f7f6 faba 	bl	8000188 <__aeabi_dsub>
 8009c14:	4602      	mov	r2, r0
 8009c16:	460b      	mov	r3, r1
 8009c18:	4630      	mov	r0, r6
 8009c1a:	4639      	mov	r1, r7
 8009c1c:	f7f6 fab4 	bl	8000188 <__aeabi_dsub>
 8009c20:	a333      	add	r3, pc, #204	; (adr r3, 8009cf0 <__ieee754_pow+0x728>)
 8009c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c26:	f7f6 fc67 	bl	80004f8 <__aeabi_dmul>
 8009c2a:	a333      	add	r3, pc, #204	; (adr r3, 8009cf8 <__ieee754_pow+0x730>)
 8009c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c30:	4606      	mov	r6, r0
 8009c32:	460f      	mov	r7, r1
 8009c34:	4620      	mov	r0, r4
 8009c36:	4629      	mov	r1, r5
 8009c38:	f7f6 fc5e 	bl	80004f8 <__aeabi_dmul>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	4630      	mov	r0, r6
 8009c42:	4639      	mov	r1, r7
 8009c44:	f7f6 faa2 	bl	800018c <__adddf3>
 8009c48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c4a:	4b34      	ldr	r3, [pc, #208]	; (8009d1c <__ieee754_pow+0x754>)
 8009c4c:	4413      	add	r3, r2
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	f7f6 fa9b 	bl	800018c <__adddf3>
 8009c56:	4680      	mov	r8, r0
 8009c58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009c5a:	4689      	mov	r9, r1
 8009c5c:	f7f6 fbe2 	bl	8000424 <__aeabi_i2d>
 8009c60:	4604      	mov	r4, r0
 8009c62:	460d      	mov	r5, r1
 8009c64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c6a:	4b2d      	ldr	r3, [pc, #180]	; (8009d20 <__ieee754_pow+0x758>)
 8009c6c:	4413      	add	r3, r2
 8009c6e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009c72:	4642      	mov	r2, r8
 8009c74:	464b      	mov	r3, r9
 8009c76:	f7f6 fa89 	bl	800018c <__adddf3>
 8009c7a:	4632      	mov	r2, r6
 8009c7c:	463b      	mov	r3, r7
 8009c7e:	f7f6 fa85 	bl	800018c <__adddf3>
 8009c82:	4622      	mov	r2, r4
 8009c84:	462b      	mov	r3, r5
 8009c86:	f7f6 fa81 	bl	800018c <__adddf3>
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	4622      	mov	r2, r4
 8009c8e:	462b      	mov	r3, r5
 8009c90:	4682      	mov	sl, r0
 8009c92:	468b      	mov	fp, r1
 8009c94:	f7f6 fa78 	bl	8000188 <__aeabi_dsub>
 8009c98:	4632      	mov	r2, r6
 8009c9a:	463b      	mov	r3, r7
 8009c9c:	f7f6 fa74 	bl	8000188 <__aeabi_dsub>
 8009ca0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ca4:	f7f6 fa70 	bl	8000188 <__aeabi_dsub>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	4640      	mov	r0, r8
 8009cae:	4649      	mov	r1, r9
 8009cb0:	e60b      	b.n	80098ca <__ieee754_pow+0x302>
 8009cb2:	2601      	movs	r6, #1
 8009cb4:	e69f      	b.n	80099f6 <__ieee754_pow+0x42e>
 8009cb6:	bf00      	nop
 8009cb8:	4a454eef 	.word	0x4a454eef
 8009cbc:	3fca7e28 	.word	0x3fca7e28
 8009cc0:	93c9db65 	.word	0x93c9db65
 8009cc4:	3fcd864a 	.word	0x3fcd864a
 8009cc8:	a91d4101 	.word	0xa91d4101
 8009ccc:	3fd17460 	.word	0x3fd17460
 8009cd0:	518f264d 	.word	0x518f264d
 8009cd4:	3fd55555 	.word	0x3fd55555
 8009cd8:	db6fabff 	.word	0xdb6fabff
 8009cdc:	3fdb6db6 	.word	0x3fdb6db6
 8009ce0:	33333303 	.word	0x33333303
 8009ce4:	3fe33333 	.word	0x3fe33333
 8009ce8:	e0000000 	.word	0xe0000000
 8009cec:	3feec709 	.word	0x3feec709
 8009cf0:	dc3a03fd 	.word	0xdc3a03fd
 8009cf4:	3feec709 	.word	0x3feec709
 8009cf8:	145b01f5 	.word	0x145b01f5
 8009cfc:	be3e2fe0 	.word	0xbe3e2fe0
 8009d00:	7ff00000 	.word	0x7ff00000
 8009d04:	43400000 	.word	0x43400000
 8009d08:	0003988e 	.word	0x0003988e
 8009d0c:	000bb679 	.word	0x000bb679
 8009d10:	0800bda8 	.word	0x0800bda8
 8009d14:	3ff00000 	.word	0x3ff00000
 8009d18:	40080000 	.word	0x40080000
 8009d1c:	0800bdc8 	.word	0x0800bdc8
 8009d20:	0800bdb8 	.word	0x0800bdb8
 8009d24:	a39c      	add	r3, pc, #624	; (adr r3, 8009f98 <__ieee754_pow+0x9d0>)
 8009d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2a:	4640      	mov	r0, r8
 8009d2c:	4649      	mov	r1, r9
 8009d2e:	f7f6 fa2d 	bl	800018c <__adddf3>
 8009d32:	4622      	mov	r2, r4
 8009d34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d38:	462b      	mov	r3, r5
 8009d3a:	4650      	mov	r0, sl
 8009d3c:	4639      	mov	r1, r7
 8009d3e:	f7f6 fa23 	bl	8000188 <__aeabi_dsub>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d4a:	f7f6 fe65 	bl	8000a18 <__aeabi_dcmpgt>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	f47f ae06 	bne.w	8009960 <__ieee754_pow+0x398>
 8009d54:	4aa2      	ldr	r2, [pc, #648]	; (8009fe0 <__ieee754_pow+0xa18>)
 8009d56:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	f340 8100 	ble.w	8009f60 <__ieee754_pow+0x998>
 8009d60:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009d64:	151b      	asrs	r3, r3, #20
 8009d66:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009d6a:	fa4a fa03 	asr.w	sl, sl, r3
 8009d6e:	44b2      	add	sl, r6
 8009d70:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009d74:	489b      	ldr	r0, [pc, #620]	; (8009fe4 <__ieee754_pow+0xa1c>)
 8009d76:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009d7a:	4108      	asrs	r0, r1
 8009d7c:	ea00 030a 	and.w	r3, r0, sl
 8009d80:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009d84:	f1c1 0114 	rsb	r1, r1, #20
 8009d88:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009d8c:	fa4a fa01 	asr.w	sl, sl, r1
 8009d90:	2e00      	cmp	r6, #0
 8009d92:	f04f 0200 	mov.w	r2, #0
 8009d96:	4620      	mov	r0, r4
 8009d98:	4629      	mov	r1, r5
 8009d9a:	bfb8      	it	lt
 8009d9c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009da0:	f7f6 f9f2 	bl	8000188 <__aeabi_dsub>
 8009da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009da8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dac:	2400      	movs	r4, #0
 8009dae:	4642      	mov	r2, r8
 8009db0:	464b      	mov	r3, r9
 8009db2:	f7f6 f9eb 	bl	800018c <__adddf3>
 8009db6:	a37a      	add	r3, pc, #488	; (adr r3, 8009fa0 <__ieee754_pow+0x9d8>)
 8009db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	460d      	mov	r5, r1
 8009dc0:	f7f6 fb9a 	bl	80004f8 <__aeabi_dmul>
 8009dc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009dc8:	4606      	mov	r6, r0
 8009dca:	460f      	mov	r7, r1
 8009dcc:	4620      	mov	r0, r4
 8009dce:	4629      	mov	r1, r5
 8009dd0:	f7f6 f9da 	bl	8000188 <__aeabi_dsub>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4640      	mov	r0, r8
 8009dda:	4649      	mov	r1, r9
 8009ddc:	f7f6 f9d4 	bl	8000188 <__aeabi_dsub>
 8009de0:	a371      	add	r3, pc, #452	; (adr r3, 8009fa8 <__ieee754_pow+0x9e0>)
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	f7f6 fb87 	bl	80004f8 <__aeabi_dmul>
 8009dea:	a371      	add	r3, pc, #452	; (adr r3, 8009fb0 <__ieee754_pow+0x9e8>)
 8009dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df0:	4680      	mov	r8, r0
 8009df2:	4689      	mov	r9, r1
 8009df4:	4620      	mov	r0, r4
 8009df6:	4629      	mov	r1, r5
 8009df8:	f7f6 fb7e 	bl	80004f8 <__aeabi_dmul>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	4640      	mov	r0, r8
 8009e02:	4649      	mov	r1, r9
 8009e04:	f7f6 f9c2 	bl	800018c <__adddf3>
 8009e08:	4604      	mov	r4, r0
 8009e0a:	460d      	mov	r5, r1
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4630      	mov	r0, r6
 8009e12:	4639      	mov	r1, r7
 8009e14:	f7f6 f9ba 	bl	800018c <__adddf3>
 8009e18:	4632      	mov	r2, r6
 8009e1a:	463b      	mov	r3, r7
 8009e1c:	4680      	mov	r8, r0
 8009e1e:	4689      	mov	r9, r1
 8009e20:	f7f6 f9b2 	bl	8000188 <__aeabi_dsub>
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	4620      	mov	r0, r4
 8009e2a:	4629      	mov	r1, r5
 8009e2c:	f7f6 f9ac 	bl	8000188 <__aeabi_dsub>
 8009e30:	4642      	mov	r2, r8
 8009e32:	4606      	mov	r6, r0
 8009e34:	460f      	mov	r7, r1
 8009e36:	464b      	mov	r3, r9
 8009e38:	4640      	mov	r0, r8
 8009e3a:	4649      	mov	r1, r9
 8009e3c:	f7f6 fb5c 	bl	80004f8 <__aeabi_dmul>
 8009e40:	a35d      	add	r3, pc, #372	; (adr r3, 8009fb8 <__ieee754_pow+0x9f0>)
 8009e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e46:	4604      	mov	r4, r0
 8009e48:	460d      	mov	r5, r1
 8009e4a:	f7f6 fb55 	bl	80004f8 <__aeabi_dmul>
 8009e4e:	a35c      	add	r3, pc, #368	; (adr r3, 8009fc0 <__ieee754_pow+0x9f8>)
 8009e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e54:	f7f6 f998 	bl	8000188 <__aeabi_dsub>
 8009e58:	4622      	mov	r2, r4
 8009e5a:	462b      	mov	r3, r5
 8009e5c:	f7f6 fb4c 	bl	80004f8 <__aeabi_dmul>
 8009e60:	a359      	add	r3, pc, #356	; (adr r3, 8009fc8 <__ieee754_pow+0xa00>)
 8009e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e66:	f7f6 f991 	bl	800018c <__adddf3>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	f7f6 fb43 	bl	80004f8 <__aeabi_dmul>
 8009e72:	a357      	add	r3, pc, #348	; (adr r3, 8009fd0 <__ieee754_pow+0xa08>)
 8009e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e78:	f7f6 f986 	bl	8000188 <__aeabi_dsub>
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	462b      	mov	r3, r5
 8009e80:	f7f6 fb3a 	bl	80004f8 <__aeabi_dmul>
 8009e84:	a354      	add	r3, pc, #336	; (adr r3, 8009fd8 <__ieee754_pow+0xa10>)
 8009e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8a:	f7f6 f97f 	bl	800018c <__adddf3>
 8009e8e:	4622      	mov	r2, r4
 8009e90:	462b      	mov	r3, r5
 8009e92:	f7f6 fb31 	bl	80004f8 <__aeabi_dmul>
 8009e96:	4602      	mov	r2, r0
 8009e98:	460b      	mov	r3, r1
 8009e9a:	4640      	mov	r0, r8
 8009e9c:	4649      	mov	r1, r9
 8009e9e:	f7f6 f973 	bl	8000188 <__aeabi_dsub>
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	460d      	mov	r5, r1
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	4640      	mov	r0, r8
 8009eac:	4649      	mov	r1, r9
 8009eae:	f7f6 fb23 	bl	80004f8 <__aeabi_dmul>
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009eb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	f7f6 f962 	bl	8000188 <__aeabi_dsub>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	460b      	mov	r3, r1
 8009ec8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ecc:	f7f6 fc3e 	bl	800074c <__aeabi_ddiv>
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	463b      	mov	r3, r7
 8009ed8:	4640      	mov	r0, r8
 8009eda:	4649      	mov	r1, r9
 8009edc:	f7f6 fb0c 	bl	80004f8 <__aeabi_dmul>
 8009ee0:	4632      	mov	r2, r6
 8009ee2:	463b      	mov	r3, r7
 8009ee4:	f7f6 f952 	bl	800018c <__adddf3>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	460b      	mov	r3, r1
 8009eec:	4620      	mov	r0, r4
 8009eee:	4629      	mov	r1, r5
 8009ef0:	f7f6 f94a 	bl	8000188 <__aeabi_dsub>
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	464b      	mov	r3, r9
 8009ef8:	f7f6 f946 	bl	8000188 <__aeabi_dsub>
 8009efc:	4602      	mov	r2, r0
 8009efe:	460b      	mov	r3, r1
 8009f00:	2000      	movs	r0, #0
 8009f02:	4939      	ldr	r1, [pc, #228]	; (8009fe8 <__ieee754_pow+0xa20>)
 8009f04:	f7f6 f940 	bl	8000188 <__aeabi_dsub>
 8009f08:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009f0c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009f10:	da29      	bge.n	8009f66 <__ieee754_pow+0x99e>
 8009f12:	4652      	mov	r2, sl
 8009f14:	f000 f874 	bl	800a000 <scalbn>
 8009f18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f1c:	f7ff bbfd 	b.w	800971a <__ieee754_pow+0x152>
 8009f20:	4b32      	ldr	r3, [pc, #200]	; (8009fec <__ieee754_pow+0xa24>)
 8009f22:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8009f26:	429f      	cmp	r7, r3
 8009f28:	f77f af14 	ble.w	8009d54 <__ieee754_pow+0x78c>
 8009f2c:	4b30      	ldr	r3, [pc, #192]	; (8009ff0 <__ieee754_pow+0xa28>)
 8009f2e:	440b      	add	r3, r1
 8009f30:	4303      	orrs	r3, r0
 8009f32:	d009      	beq.n	8009f48 <__ieee754_pow+0x980>
 8009f34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	f7f6 fd4e 	bl	80009dc <__aeabi_dcmplt>
 8009f40:	3800      	subs	r0, #0
 8009f42:	bf18      	it	ne
 8009f44:	2001      	movne	r0, #1
 8009f46:	e452      	b.n	80097ee <__ieee754_pow+0x226>
 8009f48:	4622      	mov	r2, r4
 8009f4a:	462b      	mov	r3, r5
 8009f4c:	f7f6 f91c 	bl	8000188 <__aeabi_dsub>
 8009f50:	4642      	mov	r2, r8
 8009f52:	464b      	mov	r3, r9
 8009f54:	f7f6 fd56 	bl	8000a04 <__aeabi_dcmpge>
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	f43f aefb 	beq.w	8009d54 <__ieee754_pow+0x78c>
 8009f5e:	e7e9      	b.n	8009f34 <__ieee754_pow+0x96c>
 8009f60:	f04f 0a00 	mov.w	sl, #0
 8009f64:	e720      	b.n	8009da8 <__ieee754_pow+0x7e0>
 8009f66:	4621      	mov	r1, r4
 8009f68:	e7d6      	b.n	8009f18 <__ieee754_pow+0x950>
 8009f6a:	f04f 0b00 	mov.w	fp, #0
 8009f6e:	f8df c078 	ldr.w	ip, [pc, #120]	; 8009fe8 <__ieee754_pow+0xa20>
 8009f72:	f7ff bbb9 	b.w	80096e8 <__ieee754_pow+0x120>
 8009f76:	f04f 0b00 	mov.w	fp, #0
 8009f7a:	f04f 0c00 	mov.w	ip, #0
 8009f7e:	f7ff bbb3 	b.w	80096e8 <__ieee754_pow+0x120>
 8009f82:	4640      	mov	r0, r8
 8009f84:	4649      	mov	r1, r9
 8009f86:	f7ff bb3c 	b.w	8009602 <__ieee754_pow+0x3a>
 8009f8a:	9200      	str	r2, [sp, #0]
 8009f8c:	f7ff bb88 	b.w	80096a0 <__ieee754_pow+0xd8>
 8009f90:	2300      	movs	r3, #0
 8009f92:	f7ff bb72 	b.w	800967a <__ieee754_pow+0xb2>
 8009f96:	bf00      	nop
 8009f98:	652b82fe 	.word	0x652b82fe
 8009f9c:	3c971547 	.word	0x3c971547
 8009fa0:	00000000 	.word	0x00000000
 8009fa4:	3fe62e43 	.word	0x3fe62e43
 8009fa8:	fefa39ef 	.word	0xfefa39ef
 8009fac:	3fe62e42 	.word	0x3fe62e42
 8009fb0:	0ca86c39 	.word	0x0ca86c39
 8009fb4:	be205c61 	.word	0xbe205c61
 8009fb8:	72bea4d0 	.word	0x72bea4d0
 8009fbc:	3e663769 	.word	0x3e663769
 8009fc0:	c5d26bf1 	.word	0xc5d26bf1
 8009fc4:	3ebbbd41 	.word	0x3ebbbd41
 8009fc8:	af25de2c 	.word	0xaf25de2c
 8009fcc:	3f11566a 	.word	0x3f11566a
 8009fd0:	16bebd93 	.word	0x16bebd93
 8009fd4:	3f66c16c 	.word	0x3f66c16c
 8009fd8:	5555553e 	.word	0x5555553e
 8009fdc:	3fc55555 	.word	0x3fc55555
 8009fe0:	3fe00000 	.word	0x3fe00000
 8009fe4:	fff00000 	.word	0xfff00000
 8009fe8:	3ff00000 	.word	0x3ff00000
 8009fec:	4090cbff 	.word	0x4090cbff
 8009ff0:	3f6f3400 	.word	0x3f6f3400

08009ff4 <fabs>:
 8009ff4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	4770      	bx	lr
 8009ffc:	0000      	movs	r0, r0
	...

0800a000 <scalbn>:
 800a000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a002:	4616      	mov	r6, r2
 800a004:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a008:	4604      	mov	r4, r0
 800a00a:	460d      	mov	r5, r1
 800a00c:	460b      	mov	r3, r1
 800a00e:	b992      	cbnz	r2, 800a036 <scalbn+0x36>
 800a010:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a014:	4303      	orrs	r3, r0
 800a016:	d03c      	beq.n	800a092 <scalbn+0x92>
 800a018:	4b31      	ldr	r3, [pc, #196]	; (800a0e0 <scalbn+0xe0>)
 800a01a:	2200      	movs	r2, #0
 800a01c:	f7f6 fa6c 	bl	80004f8 <__aeabi_dmul>
 800a020:	4b30      	ldr	r3, [pc, #192]	; (800a0e4 <scalbn+0xe4>)
 800a022:	4604      	mov	r4, r0
 800a024:	429e      	cmp	r6, r3
 800a026:	460d      	mov	r5, r1
 800a028:	da0f      	bge.n	800a04a <scalbn+0x4a>
 800a02a:	a329      	add	r3, pc, #164	; (adr r3, 800a0d0 <scalbn+0xd0>)
 800a02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a030:	f7f6 fa62 	bl	80004f8 <__aeabi_dmul>
 800a034:	e006      	b.n	800a044 <scalbn+0x44>
 800a036:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800a03a:	42ba      	cmp	r2, r7
 800a03c:	d109      	bne.n	800a052 <scalbn+0x52>
 800a03e:	4602      	mov	r2, r0
 800a040:	f7f6 f8a4 	bl	800018c <__adddf3>
 800a044:	4604      	mov	r4, r0
 800a046:	460d      	mov	r5, r1
 800a048:	e023      	b.n	800a092 <scalbn+0x92>
 800a04a:	460b      	mov	r3, r1
 800a04c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a050:	3a36      	subs	r2, #54	; 0x36
 800a052:	f24c 3150 	movw	r1, #50000	; 0xc350
 800a056:	428e      	cmp	r6, r1
 800a058:	dd0e      	ble.n	800a078 <scalbn+0x78>
 800a05a:	a31f      	add	r3, pc, #124	; (adr r3, 800a0d8 <scalbn+0xd8>)
 800a05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a060:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800a064:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800a068:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800a06c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800a070:	481d      	ldr	r0, [pc, #116]	; (800a0e8 <scalbn+0xe8>)
 800a072:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800a076:	e7db      	b.n	800a030 <scalbn+0x30>
 800a078:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a07c:	4432      	add	r2, r6
 800a07e:	428a      	cmp	r2, r1
 800a080:	dceb      	bgt.n	800a05a <scalbn+0x5a>
 800a082:	2a00      	cmp	r2, #0
 800a084:	dd08      	ble.n	800a098 <scalbn+0x98>
 800a086:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a08a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a08e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a092:	4620      	mov	r0, r4
 800a094:	4629      	mov	r1, r5
 800a096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a098:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a09c:	da0c      	bge.n	800a0b8 <scalbn+0xb8>
 800a09e:	a30c      	add	r3, pc, #48	; (adr r3, 800a0d0 <scalbn+0xd0>)
 800a0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800a0a8:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800a0ac:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800a0b0:	480e      	ldr	r0, [pc, #56]	; (800a0ec <scalbn+0xec>)
 800a0b2:	f041 011f 	orr.w	r1, r1, #31
 800a0b6:	e7bb      	b.n	800a030 <scalbn+0x30>
 800a0b8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a0bc:	3236      	adds	r2, #54	; 0x36
 800a0be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a0c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	4b08      	ldr	r3, [pc, #32]	; (800a0f0 <scalbn+0xf0>)
 800a0ce:	e7af      	b.n	800a030 <scalbn+0x30>
 800a0d0:	c2f8f359 	.word	0xc2f8f359
 800a0d4:	01a56e1f 	.word	0x01a56e1f
 800a0d8:	8800759c 	.word	0x8800759c
 800a0dc:	7e37e43c 	.word	0x7e37e43c
 800a0e0:	43500000 	.word	0x43500000
 800a0e4:	ffff3cb0 	.word	0xffff3cb0
 800a0e8:	8800759c 	.word	0x8800759c
 800a0ec:	c2f8f359 	.word	0xc2f8f359
 800a0f0:	3c900000 	.word	0x3c900000

0800a0f4 <with_errno>:
 800a0f4:	b570      	push	{r4, r5, r6, lr}
 800a0f6:	4604      	mov	r4, r0
 800a0f8:	460d      	mov	r5, r1
 800a0fa:	4616      	mov	r6, r2
 800a0fc:	f7fb fca8 	bl	8005a50 <__errno>
 800a100:	4629      	mov	r1, r5
 800a102:	6006      	str	r6, [r0, #0]
 800a104:	4620      	mov	r0, r4
 800a106:	bd70      	pop	{r4, r5, r6, pc}

0800a108 <xflow>:
 800a108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a10a:	4615      	mov	r5, r2
 800a10c:	461c      	mov	r4, r3
 800a10e:	b180      	cbz	r0, 800a132 <xflow+0x2a>
 800a110:	4610      	mov	r0, r2
 800a112:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a116:	e9cd 0100 	strd	r0, r1, [sp]
 800a11a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a11e:	4628      	mov	r0, r5
 800a120:	4621      	mov	r1, r4
 800a122:	f7f6 f9e9 	bl	80004f8 <__aeabi_dmul>
 800a126:	2222      	movs	r2, #34	; 0x22
 800a128:	b003      	add	sp, #12
 800a12a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a12e:	f7ff bfe1 	b.w	800a0f4 <with_errno>
 800a132:	4610      	mov	r0, r2
 800a134:	4619      	mov	r1, r3
 800a136:	e7ee      	b.n	800a116 <xflow+0xe>

0800a138 <__math_uflow>:
 800a138:	2200      	movs	r2, #0
 800a13a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a13e:	f7ff bfe3 	b.w	800a108 <xflow>

0800a142 <__math_oflow>:
 800a142:	2200      	movs	r2, #0
 800a144:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a148:	f7ff bfde 	b.w	800a108 <xflow>

0800a14c <_init>:
 800a14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14e:	bf00      	nop
 800a150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a152:	bc08      	pop	{r3}
 800a154:	469e      	mov	lr, r3
 800a156:	4770      	bx	lr

0800a158 <_fini>:
 800a158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a15a:	bf00      	nop
 800a15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a15e:	bc08      	pop	{r3}
 800a160:	469e      	mov	lr, r3
 800a162:	4770      	bx	lr
