// Seed: 612057503
module module_0;
  rpmos (id_1);
  always
  `define pp_2 0
  assign module_1.type_29 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    output tri id_13,
    output wor id_14,
    input wand id_15,
    input supply0 id_16,
    input wor id_17,
    input tri1 id_18,
    input wand id_19,
    output uwire id_20,
    output wor id_21,
    output tri0 id_22
);
  assign id_22 = id_5;
  wire id_24;
  module_0 modCall_1 ();
  wire id_25;
  assign id_21 = -1;
endmodule
