

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_10_4_4_3_Pipeline_px'
================================================================
* Date:           Tue Jul 23 13:57:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- px      |       80|       80|        45|         12|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     193|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1061|    -|
|Register         |        -|     -|    3401|     416|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    4466|    2717|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U175  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U176  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U177  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U178   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U179   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U180   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  15| 1065| 1047|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_916_p2                  |         +|   0|  0|  10|           3|           1|
    |empty_119_fu_1020_p2                |         +|   0|  0|  12|           4|           1|
    |empty_120_fu_1088_p2                |         +|   0|  0|  12|           4|           2|
    |empty_118_fu_938_p2                 |         -|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1438                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1447                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_801                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_853                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op121_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op179_read_state6      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op268_read_state10     |       and|   0|  0|   2|           1|           1|
    |cmp158_fu_958_p2                    |      icmp|   0|  0|   8|           3|           1|
    |cmp160_fu_964_p2                    |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln74_fu_910_p2                 |      icmp|   0|  0|   9|           3|           4|
    |ap_block_pp0_stage5_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln81_1_fu_998_p2                 |        or|   0|  0|   6|           6|           2|
    |or_ln81_2_fu_1009_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln81_3_fu_1055_p2                |        or|   0|  0|   6|           6|           1|
    |or_ln81_4_fu_1066_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln81_5_fu_1077_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln81_6_fu_1123_p2                |        or|   0|  0|   6|           6|           1|
    |or_ln81_7_fu_1134_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln81_8_fu_1145_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln81_fu_987_p2                   |        or|   0|  0|   6|           6|           1|
    |or_ln84_fu_970_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_976_p2                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 193|         112|          65|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_empty_109_reg_629  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_110_reg_641  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_111_reg_653  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_112_reg_665  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_113_reg_581  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_114_reg_593  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_115_reg_605  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_116_reg_617  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_105_reg_701  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_106_reg_677  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_107_reg_689  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_108_reg_713  |   9|          2|   32|         64|
    |ap_sig_allocacmp_px_2                   |   9|          2|    3|          6|
    |depth2_o77_blk_n                        |   9|          2|    1|          2|
    |depth2_o77_din                          |  26|          5|   32|        160|
    |grp_fu_725_p0                           |  49|          9|   32|        288|
    |grp_fu_725_p1                           |  31|          6|   32|        192|
    |grp_fu_730_p0                           |  49|          9|   32|        288|
    |grp_fu_730_p1                           |  65|         13|   32|        416|
    |grp_fu_734_p0                           |  49|          9|   32|        288|
    |grp_fu_734_p1                           |  65|         13|   32|        416|
    |grp_fu_738_p0                           |  37|          7|   32|        224|
    |grp_fu_738_p1                           |  65|         13|   32|        416|
    |grp_fu_742_p0                           |  37|          7|   32|        224|
    |grp_fu_742_p1                           |  65|         13|   32|        416|
    |grp_fu_747_p0                           |  65|         13|   32|        416|
    |grp_fu_747_p1                           |  65|         13|   32|        416|
    |line_buf_1_address0                     |  65|         13|    6|         78|
    |line_buf_address0                       |  65|         13|    6|         78|
    |point1_o76_blk_n                        |   9|          2|    1|          2|
    |px_fu_140                               |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1061|        213|  827|       5125|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_empty_109_reg_629  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_110_reg_641  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_111_reg_653  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_112_reg_665  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_113_reg_581  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_114_reg_593  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_115_reg_605  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_116_reg_617  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_105_reg_701  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_106_reg_677  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_107_reg_689  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_108_reg_713  |  32|   0|   32|          0|
    |empty_109_reg_629                       |  32|   0|   32|          0|
    |empty_111_reg_653                       |  32|   0|   32|          0|
    |empty_112_reg_665                       |  32|   0|   32|          0|
    |empty_113_reg_581                       |  32|   0|   32|          0|
    |empty_115_reg_605                       |  32|   0|   32|          0|
    |empty_116_reg_617                       |  32|   0|   32|          0|
    |empty_118_reg_1387                      |   4|   0|    4|          0|
    |icmp_ln74_reg_1383                      |   1|   0|    1|          0|
    |mul213_1123_1_reg_1577                  |  32|   0|   32|          0|
    |mul213_1123_1_reg_1577_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul213_1123_2_reg_1667                  |  32|   0|   32|          0|
    |mul213_1123_2_reg_1667_pp0_iter2_reg    |  32|   0|   32|          0|
    |mul213_1_1_1_reg_1597                   |  32|   0|   32|          0|
    |mul213_1_1_1_reg_1597_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul213_1_1_2_reg_1677                   |  32|   0|   32|          0|
    |mul213_1_1_2_reg_1677_pp0_iter2_reg     |  32|   0|   32|          0|
    |mul213_1_1_reg_1500                     |  32|   0|   32|          0|
    |mul213_1_1_reg_1500_pp0_iter1_reg       |  32|   0|   32|          0|
    |mul213_1_2_1_reg_1672                   |  32|   0|   32|          0|
    |mul213_1_2_2_reg_1707                   |  32|   0|   32|          0|
    |mul213_1_2_reg_1582                     |  32|   0|   32|          0|
    |mul213_2129_1_reg_1637                  |  32|   0|   32|          0|
    |mul213_2129_2_reg_1697                  |  32|   0|   32|          0|
    |mul213_2_1_1_reg_1617                   |  32|   0|   32|          0|
    |mul213_2_1_1_reg_1617_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul213_2_1_2_reg_1687                   |  32|   0|   32|          0|
    |mul213_2_1_2_reg_1687_pp0_iter2_reg     |  32|   0|   32|          0|
    |mul213_2_1_reg_1515                     |  32|   0|   32|          0|
    |mul213_2_1_reg_1515_pp0_iter1_reg       |  32|   0|   32|          0|
    |mul213_2_2_1_reg_1682                   |  32|   0|   32|          0|
    |mul213_2_2_2_reg_1712                   |  32|   0|   32|          0|
    |mul213_2_2_reg_1602                     |  32|   0|   32|          0|
    |mul213_3_1_1_reg_1642                   |  32|   0|   32|          0|
    |mul213_3_1_1_reg_1642_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul213_3_1_2_reg_1702                   |  32|   0|   32|          0|
    |mul213_3_1_2_reg_1702_pp0_iter2_reg     |  32|   0|   32|          0|
    |mul213_3_1_reg_1535                     |  32|   0|   32|          0|
    |mul213_3_1_reg_1535_pp0_iter1_reg       |  32|   0|   32|          0|
    |mul213_3_2_1_reg_1692                   |  32|   0|   32|          0|
    |mul213_3_2_2_reg_1717                   |  32|   0|   32|          0|
    |mul213_3_2_reg_1622                     |  32|   0|   32|          0|
    |mul213_5_reg_1485                       |  32|   0|   32|          0|
    |mul213_5_reg_1485_pp0_iter1_reg         |  32|   0|   32|          0|
    |mul213_6_reg_1530                       |  32|   0|   32|          0|
    |or_ln84_reg_1410                        |   1|   0|    1|          0|
    |or_ln85_reg_1414                        |   1|   0|    1|          0|
    |px_fu_140                               |   3|   0|    3|          0|
    |reg_762                                 |  32|   0|   32|          0|
    |reg_768                                 |  32|   0|   32|          0|
    |reg_774                                 |  32|   0|   32|          0|
    |reg_778                                 |  32|   0|   32|          0|
    |reg_784                                 |  32|   0|   32|          0|
    |reg_790                                 |  32|   0|   32|          0|
    |reg_794                                 |  32|   0|   32|          0|
    |reg_800                                 |  32|   0|   32|          0|
    |reg_806                                 |  32|   0|   32|          0|
    |reg_810                                 |  32|   0|   32|          0|
    |reg_816                                 |  32|   0|   32|          0|
    |reg_822                                 |  32|   0|   32|          0|
    |reg_828                                 |  32|   0|   32|          0|
    |reg_834                                 |  32|   0|   32|          0|
    |reg_840                                 |  32|   0|   32|          0|
    |reg_846                                 |  32|   0|   32|          0|
    |reg_852                                 |  32|   0|   32|          0|
    |reg_858                                 |  32|   0|   32|          0|
    |reg_864                                 |  32|   0|   32|          0|
    |reg_870                                 |  32|   0|   32|          0|
    |reg_876                                 |  32|   0|   32|          0|
    |reg_882                                 |  32|   0|   32|          0|
    |reg_887                                 |  32|   0|   32|          0|
    |reg_892                                 |  32|   0|   32|          0|
    |reg_897                                 |  32|   0|   32|          0|
    |tmp_30_reg_1448                         |   4|   0|    6|          2|
    |tmp_31_reg_1540                         |   4|   0|    6|          2|
    |tmp_s_reg_1393                          |   4|   0|    6|          2|
    |icmp_ln74_reg_1383                      |  64|  32|    1|          0|
    |mul213_1_2_1_reg_1672                   |  64|  32|   32|          0|
    |mul213_1_2_2_reg_1707                   |  64|  32|   32|          0|
    |mul213_1_2_reg_1582                     |  64|  32|   32|          0|
    |mul213_2129_1_reg_1637                  |  64|  32|   32|          0|
    |mul213_2129_2_reg_1697                  |  64|  32|   32|          0|
    |mul213_2_2_1_reg_1682                   |  64|  32|   32|          0|
    |mul213_2_2_2_reg_1712                   |  64|  32|   32|          0|
    |mul213_2_2_reg_1602                     |  64|  32|   32|          0|
    |mul213_3_2_1_reg_1692                   |  64|  32|   32|          0|
    |mul213_3_2_2_reg_1717                   |  64|  32|   32|          0|
    |mul213_3_2_reg_1622                     |  64|  32|   32|          0|
    |mul213_6_reg_1530                       |  64|  32|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |3401| 416| 2960|          6|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_px|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_px|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_px|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_px|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_px|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_px|  return value|
|point1_o76_dout            |   in|   32|     ap_fifo|                                point1_o76|       pointer|
|point1_o76_num_data_valid  |   in|    2|     ap_fifo|                                point1_o76|       pointer|
|point1_o76_fifo_cap        |   in|    2|     ap_fifo|                                point1_o76|       pointer|
|point1_o76_empty_n         |   in|    1|     ap_fifo|                                point1_o76|       pointer|
|point1_o76_read            |  out|    1|     ap_fifo|                                point1_o76|       pointer|
|weights_load               |   in|   32|     ap_none|                              weights_load|        scalar|
|weights_load_32            |   in|   32|     ap_none|                           weights_load_32|        scalar|
|weights_load_33            |   in|   32|     ap_none|                           weights_load_33|        scalar|
|weights_load_34            |   in|   32|     ap_none|                           weights_load_34|        scalar|
|weights_load_35            |   in|   32|     ap_none|                           weights_load_35|        scalar|
|weights_load_36            |   in|   32|     ap_none|                           weights_load_36|        scalar|
|weights_load_37            |   in|   32|     ap_none|                           weights_load_37|        scalar|
|weights_load_38            |   in|   32|     ap_none|                           weights_load_38|        scalar|
|weights_load_39            |   in|   32|     ap_none|                           weights_load_39|        scalar|
|depth2_o77_din             |  out|   32|     ap_fifo|                                depth2_o77|       pointer|
|depth2_o77_num_data_valid  |   in|    2|     ap_fifo|                                depth2_o77|       pointer|
|depth2_o77_fifo_cap        |   in|    2|     ap_fifo|                                depth2_o77|       pointer|
|depth2_o77_full_n          |   in|    1|     ap_fifo|                                depth2_o77|       pointer|
|depth2_o77_write           |  out|    1|     ap_fifo|                                depth2_o77|       pointer|
|weights_load_40            |   in|   32|     ap_none|                           weights_load_40|        scalar|
|weights_load_41            |   in|   32|     ap_none|                           weights_load_41|        scalar|
|weights_load_42            |   in|   32|     ap_none|                           weights_load_42|        scalar|
|weights_load_43            |   in|   32|     ap_none|                           weights_load_43|        scalar|
|weights_load_44            |   in|   32|     ap_none|                           weights_load_44|        scalar|
|weights_load_45            |   in|   32|     ap_none|                           weights_load_45|        scalar|
|weights_load_46            |   in|   32|     ap_none|                           weights_load_46|        scalar|
|weights_load_47            |   in|   32|     ap_none|                           weights_load_47|        scalar|
|weights_load_48            |   in|   32|     ap_none|                           weights_load_48|        scalar|
|weights_load_49            |   in|   32|     ap_none|                           weights_load_49|        scalar|
|weights_load_50            |   in|   32|     ap_none|                           weights_load_50|        scalar|
|weights_load_51            |   in|   32|     ap_none|                           weights_load_51|        scalar|
|weights_load_52            |   in|   32|     ap_none|                           weights_load_52|        scalar|
|weights_load_53            |   in|   32|     ap_none|                           weights_load_53|        scalar|
|weights_load_54            |   in|   32|     ap_none|                           weights_load_54|        scalar|
|weights_load_55            |   in|   32|     ap_none|                           weights_load_55|        scalar|
|weights_load_56            |   in|   32|     ap_none|                           weights_load_56|        scalar|
|weights_load_57            |   in|   32|     ap_none|                           weights_load_57|        scalar|
|weights_load_58            |   in|   32|     ap_none|                           weights_load_58|        scalar|
|weights_load_59            |   in|   32|     ap_none|                           weights_load_59|        scalar|
|weights_load_60            |   in|   32|     ap_none|                           weights_load_60|        scalar|
|weights_load_61            |   in|   32|     ap_none|                           weights_load_61|        scalar|
|weights_load_62            |   in|   32|     ap_none|                           weights_load_62|        scalar|
|weights_load_63            |   in|   32|     ap_none|                           weights_load_63|        scalar|
|weights_load_64            |   in|   32|     ap_none|                           weights_load_64|        scalar|
|weights_load_65            |   in|   32|     ap_none|                           weights_load_65|        scalar|
|weights_load_66            |   in|   32|     ap_none|                           weights_load_66|        scalar|
|cmp164                     |   in|    1|     ap_none|                                    cmp164|        scalar|
|line_buf_address0          |  out|    6|   ap_memory|                                  line_buf|         array|
|line_buf_ce0               |  out|    1|   ap_memory|                                  line_buf|         array|
|line_buf_q0                |   in|   32|   ap_memory|                                  line_buf|         array|
|line_buf_1_address0        |  out|    6|   ap_memory|                                line_buf_1|         array|
|line_buf_1_ce0             |  out|    1|   ap_memory|                                line_buf_1|         array|
|line_buf_1_q0              |   in|   32|   ap_memory|                                line_buf_1|         array|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

