//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	floyd_warshall_phase1
// _ZZ21floyd_warshall_phase1E6s_dist has been demoted
// _ZZ25floyd_warshall_phase2_rowE7s_pivot has been demoted
// _ZZ25floyd_warshall_phase2_colE7s_pivot has been demoted
// _ZZ21floyd_warshall_phase3E5s_row has been demoted
// _ZZ21floyd_warshall_phase3E5s_col has been demoted

.visible .entry floyd_warshall_phase1(
	.param .u64 .ptr .align 1 floyd_warshall_phase1_param_0,
	.param .u32 floyd_warshall_phase1_param_1,
	.param .u32 floyd_warshall_phase1_param_2,
	.param .u32 floyd_warshall_phase1_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<5>;
	// demoted variable
	.shared .align 4 .b8 _ZZ21floyd_warshall_phase1E6s_dist[4096];
	ld.param.b64 	%rd2, [floyd_warshall_phase1_param_0];
	ld.param.b32 	%r14, [floyd_warshall_phase1_param_1];
	ld.param.b32 	%r12, [floyd_warshall_phase1_param_2];
	ld.param.b32 	%r16, [floyd_warshall_phase1_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r16, 5;
	add.s32 	%r17, %r3, %r2;
	add.s32 	%r18, %r3, %r1;
	max.s32 	%r20, %r17, %r18;
	setp.lt.s32 	%p1, %r20, %r14;
	mad.lo.s32 	%r21, %r17, %r14, %r18;
	mul.wide.s32 	%rd4, %r21, 4;
	add.s64 	%rd1, %rd3, %rd4;
	mov.b32 	%r34, 0f7F7FFFFF;
	setp.ge.s32 	%p2, %r20, %r14;
	@%p2 bra 	$L__BB0_2;
	ld.global.b32 	%r34, [%rd1];
$L__BB0_2:
	shl.b32 	%r22, %r2, 7;
	mov.b32 	%r23, _ZZ21floyd_warshall_phase1E6s_dist;
	add.s32 	%r6, %r23, %r22;
	shl.b32 	%r24, %r1, 2;
	add.s32 	%r7, %r6, %r24;
	st.shared.b32 	[%r7], %r34;
	bar.sync 	0;
	sub.s32 	%r8, %r12, %r3;
	setp.gt.u32 	%p3, %r8, 31;
	@%p3 bra 	$L__BB0_6;
	shl.b32 	%r25, %r8, 2;
	add.s32 	%r26, %r6, %r25;
	ld.shared.b32 	%r9, [%r26];
	shl.b32 	%r27, %r8, 7;
	mov.b32 	%r28, _ZZ21floyd_warshall_phase1E6s_dist;
	add.s32 	%r29, %r28, %r27;
	add.s32 	%r31, %r29, %r24;
	ld.shared.b32 	%r32, [%r31];
	setp.geu.ftz.f32 	%p4, %r9, 0f7F7FFFFF;
	setp.geu.ftz.f32 	%p5, %r32, 0f7F7FFFFF;
	or.pred 	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
	add.ftz.f32 	%r11, %r9, %r32;
	setp.geu.ftz.f32 	%p7, %r11, %r34;
	@%p7 bra 	$L__BB0_6;
	st.shared.b32 	[%r7], %r11;
$L__BB0_6:
	bar.sync 	0;
	not.pred 	%p8, %p1;
	@%p8 bra 	$L__BB0_8;
	ld.shared.b32 	%r33, [%r7];
	st.global.b32 	[%rd1], %r33;
$L__BB0_8:
	ret;

}
	// .globl	floyd_warshall_phase2_row
.visible .entry floyd_warshall_phase2_row(
	.param .u64 .ptr .align 1 floyd_warshall_phase2_row_param_0,
	.param .u32 floyd_warshall_phase2_row_param_1,
	.param .u32 floyd_warshall_phase2_row_param_2,
	.param .u32 floyd_warshall_phase2_row_param_3
)
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<42>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ25floyd_warshall_phase2_rowE7s_pivot[4096];
	ld.param.b64 	%rd3, [floyd_warshall_phase2_row_param_0];
	ld.param.b32 	%r18, [floyd_warshall_phase2_row_param_1];
	ld.param.b32 	%r19, [floyd_warshall_phase2_row_param_2];
	ld.param.b32 	%r20, [floyd_warshall_phase2_row_param_3];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r20, 5;
	mov.u32 	%r4, %ctaid.x;
	setp.eq.s32 	%p2, %r4, %r20;
	@%p2 bra 	$L__BB1_10;
	shl.b32 	%r22, %r4, 5;
	add.s32 	%r5, %r3, %r2;
	add.s32 	%r6, %r22, %r1;
	add.s32 	%r7, %r3, %r1;
	max.s32 	%r24, %r5, %r7;
	mov.b32 	%r39, 0f7F7FFFFF;
	setp.ge.s32 	%p3, %r24, %r18;
	@%p3 bra 	$L__BB1_3;
	mad.lo.s32 	%r25, %r5, %r18, %r7;
	mul.wide.s32 	%rd4, %r25, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.b32 	%r39, [%rd5];
$L__BB1_3:
	shl.b32 	%r27, %r2, 7;
	mov.b32 	%r28, _ZZ25floyd_warshall_phase2_rowE7s_pivot;
	add.s32 	%r10, %r28, %r27;
	shl.b32 	%r29, %r1, 2;
	add.s32 	%r30, %r10, %r29;
	st.shared.b32 	[%r30], %r39;
	max.s32 	%r31, %r5, %r6;
	setp.lt.s32 	%p1, %r31, %r18;
	mad.lo.s32 	%r32, %r5, %r18, %r6;
	mul.wide.s32 	%rd6, %r32, 4;
	add.s64 	%rd2, %rd1, %rd6;
	mov.b32 	%r41, 0f7F7FFFFF;
	setp.ge.s32 	%p4, %r31, %r18;
	@%p4 bra 	$L__BB1_5;
	ld.global.b32 	%r41, [%rd2];
$L__BB1_5:
	bar.sync 	0;
	sub.s32 	%r13, %r19, %r3;
	setp.gt.u32 	%p5, %r13, 31;
	@%p5 bra 	$L__BB1_8;
	shl.b32 	%r33, %r13, 2;
	add.s32 	%r34, %r10, %r33;
	ld.shared.b32 	%r35, [%r34];
	mad.lo.s32 	%r36, %r19, %r18, %r6;
	mul.wide.s32 	%rd7, %r36, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.b32 	%r37, [%rd8];
	setp.geu.ftz.f32 	%p6, %r35, 0f7F7FFFFF;
	not.pred 	%p7, %p1;
	or.pred 	%p8, %p7, %p6;
	setp.geu.ftz.f32 	%p9, %r37, 0f7F7FFFFF;
	or.pred 	%p10, %p8, %p9;
	@%p10 bra 	$L__BB1_8;
	add.ftz.f32 	%r38, %r35, %r37;
	setp.lt.ftz.f32 	%p11, %r38, %r41;
	selp.f32 	%r41, %r38, %r41, %p11;
$L__BB1_8:
	not.pred 	%p12, %p1;
	@%p12 bra 	$L__BB1_10;
	st.global.b32 	[%rd2], %r41;
$L__BB1_10:
	ret;

}
	// .globl	floyd_warshall_phase2_col
.visible .entry floyd_warshall_phase2_col(
	.param .u64 .ptr .align 1 floyd_warshall_phase2_col_param_0,
	.param .u32 floyd_warshall_phase2_col_param_1,
	.param .u32 floyd_warshall_phase2_col_param_2,
	.param .u32 floyd_warshall_phase2_col_param_3
)
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ25floyd_warshall_phase2_colE7s_pivot[4096];
	ld.param.b64 	%rd3, [floyd_warshall_phase2_col_param_0];
	ld.param.b32 	%r18, [floyd_warshall_phase2_col_param_1];
	ld.param.b32 	%r19, [floyd_warshall_phase2_col_param_2];
	ld.param.b32 	%r20, [floyd_warshall_phase2_col_param_3];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r20, 5;
	mov.u32 	%r4, %ctaid.x;
	setp.eq.s32 	%p2, %r4, %r20;
	@%p2 bra 	$L__BB2_10;
	shl.b32 	%r5, %r4, 5;
	add.s32 	%r6, %r3, %r1;
	add.s32 	%r7, %r3, %r2;
	max.s32 	%r23, %r7, %r6;
	mov.b32 	%r43, 0f7F7FFFFF;
	setp.ge.s32 	%p3, %r23, %r18;
	@%p3 bra 	$L__BB2_3;
	mad.lo.s32 	%r24, %r7, %r18, %r6;
	mul.wide.s32 	%rd4, %r24, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.b32 	%r43, [%rd5];
$L__BB2_3:
	add.s32 	%r26, %r5, %r2;
	shl.b32 	%r27, %r2, 7;
	mov.b32 	%r28, _ZZ25floyd_warshall_phase2_colE7s_pivot;
	add.s32 	%r29, %r28, %r27;
	shl.b32 	%r30, %r1, 2;
	add.s32 	%r31, %r29, %r30;
	st.shared.b32 	[%r31], %r43;
	max.s32 	%r32, %r26, %r6;
	setp.lt.s32 	%p1, %r32, %r18;
	mul.lo.s32 	%r10, %r18, %r26;
	add.s32 	%r33, %r6, %r10;
	mul.wide.s32 	%rd6, %r33, 4;
	add.s64 	%rd2, %rd1, %rd6;
	mov.b32 	%r45, 0f7F7FFFFF;
	setp.ge.s32 	%p4, %r32, %r18;
	@%p4 bra 	$L__BB2_5;
	ld.global.b32 	%r45, [%rd2];
$L__BB2_5:
	bar.sync 	0;
	sub.s32 	%r13, %r19, %r3;
	setp.gt.u32 	%p5, %r13, 31;
	@%p5 bra 	$L__BB2_8;
	add.s32 	%r34, %r10, %r19;
	mul.wide.s32 	%rd7, %r34, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.b32 	%r35, [%rd8];
	shl.b32 	%r36, %r13, 7;
	mov.b32 	%r37, _ZZ25floyd_warshall_phase2_colE7s_pivot;
	add.s32 	%r38, %r37, %r36;
	add.s32 	%r40, %r38, %r30;
	ld.shared.b32 	%r41, [%r40];
	setp.geu.ftz.f32 	%p6, %r35, 0f7F7FFFFF;
	not.pred 	%p7, %p1;
	or.pred 	%p8, %p7, %p6;
	setp.geu.ftz.f32 	%p9, %r41, 0f7F7FFFFF;
	or.pred 	%p10, %p8, %p9;
	@%p10 bra 	$L__BB2_8;
	add.ftz.f32 	%r42, %r35, %r41;
	setp.lt.ftz.f32 	%p11, %r42, %r45;
	selp.f32 	%r45, %r42, %r45, %p11;
$L__BB2_8:
	not.pred 	%p12, %p1;
	@%p12 bra 	$L__BB2_10;
	st.global.b32 	[%rd2], %r45;
$L__BB2_10:
	ret;

}
	// .globl	floyd_warshall_phase3
.visible .entry floyd_warshall_phase3(
	.param .u64 .ptr .align 1 floyd_warshall_phase3_param_0,
	.param .u32 floyd_warshall_phase3_param_1,
	.param .u32 floyd_warshall_phase3_param_2,
	.param .u32 floyd_warshall_phase3_param_3
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ21floyd_warshall_phase3E5s_row[4096];
	// demoted variable
	.shared .align 4 .b8 _ZZ21floyd_warshall_phase3E5s_col[4096];
	ld.param.b64 	%rd3, [floyd_warshall_phase3_param_0];
	ld.param.b32 	%r22, [floyd_warshall_phase3_param_1];
	ld.param.b32 	%r23, [floyd_warshall_phase3_param_2];
	ld.param.b32 	%r24, [floyd_warshall_phase3_param_3];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r24, 5;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	setp.eq.s32 	%p2, %r4, %r24;
	setp.eq.s32 	%p3, %r5, %r24;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB3_12;
	shl.b32 	%r26, %r4, 5;
	shl.b32 	%r27, %r5, 5;
	add.s32 	%r6, %r26, %r2;
	add.s32 	%r7, %r27, %r1;
	add.s32 	%r8, %r3, %r1;
	max.s32 	%r29, %r6, %r8;
	mov.b32 	%r55, 0f7F7FFFFF;
	setp.ge.s32 	%p5, %r29, %r22;
	@%p5 bra 	$L__BB3_3;
	mad.lo.s32 	%r30, %r22, %r6, %r8;
	mul.wide.s32 	%rd4, %r30, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.b32 	%r55, [%rd5];
$L__BB3_3:
	shl.b32 	%r32, %r2, 7;
	mov.b32 	%r33, _ZZ21floyd_warshall_phase3E5s_row;
	add.s32 	%r11, %r33, %r32;
	shl.b32 	%r34, %r1, 2;
	add.s32 	%r35, %r11, %r34;
	st.shared.b32 	[%r35], %r55;
	add.s32 	%r12, %r3, %r2;
	max.s32 	%r36, %r12, %r7;
	mov.b32 	%r56, 0f7F7FFFFF;
	setp.ge.s32 	%p6, %r36, %r22;
	@%p6 bra 	$L__BB3_5;
	mad.lo.s32 	%r37, %r12, %r22, %r7;
	mul.wide.s32 	%rd6, %r37, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.b32 	%r56, [%rd7];
$L__BB3_5:
	mov.b32 	%r40, _ZZ21floyd_warshall_phase3E5s_col;
	add.s32 	%r41, %r40, %r32;
	add.s32 	%r43, %r41, %r34;
	st.shared.b32 	[%r43], %r56;
	bar.sync 	0;
	max.s32 	%r44, %r6, %r7;
	setp.lt.s32 	%p1, %r44, %r22;
	mad.lo.s32 	%r45, %r22, %r6, %r7;
	mul.wide.u32 	%rd8, %r45, 4;
	add.s64 	%rd2, %rd1, %rd8;
	mov.b32 	%r58, 0f7F7FFFFF;
	setp.ge.s32 	%p7, %r44, %r22;
	@%p7 bra 	$L__BB3_7;
	ld.global.b32 	%r58, [%rd2];
$L__BB3_7:
	sub.s32 	%r17, %r23, %r3;
	setp.gt.u32 	%p8, %r17, 31;
	@%p8 bra 	$L__BB3_10;
	shl.b32 	%r46, %r17, 2;
	add.s32 	%r47, %r11, %r46;
	ld.shared.b32 	%r18, [%r47];
	shl.b32 	%r48, %r17, 7;
	mov.b32 	%r49, _ZZ21floyd_warshall_phase3E5s_col;
	add.s32 	%r50, %r49, %r48;
	add.s32 	%r52, %r50, %r34;
	ld.shared.b32 	%r53, [%r52];
	setp.geu.ftz.f32 	%p9, %r18, 0f7F7FFFFF;
	setp.geu.ftz.f32 	%p10, %r53, 0f7F7FFFFF;
	or.pred 	%p11, %p9, %p10;
	@%p11 bra 	$L__BB3_10;
	add.ftz.f32 	%r54, %r18, %r53;
	setp.lt.ftz.f32 	%p12, %r54, %r58;
	selp.f32 	%r58, %r54, %r58, %p12;
$L__BB3_10:
	not.pred 	%p13, %p1;
	@%p13 bra 	$L__BB3_12;
	st.global.b32 	[%rd2], %r58;
$L__BB3_12:
	ret;

}
