%%%%%%%%%%%%%%%%%%%%%%acronym.tex%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% sample list of acronyms
%
% Use this file as a template for your own input.
%
%%%%%%%%%%%%%%%%%%%%%%%% Springer %%%%%%%%%%%%%%%%%%%%%%%%%%

\extrachap{Acronyms}

%Use the template \emph{acronym.tex} together with the document class SVMono (monograph-type books) or SVMult (edited books) to style your list(s) of abbreviations or symbols.

%Lists of abbreviations\index{acronyms, list of}, symbols\index{symbols, list of} and the like are easily formatted with the help of the Springer-enhanced \verb|description| environment.

\begin{description}[CABR]
    %number
    \item[3S]{self-test, self-diagnosis, self-repair}
    %A
    \item[ACE] {architecturally correct execution}
    \item[AET] {Adversarial Example Testing}
    \item[AGU] {address generation unit}
    \item[ALU] {arithmetic logic unit}
    \item[AMAA] {As Many As Available}  
    \item[AMAD] {As Many As Demand}
    \item[AR] {accumulated results}
    \item[ARSC] {Aging Resistant Stability Checker}
    \item[AT] {active time}
    \item[ATE] {automatic testing equipment} 
    \item[AVF] {architecture vulnerability factor}
    %B 
    \item[BAFF] {Backward Adaptable Flip-flop}
    \item[BAR] {base accumulated results}
    \item[BER] {bit error rate} 
    \item[BIST] {Built-in Self-Test}
    \item[BL] {burst length}
    \item[BP] {backward propagation}
    \item[BTA] {backward timing adaptation}
    \item[BTI] {bias temperature instability}
    \item[BW] {bandwidth}
    %C 
    \item[CCFF] {calibration capture flip-flop}
    \item[CDG] {channel dependence graph}
    \item[CF] {congestion factor}
    \item[CiM] {Computing-in-Memory}
    \item[CLB] {checking list buffer}
    \item[CLFF] {calibration launch flip-flop}
    \item[CLR] {core-level redundancy}
    \item[CLT] {Central Limit Theorem}
    \item[CMOS] {Complementary Metal Oxide Semiconductor}
    \item[CNN] {Convolutional Neural Network}
    \item[CONV] {convolutional layers}
    \item[CPI] {cycle per instruction}
    \item[CR] {column redundancy} 
    \item[CRC] {Cyclic Redundancy Check}
    \item[CUT] {circuit under test}
    %B
    \item[DBP] {default backup paths}
    \item[DEC] {detection error codes} 
    \item[DF] {distance factor}
    \item[DLA] {deep learning accelerator} 
    \item[DLL] {delay-locked loop} 
    \item[DMR] {dual module redundancy}
    \item[DNN] {deep neural networks} 
    \item[DPPU] {dot-production processing unit}
    \item[DR]  {diagonal redundancy}
    \item[DVFS] {Dynamic voltage and frequency scaling}
    %E
    \item[ECC] {Error Correcting Code}
    \item[ELR] {execution-level redundancy}
    \item[EM] {electromigration} 
    %F
    \item[FAFF] {Forward Adaptable Flip-flop}
    \item[FC] {full connected layers}
    \item[FD] {Fault Diagnosis} 
    \item[FGSM] {Fast Gradient Sign Method}
    \item[FIT] {failures in time}
    \item[FPT] {fault PE table}
    \item[FPU] {floating-point unit }
    \item[FSM] {finite state machine}
    \item[FTA] {forward timing adaptation}
    %G
    \item[GFF] {Generous Flip-flop} 
    \item[$g$SA] RRCS-guided Simulated Annealing
    %H
    \item[(H-AVF] {hard-fault architectural vulnerability factor}
    \item[HCI] {hot carrier injection}
    \item[HVF]  {hardware vulnerability factor}
    \item[HyCA] {hybrid computing architecture}
    %I
    \item[IAT] {inactive time}
    \item[IC] {Integrated Circuit}
    \item[IFM] {input feature maps}
    \item[IKTR] {Intermediate Knowledge Transfer Retraining}
    \item[IPC] {Instruction per Cycle}
    \item[IRF] {input register file}
    \item[ISA] {Instruction Set Architecture}
    \item[ITRS] {International Technology Roadmap for Semiconductors} 
    \item[IVF] {intermittent vulnerability factor}
    \item[IVV] {Initial Value Violation}
    %K
    \item[KD] {knowledge distillation}
    %L
    \item[LDU] {lower delay unit}
    \item[LUT] {Look-Up Table}
    \item[LSB] {least significant bit}
    %M
    \item[MAC] {multiply-accumulate operation}
    \item[MBISR] {Memory Built-In-Self-Repair}
    \item[MIPS] {million instructions per second}
    \item[MLC] {multi-level cell}
    \item[MLP] {multilayer perceptron}
    \item[MSB] {Most significant bit}  
    \item[MSE] {Mean Square Error}
    \item[MTTF] {mean time to failure}
    %N
    \item[NAS] {network architecture search}
    \item[NBTI] {negative bias temperature instability}
    \item[NoC] {Network- On-Chip}
    \item[NUCA]  {Non-Uniform Cache}
    %O
    \item[OCDM] {on-chip path delay measurement}
    \item[OFM] {output feature map}
    \item[ORF] {output register file}
    \item[OS] {operating system}
    %P
    \item[P\&T] {Pause-and-Test}
    \item[PBTI] {positive bias temperature instability}
    \item[PDP] {Propagation Detectable Period}
    \item[PE]  {Processing Element}
    \item[PER] {PE error rate} 
    \item[PMOS] {positive channel Metal Oxide Semiconductor}
    \item[PR] {partial computing result}
    \item[PUM] {path under measurement}
    \item[PVF] {program vulnerability factor}
    \item[PVT variation]  {process, voltage, temperature variation}
    %Q
    \item[QAP]  {Quadratic Assignment Problem}
    %R
    \item[ReRAM] {Resistive Random Access Memory}
    \item[RMT] {redundant multithreading}
    \item[RR] {row redundancy}
    \item[RRCS] {Row Rippling and Column Stealing}
    \item[RTL] {register transfer level}
    %S
    \item[SA] {Simulated Annealing}
    \item[SC] {stochastic computing}
    \item[SDD] {small delay defect} 
    \item[SER] {soft error rate}
    \item[SET] {Single Event Transient}
    \item[SEU] {Single Event Upset}
    \item[SLC] {single-level cell}
    \item[SNR] {signal-to-noise ratio}
    \item[SoC] {System on Chip}
    \item[SSTA] {statistical static timing analysis}
    \item[STA] {static timing analysis}
    \item[STC] {Signal Transition Conversion}
    \item[SV] {Stability Violation} 
    \item[SVFD]  {stability violation-based fault detection}
    %T
    \item[TDDB] {time dependent dielectric breakdown}
    \item[TDM] {Time Division Multiplexer}
    \item[TDS] {Throughput-Driven Scheduling}
    \item[TLR] {thread-level redundancy}
    \item[TMR] {Triple Modular Redundancy}
    \item[TRP] {Topology Reconfiguration Problem}
    \item[TVV] {Terminal Value Violation}
    %U
    \item[UDU] {upper delay unit}
    \item[UFF] {Unadaptable Flip-flop}
    %V
    \item[VCD] {Value Change Dump}
    \item[VDL] {vernier delay line}
    \item[VLSI] {Very Large Scale Integration}
    \item[VPAQ] {Vectorial Quadratic Assignment Problem} 
    %W
    \item[WL] {word-line}
    \item[WRF] {weight register file}
    %Y
    \item[YAT] {Yield-Adjusted Throughput}
\end{description}