<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\impl\gwsynthesis\tangnano20k_step4.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 15 17:56:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12346</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5668</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>145.899(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>44.193(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk3_579m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk3_579m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3_579m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.328</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>11.282</td>
</tr>
<tr>
<td>2</td>
<td>0.494</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_di_reg_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>11.116</td>
</tr>
<tr>
<td>3</td>
<td>1.679</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.877</td>
</tr>
<tr>
<td>4</td>
<td>1.679</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.877</td>
</tr>
<tr>
<td>5</td>
<td>1.679</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.877</td>
</tr>
<tr>
<td>6</td>
<td>1.679</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.877</td>
</tr>
<tr>
<td>7</td>
<td>1.792</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.764</td>
</tr>
<tr>
<td>8</td>
<td>1.792</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.764</td>
</tr>
<tr>
<td>9</td>
<td>2.071</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.485</td>
</tr>
<tr>
<td>10</td>
<td>2.071</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.485</td>
</tr>
<tr>
<td>11</td>
<td>2.071</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.485</td>
</tr>
<tr>
<td>12</td>
<td>2.071</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.485</td>
</tr>
<tr>
<td>13</td>
<td>2.103</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.453</td>
</tr>
<tr>
<td>14</td>
<td>2.118</td>
<td>u_sdram/ff_sdr_read_data_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.016</td>
<td>9.438</td>
</tr>
<tr>
<td>15</td>
<td>1.379</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.231</td>
</tr>
<tr>
<td>16</td>
<td>1.592</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_di_reg_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.018</td>
</tr>
<tr>
<td>17</td>
<td>1.631</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.979</td>
</tr>
<tr>
<td>18</td>
<td>1.774</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.836</td>
</tr>
<tr>
<td>19</td>
<td>1.795</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_di_reg_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.815</td>
</tr>
<tr>
<td>20</td>
<td>1.856</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.754</td>
</tr>
<tr>
<td>21</td>
<td>1.945</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_di_reg_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.665</td>
</tr>
<tr>
<td>22</td>
<td>1.970</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.640</td>
</tr>
<tr>
<td>23</td>
<td>2.013</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_di_reg_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.597</td>
</tr>
<tr>
<td>24</td>
<td>2.100</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_di_reg_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.510</td>
</tr>
<tr>
<td>25</td>
<td>2.116</td>
<td>u_z80/u_cz80/ir_1_s0/Q</td>
<td>u_z80/ff_dinst_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.494</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.074</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.074</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.076</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>9</td>
<td>0.076</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>10</td>
<td>0.199</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>11</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>12</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>13</td>
<td>0.205</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[11]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.207</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>15</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>20</td>
<td>0.225</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[12]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>21</td>
<td>0.227</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>22</td>
<td>0.313</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>23</td>
<td>0.313</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>24</td>
<td>0.313</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>25</td>
<td>0.313</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_cpu_clock_div_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_cpu_clock_div_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_bit_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_recv_data_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_send_data_7_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_timer_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_refresh_timer_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_timer_10_s2</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_timer_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_timer_1_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.964</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>u_z80/d_Z_7_s0/I0</td>
</tr>
<tr>
<td>15.519</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s0/F</td>
</tr>
<tr>
<td>16.208</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>u_z80/d_Z_7_s3/I0</td>
</tr>
<tr>
<td>16.661</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s3/F</td>
</tr>
<tr>
<td>17.656</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[1][B]</td>
<td>u_z80/ff_dinst_7_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[1][B]</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 36.643%; route: 6.916, 61.301%; tC2Q: 0.232, 2.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.964</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>u_z80/d_Z_7_s0/I0</td>
</tr>
<tr>
<td>15.519</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s0/F</td>
</tr>
<tr>
<td>16.208</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>u_z80/d_Z_7_s3/I0</td>
</tr>
<tr>
<td>16.661</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s3/F</td>
</tr>
<tr>
<td>17.490</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_z80/ff_di_reg_7_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_z80/ff_di_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 37.190%; route: 6.750, 60.723%; tC2Q: 0.232, 2.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.654</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/I3</td>
</tr>
<tr>
<td>27.224</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/F</td>
</tr>
<tr>
<td>27.909</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 44.524%; route: 5.247, 53.127%; tC2Q: 0.232, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.654</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/I3</td>
</tr>
<tr>
<td>27.224</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/F</td>
</tr>
<tr>
<td>27.909</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 44.524%; route: 5.247, 53.127%; tC2Q: 0.232, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.654</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/I3</td>
</tr>
<tr>
<td>27.224</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/F</td>
</tr>
<tr>
<td>27.909</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 44.524%; route: 5.247, 53.127%; tC2Q: 0.232, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.654</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/I3</td>
</tr>
<tr>
<td>27.224</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s0/F</td>
</tr>
<tr>
<td>27.909</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 44.524%; route: 5.247, 53.127%; tC2Q: 0.232, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0/I3</td>
</tr>
<tr>
<td>27.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0/F</td>
</tr>
<tr>
<td>27.797</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 45.038%; route: 5.135, 52.586%; tC2Q: 0.232, 2.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0/I3</td>
</tr>
<tr>
<td>27.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0/F</td>
</tr>
<tr>
<td>27.797</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 45.038%; route: 5.135, 52.586%; tC2Q: 0.232, 2.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.587</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/I3</td>
</tr>
<tr>
<td>27.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/F</td>
</tr>
<tr>
<td>27.518</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 46.363%; route: 4.856, 51.192%; tC2Q: 0.232, 2.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.587</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/I3</td>
</tr>
<tr>
<td>27.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/F</td>
</tr>
<tr>
<td>27.518</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 46.363%; route: 4.856, 51.192%; tC2Q: 0.232, 2.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.587</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/I3</td>
</tr>
<tr>
<td>27.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/F</td>
</tr>
<tr>
<td>27.518</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 46.363%; route: 4.856, 51.192%; tC2Q: 0.232, 2.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.587</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/I3</td>
</tr>
<tr>
<td>27.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/F</td>
</tr>
<tr>
<td>27.518</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 46.363%; route: 4.856, 51.192%; tC2Q: 0.232, 2.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.587</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/I3</td>
</tr>
<tr>
<td>27.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3201_s0/F</td>
</tr>
<tr>
<td>27.486</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 46.519%; route: 4.824, 51.027%; tC2Q: 0.232, 2.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_8_s0/Q</td>
</tr>
<tr>
<td>20.014</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/I1</td>
</tr>
<tr>
<td>20.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/I1</td>
</tr>
<tr>
<td>21.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s/COUT</td>
</tr>
<tr>
<td>21.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/CIN</td>
</tr>
<tr>
<td>21.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>21.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>21.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>21.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>22.278</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/SUM</td>
</tr>
<tr>
<td>22.457</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/I1</td>
</tr>
<tr>
<td>23.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I3</td>
</tr>
<tr>
<td>23.482</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>24.006</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/I2</td>
</tr>
<tr>
<td>24.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5/F</td>
</tr>
<tr>
<td>24.381</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I3</td>
</tr>
<tr>
<td>24.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/I1</td>
</tr>
<tr>
<td>25.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0/I3</td>
</tr>
<tr>
<td>27.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0/F</td>
</tr>
<tr>
<td>27.470</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>27.387</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.659</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CLK</td>
</tr>
<tr>
<td>29.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
<tr>
<td>29.589</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.398, 46.596%; route: 4.808, 50.946%; tC2Q: 0.232, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.635</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>u_z80/d_Z_3_s/I0</td>
</tr>
<tr>
<td>15.190</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_3_s/F</td>
</tr>
<tr>
<td>16.606</td>
<td>1.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_z80/ff_dinst_3_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_z80/ff_dinst_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.681, 35.978%; route: 6.318, 61.754%; tC2Q: 0.232, 2.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.583</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_z80/d_Z_2_s/I0</td>
</tr>
<tr>
<td>15.036</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>16.393</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_z80/ff_di_reg_2_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_z80/ff_di_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 35.725%; route: 6.207, 61.960%; tC2Q: 0.232, 2.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.635</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>u_z80/d_Z_5_s/I0</td>
</tr>
<tr>
<td>15.006</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_5_s/F</td>
</tr>
<tr>
<td>16.353</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>u_z80/ff_dinst_5_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>u_z80/ff_dinst_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.497, 35.044%; route: 6.250, 62.631%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.680</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>u_z80/d_Z_0_s/I0</td>
</tr>
<tr>
<td>15.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_0_s/F</td>
</tr>
<tr>
<td>16.210</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>u_z80/ff_dinst_0_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>u_z80/ff_dinst_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 36.388%; route: 6.025, 61.253%; tC2Q: 0.232, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.680</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_z80/d_Z_1_s/I0</td>
</tr>
<tr>
<td>15.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.189</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>u_z80/ff_di_reg_1_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>u_z80/ff_di_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 36.466%; route: 6.004, 61.170%; tC2Q: 0.232, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.680</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_z80/d_Z_1_s/I0</td>
</tr>
<tr>
<td>15.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.129</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>u_z80/ff_dinst_1_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>u_z80/ff_dinst_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 36.692%; route: 5.943, 60.929%; tC2Q: 0.232, 2.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.680</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>u_z80/d_Z_0_s/I0</td>
</tr>
<tr>
<td>15.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_0_s/F</td>
</tr>
<tr>
<td>16.039</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_z80/ff_di_reg_0_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_z80/ff_di_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 37.032%; route: 5.854, 60.568%; tC2Q: 0.232, 2.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.583</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td>u_z80/d_Z_4_s/I0</td>
</tr>
<tr>
<td>14.954</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_4_s/F</td>
</tr>
<tr>
<td>16.015</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>u_z80/ff_dinst_4_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>u_z80/ff_dinst_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.497, 36.275%; route: 5.911, 61.319%; tC2Q: 0.232, 2.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.635</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>u_z80/d_Z_3_s/I0</td>
</tr>
<tr>
<td>15.190</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_3_s/F</td>
</tr>
<tr>
<td>15.972</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_z80/ff_di_reg_3_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>u_z80/ff_di_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.681, 38.354%; route: 5.684, 59.229%; tC2Q: 0.232, 2.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.355</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[3][A]</td>
<td>u_z80/d_Z_6_s/I0</td>
</tr>
<tr>
<td>14.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>15.885</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>u_z80/ff_di_reg_6_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>u_z80/ff_di_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 37.634%; route: 5.699, 59.926%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>u_z80/u_cz80/ir_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_1_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_z80/u_cz80/n1526_s9/I1</td>
</tr>
<tr>
<td>8.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1526_s9/F</td>
</tr>
<tr>
<td>9.075</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td>u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s28/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C42[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>u_z80/n281_s10/I3</td>
</tr>
<tr>
<td>11.704</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s10/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td>u_z80/n281_s6/I1</td>
</tr>
<tr>
<td>12.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s6/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>u_z80/n281_s5/I0</td>
</tr>
<tr>
<td>13.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s5/F</td>
</tr>
<tr>
<td>14.355</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[3][A]</td>
<td>u_z80/d_Z_6_s/I0</td>
</tr>
<tr>
<td>14.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>15.868</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[1][A]</td>
<td>u_z80/ff_dinst_6_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[1][A]</td>
<td>u_z80/ff_dinst_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 37.698%; route: 5.683, 59.858%; tC2Q: 0.232, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C18[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.063</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.733</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_6_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.733</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0/Q</td>
</tr>
<tr>
<td>6.078</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/Q</td>
</tr>
<tr>
<td>6.089</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C19[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>6.090</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/CLK</td>
</tr>
<tr>
<td>5.625</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s/CLK</td>
</tr>
<tr>
<td>5.625</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>5.625</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1756</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>5.625</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_cpu_clock_div_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_cpu_clock_div_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_cpu_clock_div_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_cpu_clock_div_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_cpu_clock_div_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_cpu_clock_div_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_bit_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_bit_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_bit_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_recv_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_recv_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_recv_data_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_send_data_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_send_data_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_send_data_7_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_main_timer_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_timer_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_timer_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_refresh_timer_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_refresh_timer_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_refresh_timer_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_main_timer_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_timer_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_timer_10_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_main_timer_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_timer_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_timer_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_main_timer_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_timer_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_timer_1_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1756</td>
<td>lcd_clk_d</td>
<td>0.328</td>
<td>2.442</td>
</tr>
<tr>
<td>1226</td>
<td>w_msx_reset_n</td>
<td>7.356</td>
<td>2.075</td>
</tr>
<tr>
<td>335</td>
<td>ff_enable</td>
<td>15.870</td>
<td>1.779</td>
</tr>
<tr>
<td>130</td>
<td>O_sdram_clk_d</td>
<td>1.679</td>
<td>2.442</td>
</tr>
<tr>
<td>97</td>
<td>w_cpu_enable</td>
<td>6.232</td>
<td>1.755</td>
</tr>
<tr>
<td>94</td>
<td>ff_state[3]</td>
<td>17.600</td>
<td>1.816</td>
</tr>
<tr>
<td>88</td>
<td>w_dot_state[1]</td>
<td>17.289</td>
<td>2.485</td>
</tr>
<tr>
<td>85</td>
<td>ir[4]</td>
<td>0.776</td>
<td>1.952</td>
</tr>
<tr>
<td>79</td>
<td>ir[3]</td>
<td>0.573</td>
<td>1.787</td>
</tr>
<tr>
<td>69</td>
<td>ff_state[2]</td>
<td>18.190</td>
<td>1.039</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R38C36</td>
<td>94.44%</td>
</tr>
<tr>
<td>R44C16</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C24</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C20</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C35</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R33C41</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
