#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun  5 12:25:16 2023
# Process ID: 1804
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11788 C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor_red_pitaya\adquisidor.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.xpr
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Operating_Mode_B {READ_FIRST} \
] [get_bd_cells blk_mem_gen_1]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
] [get_bd_cells blk_mem_gen_1]
endgroup
update_module_reference system_coherent_average_0_0
startgroup
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_1/ena] [get_bd_pins coherent_average_0/bram_porta_we]
save_bd_design
reset_run synth_1
reset_run system_blk_mem_gen_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_bd_cells blk_mem_gen_1]
endgroup
save_bd_design
reset_run synth_1
reset_run system_blk_mem_gen_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
update_module_reference system_coherent_average_0_0
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property location {5 2217 1449} [get_bd_cells axi_gpio_2]
set_property CONFIG.C_IS_DUAL {0} [get_bd_cells axi_gpio_2]
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins axi_gpio_2/gpio_io_o]
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property CONFIG.DIN_FROM {15} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins axi_gpio_0/gpio2_io_i]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
connect_bd_net [get_bd_pins coherent_average_0/N_ca] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_pins N_prom_lineal/Dout] [get_bd_pins promedio_lineal_0/N_averaged_samples]
group_bd_cells DAC [get_bd_cells axis_red_pitaya_dac_0] [get_bd_cells dds_compiler_0] [get_bd_cells clk_wiz_0] [get_bd_cells axis_constant_0]
set_property location {6.5 3166 1422} [get_bd_cells DAC]
set_property location {4 2220 1709} [get_bd_cells DAC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
update_module_reference system_coherent_average_0_0
group_bd_cells uP_control [get_bd_cells xlslice_0] [get_bd_cells rst] [get_bd_cells trig] [get_bd_cells axi_gpio_0] [get_bd_cells axi_gpio_2] [get_bd_cells N_prom_lineal] [get_bd_cells axi_gpio_1]
set_property location {4 2178 821} [get_bd_cells DAC]
set_property location {1 484 1118} [get_bd_cells util_ds_buf_1]
set_property location {1 484 1102} [get_bd_cells util_ds_buf_1]
set_property location {3 1344 1108} [get_bd_cells util_ds_buf_2]
set_property location {3382 1392} [get_bd_ports daisy_n_o]
set_property location {3378 644} [get_bd_ports dac_clk_o]
set_property location {3378 687} [get_bd_ports dac_sel_o]
set_property location {3392 748} [get_bd_ports dac_dat_o]
set_property location {3394 808} [get_bd_ports dac_wrt_o]
set_property location {3399 845} [get_bd_ports dac_rst_o]
set_property location {3382 790} [get_bd_ports dac_rst_o]
set_property location {3380 839} [get_bd_ports dac_dat_o]
set_property location {3382 658} [get_bd_ports dac_rst_o]
set_property location {3372 707} [get_bd_ports dac_sel_o]
set_property location {3396 1121} [get_bd_ports daisy_n_o]
group_bd_cells uP [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_125M] [get_bd_cells ps7_0_axi_periph]
set_property location {2 987 463} [get_bd_cells uP]
set_property location {2 969 401} [get_bd_cells uP]
set_property location {2 955 372} [get_bd_cells uP]
group_bd_cells BRAM [get_bd_cells axi_bram_reader_1] [get_bd_cells blk_mem_gen_1] [get_bd_cells bram_switch_0]
set_property location {0.5 134 130} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {2 425 118} [get_bd_cells signal_split_0]
group_bd_cells ADC [get_bd_cells signal_split_0] [get_bd_cells axis_red_pitaya_adc_0]
set_property location {2 415 77} [get_bd_cells ADC]
set_property location {0.5 224 86} [get_bd_cells ADC]
set_property location {1 88 -143} [get_bd_cells data_stream_0]
set_property location {3 907 124} [get_bd_cells promedio_lineal_0]
set_property location {5 2175 661} [get_bd_cells DAC]
set_property location {4 1470 913} [get_bd_cells util_ds_buf_2]
set_property location {2 572 912} [get_bd_cells util_ds_buf_1]
set_property location {3372 955} [get_bd_ports daisy_n_o]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
undo
save_bd_design
update_module_reference system_coherent_average_0_0
set_property name N_promC [get_bd_cells uP_control/xlslice_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
endgroup
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property location {2 690 120} [get_bd_cells promedio_lineal_0]
delete_bd_objs [get_bd_nets data_stream_0_data_out_valid]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out_valid] [get_bd_pins coherent_average_0/data_valid]
delete_bd_objs [get_bd_nets data_stream_0_data_out]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out] [get_bd_pins coherent_average_0/data]
save_bd_design
update_module_reference system_coherent_average_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list \
  CONFIG.CONST_VAL {125} \
  CONFIG.CONST_WIDTH {16} \
] [get_bd_cells xlconstant_0]
set_property location {3 987 -110} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins coherent_average_0/M_in] [get_bd_pins xlconstant_0/dout]
set_property location {3 985 69} [get_bd_cells xlconstant_0]
set_property location {3 984 54} [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets promedio_lineal_0_data_out_valid]
delete_bd_objs [get_bd_nets promedio_lineal_0_data_out]
connect_bd_net [get_bd_pins coherent_average_0/data_valid] [get_bd_pins data_stream_0/data_out_valid]
connect_bd_net [get_bd_pins coherent_average_0/data] [get_bd_pins data_stream_0/data_out]
update_module_reference system_data_stream_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
update_module_reference system_coherent_average_0_0
startgroup
endgroup
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_data_stream_0_0
update_module_reference system_data_stream_0_0
open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
endgroup
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_data_stream_0_0
startgroup
set_property CONFIG.C_IS_DUAL {1} [get_bd_cells uP_control/axi_gpio_2]
endgroup
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
move_bd_cells [get_bd_cells uP_control] [get_bd_cells xlslice_0]
set_property name M [get_bd_cells uP_control/xlslice_0]
connect_bd_net [get_bd_pins uP_control/axi_gpio_2/gpio2_io_i] [get_bd_pins uP_control/axi_gpio_2/gpio_io_o]
undo
connect_bd_net [get_bd_pins uP_control/axi_gpio_2/gpio2_io_i] [get_bd_pins uP_control/M/Din]
startgroup
set_property CONFIG.DIN_FROM {15} [get_bd_cells uP_control/M]
endgroup
connect_bd_net [get_bd_pins uP_control/axi_gpio_2/gpio2_io_o] [get_bd_pins uP_control/axi_gpio_2/gpio2_io_i]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins uP_control/M/Dout] [get_bd_pins coherent_average_0/M_in]
connect_bd_net [get_bd_pins data_stream_0/M_in] [get_bd_pins uP_control/Dout4]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/M]
undo
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/N_prom_lineal]
undo
set_property location {2413 979} [get_bd_ports daisy_n_o]
set_property location {2292 951} [get_bd_ports daisy_n_o]
save_bd_design
reset_run synth_1
reset_run system_axi_gpio_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_nets data_stream_0_data_out_valid]
delete_bd_objs [get_bd_nets data_stream_0_data_out]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out] [get_bd_pins coherent_average_0/data]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out_valid] [get_bd_pins coherent_average_0/data_valid]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
set_property location {2 562 -175} [get_bd_cells data_stream_0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_coherent_average_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
