Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Feb 12 20:59:27 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 46 register/latch pins with no clock driven by root clock pin: TFT_SPI/spi/dataClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: TFT_SPI/spiInitRegClock/OutputCLK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: TFT_SPI/spiWorkClock/OutputCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.386        0.000                      0                   66        0.252        0.000                      0                   66        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              6.386        0.000                      0                   66        0.252        0.000                      0                   66        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.766ns (25.284%)  route 2.264ns (74.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.787     8.189    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.766ns (25.284%)  route 2.264ns (74.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.787     8.189    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.766ns (25.284%)  route 2.264ns (74.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.787     8.189    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.766ns (25.284%)  route 2.264ns (74.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.787     8.189    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.704ns (22.904%)  route 2.370ns (77.096%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  TFT_SPI/spiWorkClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.822     6.438    TFT_SPI/spiWorkClock/counter_reg[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  TFT_SPI/spiWorkClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.570     7.132    TFT_SPI/spiWorkClock/counter[0]_i_4__0_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.256 r  TFT_SPI/spiWorkClock/counter[0]_i_1/O
                         net (fo=18, routed)          0.977     8.233    TFT_SPI/spiWorkClock/clear
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.520    14.861    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[16]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    TFT_SPI/spiWorkClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.704ns (22.904%)  route 2.370ns (77.096%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  TFT_SPI/spiWorkClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.822     6.438    TFT_SPI/spiWorkClock/counter_reg[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  TFT_SPI/spiWorkClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.570     7.132    TFT_SPI/spiWorkClock/counter[0]_i_4__0_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.256 r  TFT_SPI/spiWorkClock/counter[0]_i_1/O
                         net (fo=18, routed)          0.977     8.233    TFT_SPI/spiWorkClock/clear
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.520    14.861    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    TFT_SPI/spiWorkClock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.766ns (26.495%)  route 2.125ns (73.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.649     8.050    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.766ns (26.495%)  route 2.125ns (73.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.649     8.050    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.766ns (26.495%)  route 2.125ns (73.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.649     8.050    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.766ns (26.495%)  route 2.125ns (73.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.638     5.159    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  TFT_SPI/spiInitRegClock/counter_reg[9]/Q
                         net (fo=2, routed)           0.801     6.479    TFT_SPI/spiInitRegClock/counter_reg[9]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.603 f  TFT_SPI/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.675     7.277    TFT_SPI/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  TFT_SPI/spiInitRegClock/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.649     8.050    TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.860    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    14.575    TFT_SPI/spiInitRegClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  6.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y44         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  TFT_SPI/spiWorkClock/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    TFT_SPI/spiWorkClock/counter_reg_n_0_[3]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  TFT_SPI/spiWorkClock/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.835    TFT_SPI/spiWorkClock/counter_reg[0]_i_2_n_4
    SLICE_X65Y44         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y44         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    TFT_SPI/spiWorkClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  TFT_SPI/spiInitRegClock/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.757    TFT_SPI/spiInitRegClock/counter_reg_n_0_[2]
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  TFT_SPI/spiInitRegClock/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.867    TFT_SPI/spiInitRegClock/counter_reg[0]_i_2__0_n_5
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y43         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134     1.612    TFT_SPI/spiInitRegClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  TFT_SPI/spiWorkClock/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.724    TFT_SPI/spiWorkClock/counter_reg_n_0_[4]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  TFT_SPI/spiWorkClock/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    TFT_SPI/spiWorkClock/counter_reg[4]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    TFT_SPI/spiWorkClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y44         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  TFT_SPI/spiWorkClock/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.729    TFT_SPI/spiWorkClock/counter_reg_n_0_[2]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  TFT_SPI/spiWorkClock/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.840    TFT_SPI/spiWorkClock/counter_reg[0]_i_2_n_5
    SLICE_X65Y44         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y44         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    TFT_SPI/spiWorkClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.487%)  route 0.214ns (53.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.479    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  TFT_SPI/spiWorkClock/counter_reg[17]/Q
                         net (fo=3, routed)           0.214     1.834    TFT_SPI/spiWorkClock/counter_reg[17]
    SLICE_X64Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.879 r  TFT_SPI/spiWorkClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.879    TFT_SPI/spiWorkClock/OutputCLK_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  TFT_SPI/spiWorkClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     1.994    TFT_SPI/spiWorkClock/CLK
    SLICE_X64Y47         FDRE                                         r  TFT_SPI/spiWorkClock/OutputCLK_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.120     1.615    TFT_SPI/spiWorkClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y46         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  TFT_SPI/spiWorkClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.739    TFT_SPI/spiWorkClock/counter_reg[11]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  TFT_SPI/spiWorkClock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    TFT_SPI/spiWorkClock/counter_reg[8]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y46         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    TFT_SPI/spiWorkClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  TFT_SPI/spiWorkClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.739    TFT_SPI/spiWorkClock/counter_reg[7]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  TFT_SPI/spiWorkClock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    TFT_SPI/spiWorkClock/counter_reg[4]_i_1_n_4
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y45         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    TFT_SPI/spiWorkClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  TFT_SPI/spiInitRegClock/counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.769    TFT_SPI/spiInitRegClock/counter_reg[10]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  TFT_SPI/spiInitRegClock/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.879    TFT_SPI/spiInitRegClock/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y45         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.134     1.612    TFT_SPI/spiInitRegClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TFT_SPI/spiInitRegClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiInitRegClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.478    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  TFT_SPI/spiInitRegClock/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.769    TFT_SPI/spiInitRegClock/counter_reg[6]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  TFT_SPI/spiInitRegClock/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.879    TFT_SPI/spiInitRegClock/counter_reg[4]_i_1__0_n_5
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.993    TFT_SPI/spiInitRegClock/CLK
    SLICE_X64Y44         FDRE                                         r  TFT_SPI/spiInitRegClock/counter_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.134     1.612    TFT_SPI/spiInitRegClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TFT_SPI/spiWorkClock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TFT_SPI/spiWorkClock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.479    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  TFT_SPI/spiWorkClock/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.737    TFT_SPI/spiWorkClock/counter_reg[16]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  TFT_SPI/spiWorkClock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    TFT_SPI/spiWorkClock/counter_reg[16]_i_1_n_7
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     1.994    TFT_SPI/spiWorkClock/CLK
    SLICE_X65Y48         FDRE                                         r  TFT_SPI/spiWorkClock/counter_reg[16]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.105     1.584    TFT_SPI/spiWorkClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58   TFT_SPI/initializationRegister/CS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y51   TFT_SPI/initializationRegister/address_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y43   TFT_SPI/spiInitRegClock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   TFT_SPI/spiInitRegClock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   TFT_SPI/spiInitRegClock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   TFT_SPI/initializationRegister/CS_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y50   TFT_SPI/initializationRegister/address_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y51   TFT_SPI/initializationRegister/address_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   TFT_SPI/spiInitRegClock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   TFT_SPI/spiInitRegClock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   TFT_SPI/spiInitRegClock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   TFT_SPI/spiInitRegClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   TFT_SPI/initializationRegister/CS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   TFT_SPI/spiInitRegClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   TFT_SPI/spiInitRegClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   TFT_SPI/spiInitRegClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   TFT_SPI/spiInitRegClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   TFT_SPI/spiInitRegClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   TFT_SPI/spiInitRegClock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   TFT_SPI/spiInitRegClock/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   TFT_SPI/spiInitRegClock/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   TFT_SPI/spiInitRegClock/counter_reg[4]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | TFT_CLK  | FDRE   | -     |     12.951 (r) | SLOW    |      3.899 (r) | FAST    |          |
clk100    | TFT_CS   | FDRE   | -     |     12.059 (r) | SLOW    |      3.682 (r) | FAST    |          |
clk100    | TFT_MOSI | FDRE   | -     |     17.115 (r) | SLOW    |      4.640 (r) | FAST    |          |
clk100    | TFT_RS   | FDRE   | -     |     14.077 (r) | SLOW    |      4.160 (r) | FAST    |          |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.614 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



