# during testing:
TOP_MODULE=TopModule
TOP_MODULE=VivadoTest

# denoting where Xilinx Vivado is installed:
XILINX_TOP_DIR=/opt/Xilinx/Vivado/2019.1
XILINX_DIR=$XILINX_TOP_DIR/ids_lite/ISE

# the fpga part we're using:

# arty 7
XILINX_PART=xc7a35ticsg324-1L
