#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct  6 16:09:17 2015
# Process ID: 14215
# Log file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI.vdi
# Journal file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source trigger_logic_AXI.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'backend_logic/prescaler_delay_buffer/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'backend_logic/pulser_delay_buffer/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[0].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[1].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[2].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[3].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[4].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[5].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[6].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[7].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[8].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[9].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' for cell 'backend_logic/handshake_unit1/c0'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'backend_logic/handshake_counter/beam_c'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'backend_logic/per1/prescaler_counter'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'backend_logic/prescaler_xor_pulser_AND_prescaler_delayed_counter/beam_c'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'backend_logic/prescaler_xor_pulser_counter/beam_c'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'backend_logic/pulser_delayed_AND_prescaler_xor_pulser_counter/beam_c'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'frontend_logic/beam_current_counter/beam_c'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp' for cell 'backend_logic/pulser_0p1_to_10Hz/c1'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp' for cell 'backend_logic/pulser_0p1_to_10Hz/c2'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/prescaler_counter_binary_3_synth_1/prescaler_counter_binary_3.dcp' for cell 'backend_logic/per1/counterp'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[0].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[1].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[2].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[3].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[4].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[5].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[6].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[7].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[8].trig_countn/c16'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp' for cell 'frontend_logic/gen_trig_counters[9].trig_countn/c16'
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/prescaler_counter_binary_3_synth_1/prescaler_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_3_synth_1/c_counter_binary_3.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  OBUFDS => OBUFDS: 9 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1334.281 ; gain = 329.152 ; free physical = 5419 ; free virtual = 29884
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in 25 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1356.312 ; gain = 12.027 ; free physical = 5483 ; free virtual = 29947
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8a35ad28

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1868.984 ; gain = 0.000 ; free physical = 5550 ; free virtual = 30010

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 8a35ad28

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1868.984 ; gain = 0.000 ; free physical = 5548 ; free virtual = 30009

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2775 unconnected nets.
INFO: [Opt 31-11] Eliminated 65 unconnected cells.
Phase 3 Sweep | Checksum: 1416c7b29

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1868.984 ; gain = 0.000 ; free physical = 5548 ; free virtual = 30009

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1868.984 ; gain = 0.000 ; free physical = 5548 ; free virtual = 30009
Ending Logic Optimization Task | Checksum: 1416c7b29

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1868.984 ; gain = 0.000 ; free physical = 5548 ; free virtual = 30009
Implement Debug Cores | Checksum: 1ec19e484
Logic Optimization | Checksum: 1ec19e484

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1416c7b29

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1932.992 ; gain = 0.000 ; free physical = 5486 ; free virtual = 29962
Ending Power Optimization Task | Checksum: 1416c7b29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1932.992 ; gain = 64.008 ; free physical = 5486 ; free virtual = 29962
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1932.992 ; gain = 598.711 ; free physical = 5486 ; free virtual = 29962
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1973.000 ; gain = 0.000 ; free physical = 5482 ; free virtual = 29958
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in 25 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: faf31b17

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1973.000 ; gain = 0.000 ; free physical = 5378 ; free virtual = 29857

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1973.000 ; gain = 0.000 ; free physical = 5378 ; free virtual = 29857
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.000 ; gain = 0.000 ; free physical = 5378 ; free virtual = 29857

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 7087035f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1973.000 ; gain = 0.000 ; free physical = 5378 ; free virtual = 29856
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 7087035f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29795

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 7087035f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29795

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 7b16e64f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29795
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10980b255

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29795

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 1be3ebcf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29796
Phase 2.2 Build Placer Netlist Model | Checksum: 1be3ebcf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29796

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1be3ebcf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29796
Phase 2.3 Constrain Clocks/Macros | Checksum: 1be3ebcf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29796
Phase 2 Placer Initialization | Checksum: 1be3ebcf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.023 ; gain = 60.023 ; free physical = 5298 ; free virtual = 29796

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18f9e116e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5287 ; free virtual = 29787

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18f9e116e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5287 ; free virtual = 29787

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c5c174ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5287 ; free virtual = 29787

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1595239d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5287 ; free virtual = 29787

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
Phase 4.4 Small Shape Detail Placement | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
Phase 4 Detail Placement | Checksum: 1a76732af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 104757ad9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 104757ad9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 104757ad9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 104757ad9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 104757ad9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1117685cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1117685cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
Ending Placer Task | Checksum: ca025baa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2085.039 ; gain = 112.039 ; free physical = 5286 ; free virtual = 29787
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2085.039 ; gain = 0.000 ; free physical = 5283 ; free virtual = 29787
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2085.039 ; gain = 0.000 ; free physical = 5276 ; free virtual = 29785
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2085.039 ; gain = 0.000 ; free physical = 5277 ; free virtual = 29786
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2085.039 ; gain = 0.000 ; free physical = 5274 ; free virtual = 29783
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in 25 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1133e5bca

Time (s): cpu = 00:01:43 ; elapsed = 00:01:23 . Memory (MB): peak = 2182.270 ; gain = 97.230 ; free physical = 4699 ; free virtual = 29232

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 1133e5bca

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2182.270 ; gain = 97.230 ; free physical = 4663 ; free virtual = 29197
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 12d94cda0

Time (s): cpu = 00:01:44 ; elapsed = 00:01:25 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4628 ; free virtual = 29161

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1302b9a3b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:25 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4616 ; free virtual = 29149

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 4316492f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141
Phase 4 Rip-up And Reroute | Checksum: 4316492f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 4316492f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 4316492f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.177366 %
  Global Horizontal Routing Utilization  = 0.365135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 4316492f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4316492f

Time (s): cpu = 00:02:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d0c6c1d5

Time (s): cpu = 00:02:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:30 . Memory (MB): peak = 2192.770 ; gain = 107.730 ; free physical = 4607 ; free virtual = 29141
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2202.773 ; gain = 0.000 ; free physical = 4602 ; free virtual = 29139
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 16:11:58 2015...
