#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000012600844580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000126008cfc40_0 .net "PC", 31 0, v00000126008c8e30_0;  1 drivers
v00000126008cfce0_0 .var "clk", 0 0;
v00000126008cfd80_0 .net "clkout", 0 0, L_000001260087d9f0;  1 drivers
v00000126008cfe20_0 .net "cycles_consumed", 31 0, v00000126008d0dc0_0;  1 drivers
v00000126008d0460_0 .var "rst", 0 0;
S_00000126007e6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000012600844580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000012600860740 .param/l "RType" 0 4 2, C4<000000>;
P_0000012600860778 .param/l "add" 0 4 5, C4<100000>;
P_00000126008607b0 .param/l "addi" 0 4 8, C4<001000>;
P_00000126008607e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000012600860820 .param/l "and_" 0 4 5, C4<100100>;
P_0000012600860858 .param/l "andi" 0 4 8, C4<001100>;
P_0000012600860890 .param/l "beq" 0 4 10, C4<000100>;
P_00000126008608c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000012600860900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012600860938 .param/l "j" 0 4 12, C4<000010>;
P_0000012600860970 .param/l "jal" 0 4 12, C4<000011>;
P_00000126008609a8 .param/l "jr" 0 4 6, C4<001000>;
P_00000126008609e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000012600860a18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012600860a50 .param/l "or_" 0 4 5, C4<100101>;
P_0000012600860a88 .param/l "ori" 0 4 8, C4<001101>;
P_0000012600860ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012600860af8 .param/l "sll" 0 4 6, C4<000000>;
P_0000012600860b30 .param/l "slt" 0 4 5, C4<101010>;
P_0000012600860b68 .param/l "slti" 0 4 8, C4<101010>;
P_0000012600860ba0 .param/l "srl" 0 4 6, C4<000010>;
P_0000012600860bd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000012600860c10 .param/l "subu" 0 4 5, C4<100011>;
P_0000012600860c48 .param/l "sw" 0 4 8, C4<101011>;
P_0000012600860c80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012600860cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001260087dd70 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087d830 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087dde0 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087db40 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087de50 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087cfe0 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087cf70 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087d980 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087d9f0 .functor OR 1, v00000126008cfce0_0, v000001260084ae60_0, C4<0>, C4<0>;
L_000001260087d210 .functor OR 1, L_0000012600919d00, L_00000126009194e0, C4<0>, C4<0>;
L_000001260087d8a0 .functor AND 1, L_0000012600919da0, L_000001260091a980, C4<1>, C4<1>;
L_000001260087dc20 .functor NOT 1, v00000126008d0460_0, C4<0>, C4<0>, C4<0>;
L_000001260087d750 .functor OR 1, L_0000012600919260, L_000001260091ae80, C4<0>, C4<0>;
L_000001260087dad0 .functor OR 1, L_000001260087d750, L_0000012600919a80, C4<0>, C4<0>;
L_000001260087d3d0 .functor OR 1, L_000001260091a340, L_000001260092f150, C4<0>, C4<0>;
L_000001260087d050 .functor AND 1, L_000001260091a2a0, L_000001260087d3d0, C4<1>, C4<1>;
L_000001260087d520 .functor OR 1, L_000001260092fab0, L_0000012600930eb0, C4<0>, C4<0>;
L_000001260087d440 .functor AND 1, L_000001260092f970, L_000001260087d520, C4<1>, C4<1>;
L_000001260087d1a0 .functor NOT 1, L_000001260087d9f0, C4<0>, C4<0>, C4<0>;
v00000126008c9830_0 .net "ALUOp", 3 0, v0000012600849b00_0;  1 drivers
v00000126008c98d0_0 .net "ALUResult", 31 0, v00000126008ca4b0_0;  1 drivers
v00000126008c9970_0 .net "ALUSrc", 0 0, v000001260084b220_0;  1 drivers
v00000126008cb860_0 .net "ALUin2", 31 0, L_0000012600930e10;  1 drivers
v00000126008cbfe0_0 .net "MemReadEn", 0 0, v0000012600849880_0;  1 drivers
v00000126008cc120_0 .net "MemWriteEn", 0 0, v000001260084adc0_0;  1 drivers
v00000126008cb900_0 .net "MemtoReg", 0 0, v000001260084a820_0;  1 drivers
v00000126008cc9e0_0 .net "PC", 31 0, v00000126008c8e30_0;  alias, 1 drivers
v00000126008cb9a0_0 .net "PCPlus1", 31 0, L_000001260091a5c0;  1 drivers
v00000126008cb540_0 .net "PCsrc", 0 0, v00000126008c9fb0_0;  1 drivers
v00000126008cbb80_0 .net "RegDst", 0 0, v000001260084a320_0;  1 drivers
v00000126008cbcc0_0 .net "RegWriteEn", 0 0, v000001260084af00_0;  1 drivers
v00000126008cb680_0 .net "WriteRegister", 4 0, L_00000126009191c0;  1 drivers
v00000126008cb360_0 .net *"_ivl_0", 0 0, L_000001260087dd70;  1 drivers
L_00000126008d0fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000126008cc4e0_0 .net/2u *"_ivl_10", 4 0, L_00000126008d0fd0;  1 drivers
L_00000126008d13c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cbd60_0 .net *"_ivl_101", 15 0, L_00000126008d13c0;  1 drivers
v00000126008cbe00_0 .net *"_ivl_102", 31 0, L_0000012600919440;  1 drivers
L_00000126008d1408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cc440_0 .net *"_ivl_105", 25 0, L_00000126008d1408;  1 drivers
L_00000126008d1450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cc580_0 .net/2u *"_ivl_106", 31 0, L_00000126008d1450;  1 drivers
v00000126008cbc20_0 .net *"_ivl_108", 0 0, L_0000012600919da0;  1 drivers
L_00000126008d1498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000126008cafa0_0 .net/2u *"_ivl_110", 5 0, L_00000126008d1498;  1 drivers
v00000126008cc800_0 .net *"_ivl_112", 0 0, L_000001260091a980;  1 drivers
v00000126008ccda0_0 .net *"_ivl_115", 0 0, L_000001260087d8a0;  1 drivers
v00000126008cc080_0 .net *"_ivl_116", 47 0, L_000001260091a840;  1 drivers
L_00000126008d14e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cce40_0 .net *"_ivl_119", 15 0, L_00000126008d14e0;  1 drivers
L_00000126008d1018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000126008cc760_0 .net/2u *"_ivl_12", 5 0, L_00000126008d1018;  1 drivers
v00000126008cca80_0 .net *"_ivl_120", 47 0, L_0000012600919bc0;  1 drivers
L_00000126008d1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cc8a0_0 .net *"_ivl_123", 15 0, L_00000126008d1528;  1 drivers
v00000126008cba40_0 .net *"_ivl_125", 0 0, L_000001260091aa20;  1 drivers
v00000126008cb040_0 .net *"_ivl_126", 31 0, L_0000012600919580;  1 drivers
v00000126008ccbc0_0 .net *"_ivl_128", 47 0, L_000001260091ab60;  1 drivers
v00000126008cb5e0_0 .net *"_ivl_130", 47 0, L_0000012600919120;  1 drivers
v00000126008cb400_0 .net *"_ivl_132", 47 0, L_00000126009199e0;  1 drivers
v00000126008ccc60_0 .net *"_ivl_134", 47 0, L_000001260091a7a0;  1 drivers
v00000126008ccd00_0 .net *"_ivl_14", 0 0, L_00000126008d00a0;  1 drivers
v00000126008cc620_0 .net *"_ivl_140", 0 0, L_000001260087dc20;  1 drivers
L_00000126008d15b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cc6c0_0 .net/2u *"_ivl_142", 31 0, L_00000126008d15b8;  1 drivers
L_00000126008d1690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000126008cb180_0 .net/2u *"_ivl_146", 5 0, L_00000126008d1690;  1 drivers
v00000126008cc1c0_0 .net *"_ivl_148", 0 0, L_0000012600919260;  1 drivers
L_00000126008d16d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000126008cc940_0 .net/2u *"_ivl_150", 5 0, L_00000126008d16d8;  1 drivers
v00000126008cc300_0 .net *"_ivl_152", 0 0, L_000001260091ae80;  1 drivers
v00000126008cc260_0 .net *"_ivl_155", 0 0, L_000001260087d750;  1 drivers
L_00000126008d1720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000126008cb720_0 .net/2u *"_ivl_156", 5 0, L_00000126008d1720;  1 drivers
v00000126008ccb20_0 .net *"_ivl_158", 0 0, L_0000012600919a80;  1 drivers
L_00000126008d1060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000126008cb0e0_0 .net/2u *"_ivl_16", 4 0, L_00000126008d1060;  1 drivers
v00000126008cb4a0_0 .net *"_ivl_161", 0 0, L_000001260087dad0;  1 drivers
L_00000126008d1768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cb7c0_0 .net/2u *"_ivl_162", 15 0, L_00000126008d1768;  1 drivers
v00000126008cb220_0 .net *"_ivl_164", 31 0, L_0000012600919620;  1 drivers
v00000126008cb2c0_0 .net *"_ivl_167", 0 0, L_00000126009196c0;  1 drivers
v00000126008cbae0_0 .net *"_ivl_168", 15 0, L_0000012600919e40;  1 drivers
v00000126008cbea0_0 .net *"_ivl_170", 31 0, L_0000012600919ee0;  1 drivers
v00000126008cbf40_0 .net *"_ivl_174", 31 0, L_000001260091a200;  1 drivers
L_00000126008d17b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cc3a0_0 .net *"_ivl_177", 25 0, L_00000126008d17b0;  1 drivers
L_00000126008d17f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cec70_0 .net/2u *"_ivl_178", 31 0, L_00000126008d17f8;  1 drivers
v00000126008cd910_0 .net *"_ivl_180", 0 0, L_000001260091a2a0;  1 drivers
L_00000126008d1840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000126008cdc30_0 .net/2u *"_ivl_182", 5 0, L_00000126008d1840;  1 drivers
v00000126008cda50_0 .net *"_ivl_184", 0 0, L_000001260091a340;  1 drivers
L_00000126008d1888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000126008ce630_0 .net/2u *"_ivl_186", 5 0, L_00000126008d1888;  1 drivers
v00000126008cd5f0_0 .net *"_ivl_188", 0 0, L_000001260092f150;  1 drivers
v00000126008cd4b0_0 .net *"_ivl_19", 4 0, L_00000126008d0280;  1 drivers
v00000126008cd730_0 .net *"_ivl_191", 0 0, L_000001260087d3d0;  1 drivers
v00000126008cd870_0 .net *"_ivl_193", 0 0, L_000001260087d050;  1 drivers
L_00000126008d18d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000126008cd550_0 .net/2u *"_ivl_194", 5 0, L_00000126008d18d0;  1 drivers
v00000126008ce310_0 .net *"_ivl_196", 0 0, L_000001260092fb50;  1 drivers
L_00000126008d1918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000126008ce9f0_0 .net/2u *"_ivl_198", 31 0, L_00000126008d1918;  1 drivers
L_00000126008d0f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000126008cdff0_0 .net/2u *"_ivl_2", 5 0, L_00000126008d0f88;  1 drivers
v00000126008ce130_0 .net *"_ivl_20", 4 0, L_00000126008d0820;  1 drivers
v00000126008ce270_0 .net *"_ivl_200", 31 0, L_000001260092f1f0;  1 drivers
v00000126008ce1d0_0 .net *"_ivl_204", 31 0, L_00000126009302d0;  1 drivers
L_00000126008d1960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cd690_0 .net *"_ivl_207", 25 0, L_00000126008d1960;  1 drivers
L_00000126008d19a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008ce3b0_0 .net/2u *"_ivl_208", 31 0, L_00000126008d19a8;  1 drivers
v00000126008cdcd0_0 .net *"_ivl_210", 0 0, L_000001260092f970;  1 drivers
L_00000126008d19f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000126008cd7d0_0 .net/2u *"_ivl_212", 5 0, L_00000126008d19f0;  1 drivers
v00000126008cd370_0 .net *"_ivl_214", 0 0, L_000001260092fab0;  1 drivers
L_00000126008d1a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000126008ce8b0_0 .net/2u *"_ivl_216", 5 0, L_00000126008d1a38;  1 drivers
v00000126008ce810_0 .net *"_ivl_218", 0 0, L_0000012600930eb0;  1 drivers
v00000126008ce450_0 .net *"_ivl_221", 0 0, L_000001260087d520;  1 drivers
v00000126008cd9b0_0 .net *"_ivl_223", 0 0, L_000001260087d440;  1 drivers
L_00000126008d1a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000126008ce4f0_0 .net/2u *"_ivl_224", 5 0, L_00000126008d1a80;  1 drivers
v00000126008ccfb0_0 .net *"_ivl_226", 0 0, L_00000126009305f0;  1 drivers
v00000126008cd410_0 .net *"_ivl_228", 31 0, L_000001260092fe70;  1 drivers
v00000126008ce590_0 .net *"_ivl_24", 0 0, L_000001260087dde0;  1 drivers
L_00000126008d10a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000126008cdaf0_0 .net/2u *"_ivl_26", 4 0, L_00000126008d10a8;  1 drivers
v00000126008cd0f0_0 .net *"_ivl_29", 4 0, L_00000126008d0640;  1 drivers
v00000126008ce6d0_0 .net *"_ivl_32", 0 0, L_000001260087db40;  1 drivers
L_00000126008d10f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000126008cdd70_0 .net/2u *"_ivl_34", 4 0, L_00000126008d10f0;  1 drivers
v00000126008ced10_0 .net *"_ivl_37", 4 0, L_00000126008d08c0;  1 drivers
v00000126008cd190_0 .net *"_ivl_40", 0 0, L_000001260087de50;  1 drivers
L_00000126008d1138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cdb90_0 .net/2u *"_ivl_42", 15 0, L_00000126008d1138;  1 drivers
v00000126008ce770_0 .net *"_ivl_45", 15 0, L_000001260091a3e0;  1 drivers
v00000126008ceb30_0 .net *"_ivl_48", 0 0, L_000001260087cfe0;  1 drivers
v00000126008cd230_0 .net *"_ivl_5", 5 0, L_00000126008cfec0;  1 drivers
L_00000126008d1180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cea90_0 .net/2u *"_ivl_50", 36 0, L_00000126008d1180;  1 drivers
L_00000126008d11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cedb0_0 .net/2u *"_ivl_52", 31 0, L_00000126008d11c8;  1 drivers
v00000126008ce950_0 .net *"_ivl_55", 4 0, L_0000012600919080;  1 drivers
v00000126008cd2d0_0 .net *"_ivl_56", 36 0, L_0000012600919940;  1 drivers
v00000126008cde10_0 .net *"_ivl_58", 36 0, L_000001260091ad40;  1 drivers
v00000126008cdeb0_0 .net *"_ivl_62", 0 0, L_000001260087cf70;  1 drivers
L_00000126008d1210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000126008cebd0_0 .net/2u *"_ivl_64", 5 0, L_00000126008d1210;  1 drivers
v00000126008cdf50_0 .net *"_ivl_67", 5 0, L_0000012600919c60;  1 drivers
v00000126008cee50_0 .net *"_ivl_70", 0 0, L_000001260087d980;  1 drivers
L_00000126008d1258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008ce090_0 .net/2u *"_ivl_72", 57 0, L_00000126008d1258;  1 drivers
L_00000126008d12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008cd050_0 .net/2u *"_ivl_74", 31 0, L_00000126008d12a0;  1 drivers
v00000126008cf600_0 .net *"_ivl_77", 25 0, L_0000012600918fe0;  1 drivers
v00000126008d0d20_0 .net *"_ivl_78", 57 0, L_000001260091a160;  1 drivers
v00000126008d0960_0 .net *"_ivl_8", 0 0, L_000001260087d830;  1 drivers
v00000126008d0500_0 .net *"_ivl_80", 57 0, L_0000012600919f80;  1 drivers
L_00000126008d12e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000126008cff60_0 .net/2u *"_ivl_84", 31 0, L_00000126008d12e8;  1 drivers
L_00000126008d1330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000126008d0c80_0 .net/2u *"_ivl_88", 5 0, L_00000126008d1330;  1 drivers
v00000126008d0e60_0 .net *"_ivl_90", 0 0, L_0000012600919d00;  1 drivers
L_00000126008d1378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000126008d0320_0 .net/2u *"_ivl_92", 5 0, L_00000126008d1378;  1 drivers
v00000126008cefc0_0 .net *"_ivl_94", 0 0, L_00000126009194e0;  1 drivers
v00000126008d0aa0_0 .net *"_ivl_97", 0 0, L_000001260087d210;  1 drivers
v00000126008cfb00_0 .net *"_ivl_98", 47 0, L_000001260091a8e0;  1 drivers
v00000126008d0b40_0 .net "adderResult", 31 0, L_000001260091aac0;  1 drivers
v00000126008d0be0_0 .net "address", 31 0, L_0000012600919300;  1 drivers
v00000126008d0a00_0 .net "clk", 0 0, L_000001260087d9f0;  alias, 1 drivers
v00000126008d0dc0_0 .var "cycles_consumed", 31 0;
v00000126008cf060_0 .net "extImm", 31 0, L_000001260091a0c0;  1 drivers
v00000126008d0780_0 .net "funct", 5 0, L_000001260091ade0;  1 drivers
v00000126008cfa60_0 .net "hlt", 0 0, v000001260084ae60_0;  1 drivers
v00000126008cf100_0 .net "imm", 15 0, L_000001260091a020;  1 drivers
v00000126008d03c0_0 .net "immediate", 31 0, L_000001260092fbf0;  1 drivers
v00000126008cf1a0_0 .net "input_clk", 0 0, v00000126008cfce0_0;  1 drivers
v00000126008cf2e0_0 .net "instruction", 31 0, L_00000126009198a0;  1 drivers
v00000126008d01e0_0 .net "memoryReadData", 31 0, v00000126008c8890_0;  1 drivers
v00000126008cf6a0_0 .net "nextPC", 31 0, L_000001260091a480;  1 drivers
v00000126008cf240_0 .net "opcode", 5 0, L_00000126008d0000;  1 drivers
v00000126008cf880_0 .net "rd", 4 0, L_00000126008d05a0;  1 drivers
v00000126008cf380_0 .net "readData1", 31 0, L_000001260087d0c0;  1 drivers
v00000126008cf420_0 .net "readData1_w", 31 0, L_0000012600930370;  1 drivers
v00000126008cf740_0 .net "readData2", 31 0, L_000001260087d910;  1 drivers
v00000126008cf4c0_0 .net "rs", 4 0, L_00000126008d06e0;  1 drivers
v00000126008d0140_0 .net "rst", 0 0, v00000126008d0460_0;  1 drivers
v00000126008cf560_0 .net "rt", 4 0, L_0000012600919b20;  1 drivers
v00000126008cf7e0_0 .net "shamt", 31 0, L_000001260091a520;  1 drivers
v00000126008cf920_0 .net "wire_instruction", 31 0, L_000001260087dc90;  1 drivers
v00000126008cf9c0_0 .net "writeData", 31 0, L_0000012600930910;  1 drivers
v00000126008cfba0_0 .net "zero", 0 0, L_000001260092f650;  1 drivers
L_00000126008cfec0 .part L_00000126009198a0, 26, 6;
L_00000126008d0000 .functor MUXZ 6, L_00000126008cfec0, L_00000126008d0f88, L_000001260087dd70, C4<>;
L_00000126008d00a0 .cmp/eq 6, L_00000126008d0000, L_00000126008d1018;
L_00000126008d0280 .part L_00000126009198a0, 11, 5;
L_00000126008d0820 .functor MUXZ 5, L_00000126008d0280, L_00000126008d1060, L_00000126008d00a0, C4<>;
L_00000126008d05a0 .functor MUXZ 5, L_00000126008d0820, L_00000126008d0fd0, L_000001260087d830, C4<>;
L_00000126008d0640 .part L_00000126009198a0, 21, 5;
L_00000126008d06e0 .functor MUXZ 5, L_00000126008d0640, L_00000126008d10a8, L_000001260087dde0, C4<>;
L_00000126008d08c0 .part L_00000126009198a0, 16, 5;
L_0000012600919b20 .functor MUXZ 5, L_00000126008d08c0, L_00000126008d10f0, L_000001260087db40, C4<>;
L_000001260091a3e0 .part L_00000126009198a0, 0, 16;
L_000001260091a020 .functor MUXZ 16, L_000001260091a3e0, L_00000126008d1138, L_000001260087de50, C4<>;
L_0000012600919080 .part L_00000126009198a0, 6, 5;
L_0000012600919940 .concat [ 5 32 0 0], L_0000012600919080, L_00000126008d11c8;
L_000001260091ad40 .functor MUXZ 37, L_0000012600919940, L_00000126008d1180, L_000001260087cfe0, C4<>;
L_000001260091a520 .part L_000001260091ad40, 0, 32;
L_0000012600919c60 .part L_00000126009198a0, 0, 6;
L_000001260091ade0 .functor MUXZ 6, L_0000012600919c60, L_00000126008d1210, L_000001260087cf70, C4<>;
L_0000012600918fe0 .part L_00000126009198a0, 0, 26;
L_000001260091a160 .concat [ 26 32 0 0], L_0000012600918fe0, L_00000126008d12a0;
L_0000012600919f80 .functor MUXZ 58, L_000001260091a160, L_00000126008d1258, L_000001260087d980, C4<>;
L_0000012600919300 .part L_0000012600919f80, 0, 32;
L_000001260091a5c0 .arith/sum 32, v00000126008c8e30_0, L_00000126008d12e8;
L_0000012600919d00 .cmp/eq 6, L_00000126008d0000, L_00000126008d1330;
L_00000126009194e0 .cmp/eq 6, L_00000126008d0000, L_00000126008d1378;
L_000001260091a8e0 .concat [ 32 16 0 0], L_0000012600919300, L_00000126008d13c0;
L_0000012600919440 .concat [ 6 26 0 0], L_00000126008d0000, L_00000126008d1408;
L_0000012600919da0 .cmp/eq 32, L_0000012600919440, L_00000126008d1450;
L_000001260091a980 .cmp/eq 6, L_000001260091ade0, L_00000126008d1498;
L_000001260091a840 .concat [ 32 16 0 0], L_000001260087d0c0, L_00000126008d14e0;
L_0000012600919bc0 .concat [ 32 16 0 0], v00000126008c8e30_0, L_00000126008d1528;
L_000001260091aa20 .part L_000001260091a020, 15, 1;
LS_0000012600919580_0_0 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_4 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_8 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_12 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_16 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_20 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_24 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_0_28 .concat [ 1 1 1 1], L_000001260091aa20, L_000001260091aa20, L_000001260091aa20, L_000001260091aa20;
LS_0000012600919580_1_0 .concat [ 4 4 4 4], LS_0000012600919580_0_0, LS_0000012600919580_0_4, LS_0000012600919580_0_8, LS_0000012600919580_0_12;
LS_0000012600919580_1_4 .concat [ 4 4 4 4], LS_0000012600919580_0_16, LS_0000012600919580_0_20, LS_0000012600919580_0_24, LS_0000012600919580_0_28;
L_0000012600919580 .concat [ 16 16 0 0], LS_0000012600919580_1_0, LS_0000012600919580_1_4;
L_000001260091ab60 .concat [ 16 32 0 0], L_000001260091a020, L_0000012600919580;
L_0000012600919120 .arith/sum 48, L_0000012600919bc0, L_000001260091ab60;
L_00000126009199e0 .functor MUXZ 48, L_0000012600919120, L_000001260091a840, L_000001260087d8a0, C4<>;
L_000001260091a7a0 .functor MUXZ 48, L_00000126009199e0, L_000001260091a8e0, L_000001260087d210, C4<>;
L_000001260091aac0 .part L_000001260091a7a0, 0, 32;
L_000001260091a480 .functor MUXZ 32, L_000001260091a5c0, L_000001260091aac0, v00000126008c9fb0_0, C4<>;
L_00000126009198a0 .functor MUXZ 32, L_000001260087dc90, L_00000126008d15b8, L_000001260087dc20, C4<>;
L_0000012600919260 .cmp/eq 6, L_00000126008d0000, L_00000126008d1690;
L_000001260091ae80 .cmp/eq 6, L_00000126008d0000, L_00000126008d16d8;
L_0000012600919a80 .cmp/eq 6, L_00000126008d0000, L_00000126008d1720;
L_0000012600919620 .concat [ 16 16 0 0], L_000001260091a020, L_00000126008d1768;
L_00000126009196c0 .part L_000001260091a020, 15, 1;
LS_0000012600919e40_0_0 .concat [ 1 1 1 1], L_00000126009196c0, L_00000126009196c0, L_00000126009196c0, L_00000126009196c0;
LS_0000012600919e40_0_4 .concat [ 1 1 1 1], L_00000126009196c0, L_00000126009196c0, L_00000126009196c0, L_00000126009196c0;
LS_0000012600919e40_0_8 .concat [ 1 1 1 1], L_00000126009196c0, L_00000126009196c0, L_00000126009196c0, L_00000126009196c0;
LS_0000012600919e40_0_12 .concat [ 1 1 1 1], L_00000126009196c0, L_00000126009196c0, L_00000126009196c0, L_00000126009196c0;
L_0000012600919e40 .concat [ 4 4 4 4], LS_0000012600919e40_0_0, LS_0000012600919e40_0_4, LS_0000012600919e40_0_8, LS_0000012600919e40_0_12;
L_0000012600919ee0 .concat [ 16 16 0 0], L_000001260091a020, L_0000012600919e40;
L_000001260091a0c0 .functor MUXZ 32, L_0000012600919ee0, L_0000012600919620, L_000001260087dad0, C4<>;
L_000001260091a200 .concat [ 6 26 0 0], L_00000126008d0000, L_00000126008d17b0;
L_000001260091a2a0 .cmp/eq 32, L_000001260091a200, L_00000126008d17f8;
L_000001260091a340 .cmp/eq 6, L_000001260091ade0, L_00000126008d1840;
L_000001260092f150 .cmp/eq 6, L_000001260091ade0, L_00000126008d1888;
L_000001260092fb50 .cmp/eq 6, L_00000126008d0000, L_00000126008d18d0;
L_000001260092f1f0 .functor MUXZ 32, L_000001260091a0c0, L_00000126008d1918, L_000001260092fb50, C4<>;
L_000001260092fbf0 .functor MUXZ 32, L_000001260092f1f0, L_000001260091a520, L_000001260087d050, C4<>;
L_00000126009302d0 .concat [ 6 26 0 0], L_00000126008d0000, L_00000126008d1960;
L_000001260092f970 .cmp/eq 32, L_00000126009302d0, L_00000126008d19a8;
L_000001260092fab0 .cmp/eq 6, L_000001260091ade0, L_00000126008d19f0;
L_0000012600930eb0 .cmp/eq 6, L_000001260091ade0, L_00000126008d1a38;
L_00000126009305f0 .cmp/eq 6, L_00000126008d0000, L_00000126008d1a80;
L_000001260092fe70 .functor MUXZ 32, L_000001260087d0c0, v00000126008c8e30_0, L_00000126009305f0, C4<>;
L_0000012600930370 .functor MUXZ 32, L_000001260092fe70, L_000001260087d910, L_000001260087d440, C4<>;
S_0000012600860d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012600853520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001260087da60 .functor NOT 1, v000001260084b220_0, C4<0>, C4<0>, C4<0>;
v000001260084a1e0_0 .net *"_ivl_0", 0 0, L_000001260087da60;  1 drivers
v0000012600849d80_0 .net "in1", 31 0, L_000001260087d910;  alias, 1 drivers
v000001260084ab40_0 .net "in2", 31 0, L_000001260092fbf0;  alias, 1 drivers
v000001260084b4a0_0 .net "out", 31 0, L_0000012600930e10;  alias, 1 drivers
v0000012600849e20_0 .net "s", 0 0, v000001260084b220_0;  alias, 1 drivers
L_0000012600930e10 .functor MUXZ 32, L_000001260092fbf0, L_000001260087d910, L_000001260087da60, C4<>;
S_00000126007e6710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000126008c80a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000126008c80d8 .param/l "add" 0 4 5, C4<100000>;
P_00000126008c8110 .param/l "addi" 0 4 8, C4<001000>;
P_00000126008c8148 .param/l "addu" 0 4 5, C4<100001>;
P_00000126008c8180 .param/l "and_" 0 4 5, C4<100100>;
P_00000126008c81b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000126008c81f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000126008c8228 .param/l "bne" 0 4 10, C4<000101>;
P_00000126008c8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000126008c8298 .param/l "j" 0 4 12, C4<000010>;
P_00000126008c82d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000126008c8308 .param/l "jr" 0 4 6, C4<001000>;
P_00000126008c8340 .param/l "lw" 0 4 8, C4<100011>;
P_00000126008c8378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000126008c83b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000126008c83e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000126008c8420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000126008c8458 .param/l "sll" 0 4 6, C4<000000>;
P_00000126008c8490 .param/l "slt" 0 4 5, C4<101010>;
P_00000126008c84c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000126008c8500 .param/l "srl" 0 4 6, C4<000010>;
P_00000126008c8538 .param/l "sub" 0 4 5, C4<100010>;
P_00000126008c8570 .param/l "subu" 0 4 5, C4<100011>;
P_00000126008c85a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000126008c85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000126008c8618 .param/l "xori" 0 4 8, C4<001110>;
v0000012600849b00_0 .var "ALUOp", 3 0;
v000001260084b220_0 .var "ALUSrc", 0 0;
v0000012600849880_0 .var "MemReadEn", 0 0;
v000001260084adc0_0 .var "MemWriteEn", 0 0;
v000001260084a820_0 .var "MemtoReg", 0 0;
v000001260084a320_0 .var "RegDst", 0 0;
v000001260084af00_0 .var "RegWriteEn", 0 0;
v0000012600849ba0_0 .net "funct", 5 0, L_000001260091ade0;  alias, 1 drivers
v000001260084ae60_0 .var "hlt", 0 0;
v0000012600849ec0_0 .net "opcode", 5 0, L_00000126008d0000;  alias, 1 drivers
v000001260084abe0_0 .net "rst", 0 0, v00000126008d0460_0;  alias, 1 drivers
E_00000126008529e0 .event anyedge, v000001260084abe0_0, v0000012600849ec0_0, v0000012600849ba0_0;
S_00000126008869c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000012600853460 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001260087dc90 .functor BUFZ 32, L_0000012600919760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001260084a960_0 .net "Data_Out", 31 0, L_000001260087dc90;  alias, 1 drivers
v00000126008499c0 .array "InstMem", 0 1023, 31 0;
v000001260084b540_0 .net *"_ivl_0", 31 0, L_0000012600919760;  1 drivers
v000001260084a640_0 .net *"_ivl_3", 9 0, L_000001260091ac00;  1 drivers
v0000012600849c40_0 .net *"_ivl_4", 11 0, L_00000126009193a0;  1 drivers
L_00000126008d1570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012600849920_0 .net *"_ivl_7", 1 0, L_00000126008d1570;  1 drivers
v000001260084a6e0_0 .net "addr", 31 0, v00000126008c8e30_0;  alias, 1 drivers
v000001260084b2c0_0 .var/i "i", 31 0;
L_0000012600919760 .array/port v00000126008499c0, L_00000126009193a0;
L_000001260091ac00 .part v00000126008c8e30_0, 0, 10;
L_00000126009193a0 .concat [ 10 2 0 0], L_000001260091ac00, L_00000126008d1570;
S_0000012600886b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001260087d0c0 .functor BUFZ 32, L_000001260091a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001260087d910 .functor BUFZ 32, L_0000012600919800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001260084a460_0 .net *"_ivl_0", 31 0, L_000001260091a660;  1 drivers
v000001260084b400_0 .net *"_ivl_10", 6 0, L_000001260091aca0;  1 drivers
L_00000126008d1648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012600828560_0 .net *"_ivl_13", 1 0, L_00000126008d1648;  1 drivers
v0000012600829000_0 .net *"_ivl_2", 6 0, L_000001260091a700;  1 drivers
L_00000126008d1600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000126008c9b50_0 .net *"_ivl_5", 1 0, L_00000126008d1600;  1 drivers
v00000126008c8bb0_0 .net *"_ivl_8", 31 0, L_0000012600919800;  1 drivers
v00000126008c9f10_0 .net "clk", 0 0, L_000001260087d9f0;  alias, 1 drivers
v00000126008ca230_0 .var/i "i", 31 0;
v00000126008ca2d0_0 .net "readData1", 31 0, L_000001260087d0c0;  alias, 1 drivers
v00000126008c9bf0_0 .net "readData2", 31 0, L_000001260087d910;  alias, 1 drivers
v00000126008c91f0_0 .net "readRegister1", 4 0, L_00000126008d06e0;  alias, 1 drivers
v00000126008c86b0_0 .net "readRegister2", 4 0, L_0000012600919b20;  alias, 1 drivers
v00000126008c8c50 .array "registers", 31 0, 31 0;
v00000126008c8d90_0 .net "rst", 0 0, v00000126008d0460_0;  alias, 1 drivers
v00000126008c9330_0 .net "we", 0 0, v000001260084af00_0;  alias, 1 drivers
v00000126008ca0f0_0 .net "writeData", 31 0, L_0000012600930910;  alias, 1 drivers
v00000126008ca410_0 .net "writeRegister", 4 0, L_00000126009191c0;  alias, 1 drivers
E_0000012600853360/0 .event negedge, v000001260084abe0_0;
E_0000012600853360/1 .event posedge, v00000126008c9f10_0;
E_0000012600853360 .event/or E_0000012600853360/0, E_0000012600853360/1;
L_000001260091a660 .array/port v00000126008c8c50, L_000001260091a700;
L_000001260091a700 .concat [ 5 2 0 0], L_00000126008d06e0, L_00000126008d1600;
L_0000012600919800 .array/port v00000126008c8c50, L_000001260091aca0;
L_000001260091aca0 .concat [ 5 2 0 0], L_0000012600919b20, L_00000126008d1648;
S_00000126007e4c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000012600886b50;
 .timescale 0 0;
v0000012600849f60_0 .var/i "i", 31 0;
S_00000126007e4dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000012600852fa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001260087dd00 .functor NOT 1, v000001260084a320_0, C4<0>, C4<0>, C4<0>;
v00000126008c9dd0_0 .net *"_ivl_0", 0 0, L_000001260087dd00;  1 drivers
v00000126008c9a10_0 .net "in1", 4 0, L_0000012600919b20;  alias, 1 drivers
v00000126008c8ed0_0 .net "in2", 4 0, L_00000126008d05a0;  alias, 1 drivers
v00000126008c9c90_0 .net "out", 4 0, L_00000126009191c0;  alias, 1 drivers
v00000126008c96f0_0 .net "s", 0 0, v000001260084a320_0;  alias, 1 drivers
L_00000126009191c0 .functor MUXZ 5, L_00000126008d05a0, L_0000012600919b20, L_000001260087dd00, C4<>;
S_0000012600814a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012600852d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001260087d4b0 .functor NOT 1, v000001260084a820_0, C4<0>, C4<0>, C4<0>;
v00000126008c9150_0 .net *"_ivl_0", 0 0, L_000001260087d4b0;  1 drivers
v00000126008c8cf0_0 .net "in1", 31 0, v00000126008ca4b0_0;  alias, 1 drivers
v00000126008c9470_0 .net "in2", 31 0, v00000126008c8890_0;  alias, 1 drivers
v00000126008ca370_0 .net "out", 31 0, L_0000012600930910;  alias, 1 drivers
v00000126008ca050_0 .net "s", 0 0, v000001260084a820_0;  alias, 1 drivers
L_0000012600930910 .functor MUXZ 32, v00000126008c8890_0, v00000126008ca4b0_0, L_000001260087d4b0, C4<>;
S_0000012600814c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000012600800120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000012600800158 .param/l "AND" 0 9 12, C4<0010>;
P_0000012600800190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000126008001c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000012600800200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000012600800238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000012600800270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000126008002a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000126008002e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000012600800318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000012600800350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000012600800388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000126008d1ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126008c9ab0_0 .net/2u *"_ivl_0", 31 0, L_00000126008d1ac8;  1 drivers
v00000126008c8f70_0 .net "opSel", 3 0, v0000012600849b00_0;  alias, 1 drivers
v00000126008c9010_0 .net "operand1", 31 0, L_0000012600930370;  alias, 1 drivers
v00000126008c93d0_0 .net "operand2", 31 0, L_0000012600930e10;  alias, 1 drivers
v00000126008ca4b0_0 .var "result", 31 0;
v00000126008c9290_0 .net "zero", 0 0, L_000001260092f650;  alias, 1 drivers
E_0000012600852d60 .event anyedge, v0000012600849b00_0, v00000126008c9010_0, v000001260084b4a0_0;
L_000001260092f650 .cmp/eq 32, v00000126008ca4b0_0, L_00000126008d1ac8;
S_00000126008003d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000126008ca670 .param/l "RType" 0 4 2, C4<000000>;
P_00000126008ca6a8 .param/l "add" 0 4 5, C4<100000>;
P_00000126008ca6e0 .param/l "addi" 0 4 8, C4<001000>;
P_00000126008ca718 .param/l "addu" 0 4 5, C4<100001>;
P_00000126008ca750 .param/l "and_" 0 4 5, C4<100100>;
P_00000126008ca788 .param/l "andi" 0 4 8, C4<001100>;
P_00000126008ca7c0 .param/l "beq" 0 4 10, C4<000100>;
P_00000126008ca7f8 .param/l "bne" 0 4 10, C4<000101>;
P_00000126008ca830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000126008ca868 .param/l "j" 0 4 12, C4<000010>;
P_00000126008ca8a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000126008ca8d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000126008ca910 .param/l "lw" 0 4 8, C4<100011>;
P_00000126008ca948 .param/l "nor_" 0 4 5, C4<100111>;
P_00000126008ca980 .param/l "or_" 0 4 5, C4<100101>;
P_00000126008ca9b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000126008ca9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000126008caa28 .param/l "sll" 0 4 6, C4<000000>;
P_00000126008caa60 .param/l "slt" 0 4 5, C4<101010>;
P_00000126008caa98 .param/l "slti" 0 4 8, C4<101010>;
P_00000126008caad0 .param/l "srl" 0 4 6, C4<000010>;
P_00000126008cab08 .param/l "sub" 0 4 5, C4<100010>;
P_00000126008cab40 .param/l "subu" 0 4 5, C4<100011>;
P_00000126008cab78 .param/l "sw" 0 4 8, C4<101011>;
P_00000126008cabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000126008cabe8 .param/l "xori" 0 4 8, C4<001110>;
v00000126008c9fb0_0 .var "PCsrc", 0 0;
v00000126008c90b0_0 .net "funct", 5 0, L_000001260091ade0;  alias, 1 drivers
v00000126008c8a70_0 .net "opcode", 5 0, L_00000126008d0000;  alias, 1 drivers
v00000126008c9d30_0 .net "operand1", 31 0, L_000001260087d0c0;  alias, 1 drivers
v00000126008c9e70_0 .net "operand2", 31 0, L_0000012600930e10;  alias, 1 drivers
v00000126008ca550_0 .net "rst", 0 0, v00000126008d0460_0;  alias, 1 drivers
E_00000126008535a0/0 .event anyedge, v000001260084abe0_0, v0000012600849ec0_0, v00000126008ca2d0_0, v000001260084b4a0_0;
E_00000126008535a0/1 .event anyedge, v0000012600849ba0_0;
E_00000126008535a0 .event/or E_00000126008535a0/0, E_00000126008535a0/1;
S_00000126008cac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000126008c8b10 .array "DataMem", 0 1023, 31 0;
v00000126008c8750_0 .net "address", 31 0, v00000126008ca4b0_0;  alias, 1 drivers
v00000126008ca190_0 .net "clock", 0 0, L_000001260087d1a0;  1 drivers
v00000126008c9510_0 .net "data", 31 0, L_000001260087d910;  alias, 1 drivers
v00000126008c87f0_0 .var/i "i", 31 0;
v00000126008c8890_0 .var "q", 31 0;
v00000126008c95b0_0 .net "rden", 0 0, v0000012600849880_0;  alias, 1 drivers
v00000126008c8930_0 .net "wren", 0 0, v000001260084adc0_0;  alias, 1 drivers
E_0000012600852fe0 .event posedge, v00000126008ca190_0;
S_00000126008cadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000126007e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000012600852da0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000126008c89d0_0 .net "PCin", 31 0, L_000001260091a480;  alias, 1 drivers
v00000126008c8e30_0 .var "PCout", 31 0;
v00000126008c9650_0 .net "clk", 0 0, L_000001260087d9f0;  alias, 1 drivers
v00000126008c9790_0 .net "rst", 0 0, v00000126008d0460_0;  alias, 1 drivers
    .scope S_00000126008003d0;
T_0 ;
    %wait E_00000126008535a0;
    %load/vec4 v00000126008ca550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000126008c9fb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000126008c8a70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000126008c9d30_0;
    %load/vec4 v00000126008c9e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000126008c8a70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000126008c9d30_0;
    %load/vec4 v00000126008c9e70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000126008c8a70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000126008c8a70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000126008c8a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000126008c90b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000126008c9fb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000126008cadc0;
T_1 ;
    %wait E_0000012600853360;
    %load/vec4 v00000126008c9790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000126008c8e30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000126008c89d0_0;
    %assign/vec4 v00000126008c8e30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000126008869c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001260084b2c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001260084b2c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001260084b2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %load/vec4 v000001260084b2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001260084b2c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008499c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000126007e6710;
T_3 ;
    %wait E_00000126008529e0;
    %load/vec4 v000001260084abe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001260084ae60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001260084b220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001260084af00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001260084adc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001260084a820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012600849880_0, 0;
    %assign/vec4 v000001260084a320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001260084ae60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000012600849b00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001260084b220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001260084af00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001260084adc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001260084a820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012600849880_0, 0, 1;
    %store/vec4 v000001260084a320_0, 0, 1;
    %load/vec4 v0000012600849ec0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084ae60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %load/vec4 v0000012600849ba0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001260084a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012600849880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084af00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084a820_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001260084b220_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012600849b00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000012600886b50;
T_4 ;
    %wait E_0000012600853360;
    %fork t_1, S_00000126007e4c30;
    %jmp t_0;
    .scope S_00000126007e4c30;
t_1 ;
    %load/vec4 v00000126008c8d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012600849f60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000012600849f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012600849f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8c50, 0, 4;
    %load/vec4 v0000012600849f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012600849f60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000126008c9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000126008ca0f0_0;
    %load/vec4 v00000126008ca410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8c50, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000012600886b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012600886b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000126008ca230_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000126008ca230_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000126008ca230_0;
    %ix/getv/s 4, v00000126008ca230_0;
    %load/vec4a v00000126008c8c50, 4;
    %ix/getv/s 4, v00000126008ca230_0;
    %load/vec4a v00000126008c8c50, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000126008ca230_0;
    %addi 1, 0, 32;
    %store/vec4 v00000126008ca230_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000012600814c00;
T_6 ;
    %wait E_0000012600852d60;
    %load/vec4 v00000126008c8f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %add;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %sub;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %and;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %or;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %xor;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %or;
    %inv;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000126008c9010_0;
    %load/vec4 v00000126008c93d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000126008c93d0_0;
    %load/vec4 v00000126008c9010_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000126008c9010_0;
    %ix/getv 4, v00000126008c93d0_0;
    %shiftl 4;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000126008c9010_0;
    %ix/getv 4, v00000126008c93d0_0;
    %shiftr 4;
    %assign/vec4 v00000126008ca4b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000126008cac30;
T_7 ;
    %wait E_0000012600852fe0;
    %load/vec4 v00000126008c95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000126008c8750_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000126008c8b10, 4;
    %assign/vec4 v00000126008c8890_0, 0;
T_7.0 ;
    %load/vec4 v00000126008c8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000126008c9510_0;
    %ix/getv 3, v00000126008c8750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000126008cac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000126008c87f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000126008c87f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000126008c87f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %load/vec4 v00000126008c87f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000126008c87f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000126008c8b10, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000126008cac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000126008c87f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000126008c87f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000126008c87f0_0;
    %load/vec4a v00000126008c8b10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000126008c87f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000126008c87f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000126008c87f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000126007e6580;
T_10 ;
    %wait E_0000012600853360;
    %load/vec4 v00000126008d0140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000126008d0dc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000126008d0dc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000126008d0dc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012600844580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126008cfce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126008d0460_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000012600844580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000126008cfce0_0;
    %inv;
    %assign/vec4 v00000126008cfce0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012600844580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126008d0460_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126008d0460_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000126008cfe20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
