{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766546803489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766546803489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 19:26:43 2025 " "Processing started: Tue Dec 23 19:26:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766546803489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546803489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_wb -c timer_wb " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer_wb -c timer_wb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546803490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766546803640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766546803640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_regs " "Found entity 1: timer_regs" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546808958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_core " "Found entity 1: timer_core" {  } { { "../rtl/verilog/timer_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546808958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_wb " "Found entity 1: timer_wb" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546808959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_slave_adapter " "Found entity 1: wb_slave_adapter" {  } { { "../../lib/rtl/wb_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546808959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_wb " "Elaborating entity \"timer_wb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766546808990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_slave_adapter wb_slave_adapter:u_wb_adapter " "Elaborating entity \"wb_slave_adapter\" for hierarchy \"wb_slave_adapter:u_wb_adapter\"" {  } { { "../rtl/verilog/timer_wb.sv" "u_wb_adapter" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546808992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_regs timer_regs:u_timer_regs " "Elaborating entity \"timer_regs\" for hierarchy \"timer_regs:u_timer_regs\"" {  } { { "../rtl/verilog/timer_wb.sv" "u_timer_regs" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546808992 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_int_sts timer_regs.sv(101) " "Verilog HDL Always Construct warning at timer_regs.sv(101): inferring latch(es) for variable \"reg_int_sts\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[2\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[2\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[3\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[3\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[4\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[4\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[5\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[5\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[6\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[6\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[7\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[7\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[8\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[8\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[9\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[9\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[10\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[10\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[11\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[11\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[12\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[12\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[13\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[13\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[14\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[14\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[15\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[15\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[16\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[16\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[17\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[17\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[18\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[18\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[19\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[19\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[20\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[20\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[21\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[21\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[22\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[22\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[23\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[23\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[24\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[24\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[25\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[25\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[26\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[26\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[27\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[27\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[28\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[28\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[29\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[29\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[30\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[30\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[31\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[31\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546808994 "|timer_wb|timer_regs:u_timer_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_core timer_core:u_timer_core " "Elaborating entity \"timer_core\" for hierarchy \"timer_core:u_timer_core\"" {  } { { "../rtl/verilog/timer_wb.sv" "u_timer_core" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546808995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer_core.sv(93) " "Verilog HDL assignment warning at timer_core.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/timer_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766546808996 "|timer_wb|timer_core:u_timer_core"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wb_err_o GND " "Pin \"wb_err_o\" is stuck at GND" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766546809710 "|timer_wb|wb_err_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_stall_o GND " "Pin \"wb_stall_o\" is stuck at GND" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766546809710 "|timer_wb|wb_stall_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766546809710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766546809796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766546810644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546810644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[6\] " "No output dependent on input pin \"wb_adr_i\[6\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[7\] " "No output dependent on input pin \"wb_adr_i\[7\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[8\] " "No output dependent on input pin \"wb_adr_i\[8\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[9\] " "No output dependent on input pin \"wb_adr_i\[9\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[10\] " "No output dependent on input pin \"wb_adr_i\[10\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[11\] " "No output dependent on input pin \"wb_adr_i\[11\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[12\] " "No output dependent on input pin \"wb_adr_i\[12\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[13\] " "No output dependent on input pin \"wb_adr_i\[13\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[14\] " "No output dependent on input pin \"wb_adr_i\[14\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[15\] " "No output dependent on input pin \"wb_adr_i\[15\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[16\] " "No output dependent on input pin \"wb_adr_i\[16\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[17\] " "No output dependent on input pin \"wb_adr_i\[17\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[18\] " "No output dependent on input pin \"wb_adr_i\[18\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[19\] " "No output dependent on input pin \"wb_adr_i\[19\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[20\] " "No output dependent on input pin \"wb_adr_i\[20\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[21\] " "No output dependent on input pin \"wb_adr_i\[21\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[22\] " "No output dependent on input pin \"wb_adr_i\[22\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[23\] " "No output dependent on input pin \"wb_adr_i\[23\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[24\] " "No output dependent on input pin \"wb_adr_i\[24\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[25\] " "No output dependent on input pin \"wb_adr_i\[25\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[26\] " "No output dependent on input pin \"wb_adr_i\[26\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[27\] " "No output dependent on input pin \"wb_adr_i\[27\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[28\] " "No output dependent on input pin \"wb_adr_i\[28\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[29\] " "No output dependent on input pin \"wb_adr_i\[29\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[30\] " "No output dependent on input pin \"wb_adr_i\[30\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[31\] " "No output dependent on input pin \"wb_adr_i\[31\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_adr_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[0\] " "No output dependent on input pin \"wb_sel_i\[0\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_sel_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[1\] " "No output dependent on input pin \"wb_sel_i\[1\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_sel_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[2\] " "No output dependent on input pin \"wb_sel_i\[2\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_sel_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[3\] " "No output dependent on input pin \"wb_sel_i\[3\]\"" {  } { { "../rtl/verilog/timer_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546810697 "|timer_wb|wb_sel_i[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766546810697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "864 " "Implemented 864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766546810697 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766546810697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "751 " "Implemented 751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766546810697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766546810697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766546810704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 19:26:50 2025 " "Processing ended: Tue Dec 23 19:26:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766546810704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766546810704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766546810704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546810704 ""}
