

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Thu Jan 12 11:46:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmv-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      577|     4609|  5.770 us|  46.090 us|  577|  4609|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76  |compute_Pipeline_VITIS_LOOP_134_2  |        6|       69|  60.000 ns|  0.690 us|    6|   69|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |      576|     4608|    9 ~ 72|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     490|     416|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     530|     476|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76  |compute_Pipeline_VITIS_LOOP_134_2  |        0|   4|  490|  407|    0|
    |mux_21_16_1_1_U52                            |mux_21_16_1_1                      |        0|   0|    0|    9|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   4|  490|  416|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_110_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln131_fu_104_p2  |      icmp|   0|  0|  11|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          14|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    |i_fu_46    |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          7|    8|         19|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   4|   0|    4|          0|
    |grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_46                                                   |   7|   0|    7|          0|
    |lshr_ln_reg_166                                           |   5|   0|    5|          0|
    |tmp_reg_187                                               |  16|   0|   16|          0|
    |trunc_ln131_reg_158                                       |   6|   0|    6|          0|
    |trunc_ln133_reg_181                                       |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  40|   0|   40|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|  reg_file_7_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln131 = store i7 0, i7 %i" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 12 'store' 'store_ln131' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body4.lr.ph" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 13 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = load i7 %i" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 14 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i7 %j" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 15 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.81ns)   --->   "%icmp_ln131 = icmp_eq  i7 %j, i7 64" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 16 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.77ns)   --->   "%add_ln131 = add i7 %j, i7 1" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 18 'add' 'add_ln131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body4.lr.ph.split, void %for.end13" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 19 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i5 %lshr_ln" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 21 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln133" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 22 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln133" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 23 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i7 %j" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 24 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 25 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 26 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 26 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln131 = store i7 %add_ln131, i7 %i" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 27 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.42>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln141 = ret" [trmv-max-throughput/src/correlation.cpp:141]   --->   Operation 28 'ret' 'ret_ln141' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 29 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 29 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 30 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 30 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 31 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln133" [trmv-max-throughput/src/correlation.cpp:133]   --->   Operation 31 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (0.42ns)   --->   "%call_ln131 = call void @compute_Pipeline_VITIS_LOOP_134_2, i6 %trunc_ln131, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i5 %lshr_ln, i1 %trunc_ln133, i16 %tmp" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 32 'call' 'call_ln131' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [trmv-max-throughput/src/correlation.cpp:130]   --->   Operation 33 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln131 = call void @compute_Pipeline_VITIS_LOOP_134_2, i6 %trunc_ln131, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i5 %lshr_ln, i1 %trunc_ln133, i16 %tmp" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 34 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body4.lr.ph" [trmv-max-throughput/src/correlation.cpp:131]   --->   Operation 35 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01111]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
store_ln131        (store            ) [ 00000]
br_ln131           (br               ) [ 00000]
j                  (load             ) [ 00000]
trunc_ln131        (trunc            ) [ 00011]
icmp_ln131         (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
add_ln131          (add              ) [ 00000]
br_ln131           (br               ) [ 00000]
lshr_ln            (partselect       ) [ 00011]
zext_ln133         (zext             ) [ 00000]
reg_file_6_0_addr  (getelementptr    ) [ 00010]
reg_file_6_1_addr  (getelementptr    ) [ 00010]
trunc_ln133        (trunc            ) [ 00011]
store_ln131        (store            ) [ 00000]
ret_ln141          (ret              ) [ 00000]
reg_file_6_0_load  (load             ) [ 00000]
reg_file_6_1_load  (load             ) [ 00000]
tmp                (mux              ) [ 00001]
specloopname_ln130 (specloopname     ) [ 00000]
call_ln131         (call             ) [ 00000]
br_ln131           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_7_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_7_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_134_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reg_file_6_0_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="reg_file_6_1_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_0_load/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_1_load/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="1"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="0" index="3" bw="16" slack="0"/>
<pin id="81" dir="0" index="4" bw="16" slack="0"/>
<pin id="82" dir="0" index="5" bw="16" slack="0"/>
<pin id="83" dir="0" index="6" bw="5" slack="1"/>
<pin id="84" dir="0" index="7" bw="1" slack="1"/>
<pin id="85" dir="0" index="8" bw="16" slack="0"/>
<pin id="86" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln131_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln131_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln131_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln131_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lshr_ln_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln133_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln133_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln131_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="1"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="0" index="3" bw="1" slack="1"/>
<pin id="146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="158" class="1005" name="trunc_ln131_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="1"/>
<pin id="160" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln131 "/>
</bind>
</comp>

<comp id="166" class="1005" name="lshr_ln_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="171" class="1005" name="reg_file_6_0_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="1"/>
<pin id="173" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="reg_file_6_1_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="1"/>
<pin id="178" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="trunc_ln133_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln133 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="36" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="50" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="57" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="97" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="97" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="97" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="135"><net_src comp="97" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="110" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="64" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="70" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="141" pin="4"/><net_sink comp="76" pin=8"/></net>

<net id="154"><net_src comp="46" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="161"><net_src comp="100" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="169"><net_src comp="116" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="76" pin=6"/></net>

<net id="174"><net_src comp="50" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="179"><net_src comp="57" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="184"><net_src comp="132" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="76" pin=7"/></net>

<net id="190"><net_src comp="141" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="76" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_7_0 | {3 4 }
	Port: reg_file_7_1 | {3 4 }
 - Input state : 
	Port: compute : reg_file_2_0 | {3 4 }
	Port: compute : reg_file_2_1 | {3 4 }
	Port: compute : reg_file_6_0 | {2 3 }
	Port: compute : reg_file_6_1 | {2 3 }
	Port: compute : reg_file_7_0 | {3 4 }
	Port: compute : reg_file_7_1 | {3 4 }
  - Chain level:
	State 1
		store_ln131 : 1
	State 2
		trunc_ln131 : 1
		icmp_ln131 : 1
		add_ln131 : 1
		br_ln131 : 2
		lshr_ln : 1
		zext_ln133 : 2
		reg_file_6_0_addr : 3
		reg_file_6_1_addr : 3
		trunc_ln133 : 1
		reg_file_6_0_load : 4
		reg_file_6_1_load : 4
		store_ln131 : 2
	State 3
		tmp : 1
		call_ln131 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76 |    4    |  2.135  |   349   |   310   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln131_fu_110              |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln131_fu_104              |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mux   |                  tmp_fu_141                 |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln131_fu_100             |    0    |    0    |    0    |    0    |
|          |              trunc_ln133_fu_132             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|                lshr_ln_fu_116               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   zext   |              zext_ln133_fu_126              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    4    |  2.135  |   349   |   343   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_151        |    7   |
|     lshr_ln_reg_166     |    5   |
|reg_file_6_0_addr_reg_171|   11   |
|reg_file_6_1_addr_reg_176|   11   |
|       tmp_reg_187       |   16   |
|   trunc_ln131_reg_158   |    6   |
|   trunc_ln133_reg_181   |    1   |
+-------------------------+--------+
|          Total          |   57   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_64              |  p0  |   2  |  11  |   22   ||    9    |
|               grp_access_fu_70              |  p0  |   2  |  11  |   22   ||    9    |
| grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76 |  p8  |   2  |  16  |   32   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   76   ||  1.281  ||    27   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    2   |   349  |   343  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   57   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   406  |   370  |
+-----------+--------+--------+--------+--------+
