<stg><name>hard_tanh<ap_fixed,ap_fixed<8,1,4,0,0>,PARAMEST_NN_hard_tanh_config14></name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry_ifconv:5 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_0_val_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:6 %sext_ln468 = sext i17 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln468"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="16">
<![CDATA[
entry_ifconv:7 %trunc_ln468 = trunc i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln468"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry_ifconv:8 %trunc_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:9 %sigmoid = add i18 %sext_ln468, i18 2048

]]></Node>
<StgValue><ssdm name="sigmoid"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:10 %add_ln468_2 = add i13 %trunc_ln, i13 2048

]]></Node>
<StgValue><ssdm name="add_ln468_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:11 %icmp_ln469 = icmp_sgt  i18 %sigmoid, i18 4096

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:13 %select_ln469 = select i1 %icmp_ln469, i13 4096, i13 0

]]></Node>
<StgValue><ssdm name="select_ln469"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %or_ln469 = or i1 %icmp_ln469, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln469"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:15 %sigmoid_1 = select i1 %or_ln469, i13 %select_ln469, i13 %add_ln468_2

]]></Node>
<StgValue><ssdm name="sigmoid_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:16 %shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:17 %add_ln473 = add i14 %shl_ln1, i14 12288

]]></Node>
<StgValue><ssdm name="add_ln473"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %trunc_ln473_6 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln473_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:20 %xor_ln473 = xor i8 %trunc_ln473_6, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln473"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8">
<![CDATA[
entry_ifconv:21 %trunc_ln473 = trunc i8 %xor_ln473

]]></Node>
<StgValue><ssdm name="trunc_ln473"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="14">
<![CDATA[
entry_ifconv:23 %trunc_ln473_1 = trunc i14 %add_ln473

]]></Node>
<StgValue><ssdm name="trunc_ln473_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:24 %icmp_ln473 = icmp_ne  i4 %trunc_ln473_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln473"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:25 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %or_ln473 = or i1 %trunc_ln473, i1 %icmp_ln473

]]></Node>
<StgValue><ssdm name="or_ln473"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %and_ln473 = and i1 %or_ln473, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln473"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:28 %zext_ln473 = zext i1 %and_ln473

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:29 %add_ln473_1 = add i8 %xor_ln473, i8 %zext_ln473

]]></Node>
<StgValue><ssdm name="add_ln473_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:33 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %or_ln473_15 = or i1 %tmp_4, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln473_15"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473, i32 13

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %xor_ln473_5 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %or_ln473_25 = or i1 %or_ln473_15, i1 %xor_ln473_5

]]></Node>
<StgValue><ssdm name="or_ln473_25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %and_ln473_1 = and i1 %tmp_5, i1 %or_ln473_25

]]></Node>
<StgValue><ssdm name="and_ln473_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %and_ln473_4 = and i1 %tmp_4, i1 %and_ln473_1

]]></Node>
<StgValue><ssdm name="and_ln473_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry_ifconv:52 %shl_ln468_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_1_val_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln468_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:53 %sext_ln468_1 = sext i17 %shl_ln468_1

]]></Node>
<StgValue><ssdm name="sext_ln468_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="16">
<![CDATA[
entry_ifconv:54 %trunc_ln468_5 = trunc i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln468_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry_ifconv:55 %trunc_ln468_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_5, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln468_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:56 %sigmoid_2 = add i18 %sext_ln468_1, i18 2048

]]></Node>
<StgValue><ssdm name="sigmoid_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:57 %add_ln468 = add i13 %trunc_ln468_1, i13 2048

]]></Node>
<StgValue><ssdm name="add_ln468"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:58 %icmp_ln469_1 = icmp_sgt  i18 %sigmoid_2, i18 4096

]]></Node>
<StgValue><ssdm name="icmp_ln469_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:59 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:60 %select_ln469_1 = select i1 %icmp_ln469_1, i13 4096, i13 0

]]></Node>
<StgValue><ssdm name="select_ln469_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %or_ln469_1 = or i1 %icmp_ln469_1, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln469_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:62 %sigmoid_3 = select i1 %or_ln469_1, i13 %select_ln469_1, i13 %add_ln468

]]></Node>
<StgValue><ssdm name="sigmoid_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:63 %shl_ln473_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln473_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:64 %add_ln473_2 = add i14 %shl_ln473_1, i14 12288

]]></Node>
<StgValue><ssdm name="add_ln473_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %trunc_ln473_9 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_3, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln473_9"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:67 %xor_ln473_9 = xor i8 %trunc_ln473_9, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln473_9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8">
<![CDATA[
entry_ifconv:68 %trunc_ln473_2 = trunc i8 %xor_ln473_9

]]></Node>
<StgValue><ssdm name="trunc_ln473_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:69 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="14">
<![CDATA[
entry_ifconv:70 %trunc_ln473_3 = trunc i14 %add_ln473_2

]]></Node>
<StgValue><ssdm name="trunc_ln473_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:71 %icmp_ln473_1 = icmp_ne  i4 %trunc_ln473_3, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln473_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:73 %or_ln473_3 = or i1 %trunc_ln473_2, i1 %icmp_ln473_1

]]></Node>
<StgValue><ssdm name="or_ln473_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:74 %and_ln473_6 = and i1 %or_ln473_3, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln473_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:75 %zext_ln473_1 = zext i1 %and_ln473_6

]]></Node>
<StgValue><ssdm name="zext_ln473_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:76 %add_ln473_3 = add i8 %xor_ln473_9, i8 %zext_ln473_1

]]></Node>
<StgValue><ssdm name="add_ln473_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:77 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:80 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %or_ln473_17 = or i1 %tmp_11, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="or_ln473_17"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:83 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %xor_ln473_14 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_14"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %or_ln473_26 = or i1 %or_ln473_17, i1 %xor_ln473_14

]]></Node>
<StgValue><ssdm name="or_ln473_26"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %and_ln473_7 = and i1 %tmp_12, i1 %or_ln473_26

]]></Node>
<StgValue><ssdm name="and_ln473_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %and_ln473_10 = and i1 %tmp_11, i1 %and_ln473_7

]]></Node>
<StgValue><ssdm name="and_ln473_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry_ifconv:99 %shl_ln468_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_2_val_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln468_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:100 %sext_ln468_2 = sext i17 %shl_ln468_2

]]></Node>
<StgValue><ssdm name="sext_ln468_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="16">
<![CDATA[
entry_ifconv:101 %trunc_ln468_6 = trunc i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln468_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry_ifconv:102 %trunc_ln468_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_6, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln468_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:103 %sigmoid_4 = add i18 %sext_ln468_2, i18 2048

]]></Node>
<StgValue><ssdm name="sigmoid_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:104 %add_ln468_5 = add i13 %trunc_ln468_2, i13 2048

]]></Node>
<StgValue><ssdm name="add_ln468_5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:105 %icmp_ln469_2 = icmp_sgt  i18 %sigmoid_4, i18 4096

]]></Node>
<StgValue><ssdm name="icmp_ln469_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:106 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:107 %select_ln469_2 = select i1 %icmp_ln469_2, i13 4096, i13 0

]]></Node>
<StgValue><ssdm name="select_ln469_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:108 %or_ln469_2 = or i1 %icmp_ln469_2, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="or_ln469_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:109 %sigmoid_5 = select i1 %or_ln469_2, i13 %select_ln469_2, i13 %add_ln468_5

]]></Node>
<StgValue><ssdm name="sigmoid_5"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:110 %shl_ln473_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln473_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:111 %add_ln473_4 = add i14 %shl_ln473_2, i14 12288

]]></Node>
<StgValue><ssdm name="add_ln473_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:113 %trunc_ln473_s = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_5, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln473_s"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:114 %xor_ln473_16 = xor i8 %trunc_ln473_s, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln473_16"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8">
<![CDATA[
entry_ifconv:115 %trunc_ln473_4 = trunc i8 %xor_ln473_16

]]></Node>
<StgValue><ssdm name="trunc_ln473_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_5, i32 3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="14">
<![CDATA[
entry_ifconv:117 %trunc_ln473_5 = trunc i14 %add_ln473_4

]]></Node>
<StgValue><ssdm name="trunc_ln473_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:118 %icmp_ln473_2 = icmp_ne  i4 %trunc_ln473_5, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln473_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %or_ln473_6 = or i1 %trunc_ln473_4, i1 %icmp_ln473_2

]]></Node>
<StgValue><ssdm name="or_ln473_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %and_ln473_12 = and i1 %or_ln473_6, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln473_12"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:122 %zext_ln473_2 = zext i1 %and_ln473_12

]]></Node>
<StgValue><ssdm name="zext_ln473_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:123 %add_ln473_5 = add i8 %xor_ln473_16, i8 %zext_ln473_2

]]></Node>
<StgValue><ssdm name="add_ln473_5"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:124 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:127 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:128 %or_ln473_19 = or i1 %tmp_18, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="or_ln473_19"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %xor_ln473_21 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_21"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %or_ln473_27 = or i1 %or_ln473_19, i1 %xor_ln473_21

]]></Node>
<StgValue><ssdm name="or_ln473_27"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %and_ln473_13 = and i1 %tmp_19, i1 %or_ln473_27

]]></Node>
<StgValue><ssdm name="and_ln473_13"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %and_ln473_16 = and i1 %tmp_18, i1 %and_ln473_13

]]></Node>
<StgValue><ssdm name="and_ln473_16"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry_ifconv:146 %shl_ln468_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_3_val_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln468_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:147 %sext_ln468_3 = sext i17 %shl_ln468_3

]]></Node>
<StgValue><ssdm name="sext_ln468_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="16">
<![CDATA[
entry_ifconv:148 %trunc_ln468_7 = trunc i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln468_7"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry_ifconv:149 %trunc_ln468_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_7, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln468_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:150 %sigmoid_6 = add i18 %sext_ln468_3, i18 2048

]]></Node>
<StgValue><ssdm name="sigmoid_6"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:151 %add_ln468_7 = add i13 %trunc_ln468_3, i13 2048

]]></Node>
<StgValue><ssdm name="add_ln468_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:152 %icmp_ln469_3 = icmp_sgt  i18 %sigmoid_6, i18 4096

]]></Node>
<StgValue><ssdm name="icmp_ln469_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_6, i32 17

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:154 %select_ln469_3 = select i1 %icmp_ln469_3, i13 4096, i13 0

]]></Node>
<StgValue><ssdm name="select_ln469_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %or_ln469_3 = or i1 %icmp_ln469_3, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="or_ln469_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:156 %sigmoid_7 = select i1 %or_ln469_3, i13 %select_ln469_3, i13 %add_ln468_7

]]></Node>
<StgValue><ssdm name="sigmoid_7"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:157 %shl_ln473_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_7, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln473_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:158 %add_ln473_6 = add i14 %shl_ln473_3, i14 12288

]]></Node>
<StgValue><ssdm name="add_ln473_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:159 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:160 %trunc_ln473_7 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_7, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln473_7"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:161 %xor_ln473_25 = xor i8 %trunc_ln473_7, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln473_25"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="8">
<![CDATA[
entry_ifconv:162 %trunc_ln473_8 = trunc i8 %xor_ln473_25

]]></Node>
<StgValue><ssdm name="trunc_ln473_8"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:163 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_7, i32 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="14">
<![CDATA[
entry_ifconv:164 %trunc_ln473_10 = trunc i14 %add_ln473_6

]]></Node>
<StgValue><ssdm name="trunc_ln473_10"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:165 %icmp_ln473_3 = icmp_ne  i4 %trunc_ln473_10, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln473_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:166 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:167 %or_ln473_9 = or i1 %trunc_ln473_8, i1 %icmp_ln473_3

]]></Node>
<StgValue><ssdm name="or_ln473_9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:168 %and_ln473_18 = and i1 %or_ln473_9, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln473_18"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:169 %zext_ln473_3 = zext i1 %and_ln473_18

]]></Node>
<StgValue><ssdm name="zext_ln473_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:170 %add_ln473_7 = add i8 %xor_ln473_25, i8 %zext_ln473_3

]]></Node>
<StgValue><ssdm name="add_ln473_7"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:171 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:174 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %or_ln473_21 = or i1 %tmp_25, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="or_ln473_21"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln473_28 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_28"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %or_ln473_28 = or i1 %or_ln473_21, i1 %xor_ln473_28

]]></Node>
<StgValue><ssdm name="or_ln473_28"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %and_ln473_19 = and i1 %tmp_26, i1 %or_ln473_28

]]></Node>
<StgValue><ssdm name="and_ln473_19"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %and_ln473_22 = and i1 %tmp_25, i1 %and_ln473_19

]]></Node>
<StgValue><ssdm name="and_ln473_22"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry_ifconv:193 %shl_ln468_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_4_val_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln468_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:194 %sext_ln468_4 = sext i17 %shl_ln468_4

]]></Node>
<StgValue><ssdm name="sext_ln468_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="16">
<![CDATA[
entry_ifconv:195 %trunc_ln468_8 = trunc i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln468_8"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry_ifconv:196 %trunc_ln468_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln468_8, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln468_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:197 %sigmoid_8 = add i18 %sext_ln468_4, i18 2048

]]></Node>
<StgValue><ssdm name="sigmoid_8"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:198 %add_ln468_8 = add i13 %trunc_ln468_4, i13 2048

]]></Node>
<StgValue><ssdm name="add_ln468_8"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:199 %icmp_ln469_4 = icmp_sgt  i18 %sigmoid_8, i18 4096

]]></Node>
<StgValue><ssdm name="icmp_ln469_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:200 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sigmoid_8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:201 %select_ln469_4 = select i1 %icmp_ln469_4, i13 4096, i13 0

]]></Node>
<StgValue><ssdm name="select_ln469_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:202 %or_ln469_4 = or i1 %icmp_ln469_4, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="or_ln469_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:203 %sigmoid_9 = select i1 %or_ln469_4, i13 %select_ln469_4, i13 %add_ln468_8

]]></Node>
<StgValue><ssdm name="sigmoid_9"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry_ifconv:204 %shl_ln473_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %sigmoid_9, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln473_4"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:205 %add_ln473_8 = add i14 %shl_ln473_4, i14 12288

]]></Node>
<StgValue><ssdm name="add_ln473_8"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:206 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:207 %trunc_ln473_11 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sigmoid_9, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln473_11"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:208 %xor_ln473_30 = xor i8 %trunc_ln473_11, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln473_30"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8">
<![CDATA[
entry_ifconv:209 %trunc_ln473_12 = trunc i8 %xor_ln473_30

]]></Node>
<StgValue><ssdm name="trunc_ln473_12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:210 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_9, i32 3

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="14">
<![CDATA[
entry_ifconv:211 %trunc_ln473_13 = trunc i14 %add_ln473_8

]]></Node>
<StgValue><ssdm name="trunc_ln473_13"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:212 %icmp_ln473_4 = icmp_ne  i4 %trunc_ln473_13, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln473_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:213 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sigmoid_9, i32 11

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %or_ln473_12 = or i1 %trunc_ln473_12, i1 %icmp_ln473_4

]]></Node>
<StgValue><ssdm name="or_ln473_12"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln473_24 = and i1 %or_ln473_12, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln473_24"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:216 %zext_ln473_4 = zext i1 %and_ln473_24

]]></Node>
<StgValue><ssdm name="zext_ln473_4"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:217 %add_ln473_9 = add i8 %xor_ln473_30, i8 %zext_ln473_4

]]></Node>
<StgValue><ssdm name="add_ln473_9"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:218 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln473_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:221 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:222 %or_ln473_23 = or i1 %tmp_32, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="or_ln473_23"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:224 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln473_8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %xor_ln473_33 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_33"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:226 %or_ln473_29 = or i1 %or_ln473_23, i1 %xor_ln473_33

]]></Node>
<StgValue><ssdm name="or_ln473_29"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:227 %and_ln473_25 = and i1 %tmp_33, i1 %or_ln473_29

]]></Node>
<StgValue><ssdm name="and_ln473_25"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %and_ln473_28 = and i1 %tmp_32, i1 %and_ln473_25

]]></Node>
<StgValue><ssdm name="and_ln473_28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %or_ln473_30 = or i1 %tmp_3, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="or_ln473_30"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %xor_ln473_1 = xor i1 %or_ln473_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:35 %xor_ln473_4 = xor i1 %tmp_5, i1 %or_ln473_15

]]></Node>
<StgValue><ssdm name="xor_ln473_4"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:40 %and_ln473_2 = and i1 %tmp_5, i1 %xor_ln473_1

]]></Node>
<StgValue><ssdm name="and_ln473_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:41 %xor_ln473_2 = xor i1 %xor_ln473_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %or_ln473_1 = or i1 %tmp_4, i1 %xor_ln473_2

]]></Node>
<StgValue><ssdm name="or_ln473_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %xor_ln473_3 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %and_ln473_3 = and i1 %or_ln473_1, i1 %xor_ln473_3

]]></Node>
<StgValue><ssdm name="and_ln473_3"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %or_ln473_16 = or i1 %and_ln473_2, i1 %and_ln473_4

]]></Node>
<StgValue><ssdm name="or_ln473_16"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %xor_ln473_6 = xor i1 %or_ln473_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_6"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %and_ln473_5 = and i1 %tmp_1, i1 %xor_ln473_6

]]></Node>
<StgValue><ssdm name="and_ln473_5"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:49 %select_ln473 = select i1 %and_ln473_3, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln473"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %or_ln473_2 = or i1 %and_ln473_3, i1 %and_ln473_5

]]></Node>
<StgValue><ssdm name="or_ln473_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:51 %select_ln473_1 = select i1 %or_ln473_2, i8 %select_ln473, i8 %add_ln473_1

]]></Node>
<StgValue><ssdm name="select_ln473_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:78 %or_ln473_31 = or i1 %tmp_10, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="or_ln473_31"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %xor_ln473_10 = xor i1 %or_ln473_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_10"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %xor_ln473_11 = xor i1 %tmp_12, i1 %or_ln473_17

]]></Node>
<StgValue><ssdm name="xor_ln473_11"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %and_ln473_8 = and i1 %tmp_12, i1 %xor_ln473_10

]]></Node>
<StgValue><ssdm name="and_ln473_8"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88 %xor_ln473_7 = xor i1 %xor_ln473_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_7"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %or_ln473_4 = or i1 %tmp_11, i1 %xor_ln473_7

]]></Node>
<StgValue><ssdm name="or_ln473_4"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90 %xor_ln473_8 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_8"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %and_ln473_9 = and i1 %or_ln473_4, i1 %xor_ln473_8

]]></Node>
<StgValue><ssdm name="and_ln473_9"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %or_ln473_18 = or i1 %and_ln473_8, i1 %and_ln473_10

]]></Node>
<StgValue><ssdm name="or_ln473_18"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln473_15 = xor i1 %or_ln473_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_15"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %and_ln473_11 = and i1 %tmp_8, i1 %xor_ln473_15

]]></Node>
<StgValue><ssdm name="and_ln473_11"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:96 %select_ln473_3 = select i1 %and_ln473_9, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln473_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %or_ln473_5 = or i1 %and_ln473_9, i1 %and_ln473_11

]]></Node>
<StgValue><ssdm name="or_ln473_5"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:98 %select_ln473_4 = select i1 %or_ln473_5, i8 %select_ln473_3, i8 %add_ln473_3

]]></Node>
<StgValue><ssdm name="select_ln473_4"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %or_ln473_32 = or i1 %tmp_17, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln473_32"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %xor_ln473_19 = xor i1 %or_ln473_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_19"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %xor_ln473_20 = xor i1 %tmp_19, i1 %or_ln473_19

]]></Node>
<StgValue><ssdm name="xor_ln473_20"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %and_ln473_14 = and i1 %tmp_19, i1 %xor_ln473_19

]]></Node>
<StgValue><ssdm name="and_ln473_14"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %xor_ln473_12 = xor i1 %xor_ln473_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_12"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %or_ln473_7 = or i1 %tmp_18, i1 %xor_ln473_12

]]></Node>
<StgValue><ssdm name="or_ln473_7"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %xor_ln473_13 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_13"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %and_ln473_15 = and i1 %or_ln473_7, i1 %xor_ln473_13

]]></Node>
<StgValue><ssdm name="and_ln473_15"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %or_ln473_20 = or i1 %and_ln473_14, i1 %and_ln473_16

]]></Node>
<StgValue><ssdm name="or_ln473_20"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %xor_ln473_24 = xor i1 %or_ln473_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_24"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln473_17 = and i1 %tmp_15, i1 %xor_ln473_24

]]></Node>
<StgValue><ssdm name="and_ln473_17"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:143 %select_ln473_6 = select i1 %and_ln473_15, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln473_6"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %or_ln473_8 = or i1 %and_ln473_15, i1 %and_ln473_17

]]></Node>
<StgValue><ssdm name="or_ln473_8"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:145 %select_ln473_7 = select i1 %or_ln473_8, i8 %select_ln473_6, i8 %add_ln473_5

]]></Node>
<StgValue><ssdm name="select_ln473_7"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %or_ln473_33 = or i1 %tmp_24, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="or_ln473_33"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %xor_ln473_26 = xor i1 %or_ln473_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_26"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %xor_ln473_27 = xor i1 %tmp_26, i1 %or_ln473_21

]]></Node>
<StgValue><ssdm name="xor_ln473_27"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %and_ln473_20 = and i1 %tmp_26, i1 %xor_ln473_26

]]></Node>
<StgValue><ssdm name="and_ln473_20"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %xor_ln473_17 = xor i1 %xor_ln473_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_17"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %or_ln473_10 = or i1 %tmp_25, i1 %xor_ln473_17

]]></Node>
<StgValue><ssdm name="or_ln473_10"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %xor_ln473_18 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_18"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %and_ln473_21 = and i1 %or_ln473_10, i1 %xor_ln473_18

]]></Node>
<StgValue><ssdm name="and_ln473_21"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:187 %or_ln473_22 = or i1 %and_ln473_20, i1 %and_ln473_22

]]></Node>
<StgValue><ssdm name="or_ln473_22"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %xor_ln473_29 = xor i1 %or_ln473_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_29"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:189 %and_ln473_23 = and i1 %tmp_22, i1 %xor_ln473_29

]]></Node>
<StgValue><ssdm name="and_ln473_23"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:190 %select_ln473_9 = select i1 %and_ln473_21, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln473_9"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:191 %or_ln473_11 = or i1 %and_ln473_21, i1 %and_ln473_23

]]></Node>
<StgValue><ssdm name="or_ln473_11"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:192 %select_ln473_10 = select i1 %or_ln473_11, i8 %select_ln473_9, i8 %add_ln473_7

]]></Node>
<StgValue><ssdm name="select_ln473_10"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %or_ln473_34 = or i1 %tmp_31, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="or_ln473_34"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %xor_ln473_31 = xor i1 %or_ln473_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_31"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %xor_ln473_32 = xor i1 %tmp_33, i1 %or_ln473_23

]]></Node>
<StgValue><ssdm name="xor_ln473_32"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:228 %and_ln473_26 = and i1 %tmp_33, i1 %xor_ln473_31

]]></Node>
<StgValue><ssdm name="and_ln473_26"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:229 %xor_ln473_22 = xor i1 %xor_ln473_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_22"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:230 %or_ln473_13 = or i1 %tmp_32, i1 %xor_ln473_22

]]></Node>
<StgValue><ssdm name="or_ln473_13"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:231 %xor_ln473_23 = xor i1 %tmp_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_23"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %and_ln473_27 = and i1 %or_ln473_13, i1 %xor_ln473_23

]]></Node>
<StgValue><ssdm name="and_ln473_27"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:234 %or_ln473_24 = or i1 %and_ln473_26, i1 %and_ln473_28

]]></Node>
<StgValue><ssdm name="or_ln473_24"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:235 %xor_ln473_34 = xor i1 %or_ln473_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln473_34"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %and_ln473_29 = and i1 %tmp_29, i1 %xor_ln473_34

]]></Node>
<StgValue><ssdm name="and_ln473_29"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:237 %select_ln473_12 = select i1 %and_ln473_27, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln473_12"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %or_ln473_14 = or i1 %and_ln473_27, i1 %and_ln473_29

]]></Node>
<StgValue><ssdm name="or_ln473_14"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:239 %select_ln473_13 = select i1 %or_ln473_14, i8 %select_ln473_12, i8 %add_ln473_9

]]></Node>
<StgValue><ssdm name="select_ln473_13"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry_ifconv:240 %mrv = insertvalue i40 <undef>, i8 %select_ln473_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry_ifconv:241 %mrv_1 = insertvalue i40 %mrv, i8 %select_ln473_4

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry_ifconv:242 %mrv_2 = insertvalue i40 %mrv_1, i8 %select_ln473_7

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry_ifconv:243 %mrv_3 = insertvalue i40 %mrv_2, i8 %select_ln473_10

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry_ifconv:244 %mrv_4 = insertvalue i40 %mrv_3, i8 %select_ln473_13

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="40">
<![CDATA[
entry_ifconv:245 %ret_ln475 = ret i40 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln475"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
