<module name="DDRSS0_PI_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRSS_PI_0" acronym="DDRSS_PI_0" offset="0x2000" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DRAM_CLASS" width="4" begin="11" end="8" resetval="0x0" description="Defines the memory class for the PI.Bh - LPDDR4All other values reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_START" width="1" begin="0" end="0" resetval="0x0" description="Initiate command processing in the PI." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_1" acronym="DDRSS_PI_1" offset="0x2004" width="32" description="">
    <bitfield id="PI_VERSION_0" width="32" begin="31" end="0" resetval="0xCB1E3F21" description="Holds the PI version number." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_2" acronym="DDRSS_PI_2" offset="0x2008" width="32" description="">
    <bitfield id="PI_VERSION_1" width="32" begin="31" end="0" resetval="0x078D9209" description="Holds the PI version number." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_3" acronym="DDRSS_PI_3" offset="0x200C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_ID" width="16" begin="15" end="0" resetval="0x1387" description="Holds the PI ID number." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_4" acronym="DDRSS_PI_4" offset="0x2010" width="32" description="">
    <bitfield id="PI_UNUSED_REG_0" width="32" begin="31" end="0" resetval="0x0" description="Unused register" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_5" acronym="DDRSS_PI_5" offset="0x2014" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NOTCARE_PHYUPD" width="1" begin="16" end="16" resetval="0x0" description="Allow the PI to issue a master request to the controller if a phyupd_req from the PHY has been detected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_INIT_LVL_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the initial leveling sequence after PI initialization procedure." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NORMAL_LVL_SEQ" width="1" begin="0" end="0" resetval="0x0" description="Enable the PI to finish all the pending leveling before releasing the DFI bus." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_6" acronym="DDRSS_PI_6" offset="0x2018" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRAIN_ALL_FREQ_REQ" width="1" begin="24" end="24" resetval="0x0" description="Triggers training for all supported frequencies in PI_FREQ_MAP." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x64" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PI_TCMD_GAP" width="16" begin="15" end="0" resetval="0x0" description="Specifies the minimum gap in DFI clocks between two commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_7" acronym="DDRSS_PI_7" offset="0x201C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DFI_PHYMSTR_STATE_SEL_R" width="1" begin="24" end="24" resetval="0x0" description="DFI PHY Master State Select: Indication from the PHY to the MC whether the requested memory state is IDLE or Self refresh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DFI_PHYMSTR_CS_STATE_R" width="1" begin="16" end="16" resetval="0x0" description="This signal indicates the state of the DRAM when the PHY becomes the master." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DFI_PHYMSTR_TYPE" width="2" begin="9" end="8" resetval="0x0" description="DFI Master Request Type used for dfi 4.1 verision: This signal indicates the required state of DRAM when PHY becomes the master." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DFI_VERSION" width="1" begin="0" end="0" resetval="0x0" description="Define the DFI master version, set 1 for DFI4.1, set 0 for DFI4.0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_8" acronym="DDRSS_PI_8" offset="0x2020" width="32" description="">
    <bitfield id="PI_TDFI_PHYMSTR_MAX" width="32" begin="31" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered while the dfi_phymstr_req signal is asserted and the dfi_phymstr_ack signal is asserted." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_9" acronym="DDRSS_PI_9" offset="0x2024" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_TDFI_PHYMSTR_RESP" width="20" begin="19" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered between a dfi_phymstr_req signal assertion and a dfi_phymstr_ack signal assertion." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_10" acronym="DDRSS_PI_10" offset="0x2028" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_TDFI_PHYUPD_RESP" width="20" begin="19" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered between a dfi_phyupd_req signal assertion and a dfi_phyupd_ack signal assertion." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_11" acronym="DDRSS_PI_11" offset="0x202C" width="32" description="">
    <bitfield id="PI_TDFI_PHYUPD_MAX" width="32" begin="31" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered while the dfi_phyupd_req signal is asserted and the dfi_phy_ack signal is asserted." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_12" acronym="DDRSS_PI_12" offset="0x2030" width="32" description="">
    <bitfield id="PI_FREQ_MAP" width="32" begin="31" end="0" resetval="0x0" description="Frequency map for supported working frequencies." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_13" acronym="DDRSS_PI_13" offset="0x2034" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_RST_N" width="1" begin="16" end="16" resetval="0x1" description="User request to reset the whole PI except the parameter modules." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_INIT_DFS_CALVL_ONLY" width="1" begin="8" end="8" resetval="0x0" description="Enables frequency training for CA leveling only." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_INIT_WORK_FREQ" width="5" begin="4" end="0" resetval="0x0" description="Indicates the initial work frequency after initialization and initial leveling sequence." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_14" acronym="DDRSS_PI_14" offset="0x2038" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TMRR" width="4" begin="27" end="24" resetval="0x0" description="DRAM tMRR value in memory clock cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SRX_LVL_TARGET_CS_EN" width="1" begin="16" end="16" resetval="0x0" description="Defines self refresh exit trigger target rank/ranks training or all ranks training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RANK_NUM_PER_CKE" width="5" begin="12" end="8" resetval="0x0" description="Defines the number of chip selects share one cke" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CS_MAP" width="4" begin="3" end="0" resetval="0x0" description="Defines which chip selects are active." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_15" acronym="DDRSS_PI_15" offset="0x203C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MCAREF_FORWARD_ONLY" width="1" begin="8" end="8" resetval="0x0" description="Controls the generation of AREF from the PI module or forward the MC received value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_PREAMBLE_SUPPORT" width="2" begin="1" end="0" resetval="0x0" description="Defines the read and write preamble length." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_16" acronym="DDRSS_PI_16" offset="0x2040" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ON_DFIBUS" width="1" begin="24" end="24" resetval="0x0" description="Monitors the state of the PI controlling the DFI bus." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TREF_INTERVAL" width="20" begin="19" end="0" resetval="0x0" description="Defines the cycles between refreshes to different chip selects." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_17" acronym="DDRSS_PI_17" offset="0x2044" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_WRLVL_RESP_0" width="1" begin="24" end="24" resetval="0x0" description="Write leveling response for data slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_OP_DONE" width="1" begin="16" end="16" resetval="0x0" description="Reports the status of the software leveling operation." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_LOAD" width="1" begin="8" end="8" resetval="0x0" description="User request to load delays and execute software leveling." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DATA_RETENTION" width="1" begin="0" end="0" resetval="0x0" description="Monitors the readiness for the PHY to be put into data retention mode after pi_sref_entry req parameter has been written." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_18" acronym="DDRSS_PI_18" offset="0x2048" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_RDLVL_RESP_0" width="2" begin="25" end="24" resetval="0x0" description="Read leveling response for data slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_WRLVL_RESP_3" width="1" begin="16" end="16" resetval="0x0" description="Write leveling response for data slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_WRLVL_RESP_2" width="1" begin="8" end="8" resetval="0x0" description="Write leveling response for data slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_WRLVL_RESP_1" width="1" begin="0" end="0" resetval="0x0" description="Write leveling response for data slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_19" acronym="DDRSS_PI_19" offset="0x204C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_CALVL_RESP_0" width="2" begin="25" end="24" resetval="0x0" description="CA leveling response for address slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_RDLVL_RESP_3" width="2" begin="17" end="16" resetval="0x0" description="Read leveling response for data slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_RDLVL_RESP_2" width="2" begin="9" end="8" resetval="0x0" description="Read leveling response for data slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_SW_RDLVL_RESP_1" width="2" begin="1" end="0" resetval="0x0" description="Read leveling response for data slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_20" acronym="DDRSS_PI_20" offset="0x2050" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_WR_SLICE_0" width="1" begin="24" end="24" resetval="0x0" description="SW leveling write command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_EXIT" width="1" begin="16" end="16" resetval="0x0" description="User request to exit software leveling." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_START" width="1" begin="8" end="8" resetval="0x0" description="User request to initiate software leveling of type in the SW_LEVELING_MODE parameter." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_LEVELING_MODE" width="3" begin="2" end="0" resetval="0x0" description="Defines the leveling operation for software leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_21" acronym="DDRSS_PI_21" offset="0x2054" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_WR_SLICE_1" width="1" begin="24" end="24" resetval="0x0" description="SW leveling write command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_WDQLVL_RESP_0" width="2" begin="17" end="16" resetval="0x0" description="Leveling response for data slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_VREF_UPDATE_SLICE_0" width="1" begin="8" end="8" resetval="0x0" description="SW leveling vref update command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_RD_SLICE_0" width="1" begin="0" end="0" resetval="0x0" description="SW leveling read command in WDQ training." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_22" acronym="DDRSS_PI_22" offset="0x2058" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_WR_SLICE_2" width="1" begin="24" end="24" resetval="0x0" description="SW leveling write command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_WDQLVL_RESP_1" width="2" begin="17" end="16" resetval="0x0" description="Leveling response for data slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_VREF_UPDATE_SLICE_1" width="1" begin="8" end="8" resetval="0x0" description="SW leveling vref update command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_RD_SLICE_1" width="1" begin="0" end="0" resetval="0x0" description="SW leveling read command in WDQ training." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_23" acronym="DDRSS_PI_23" offset="0x205C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_WR_SLICE_3" width="1" begin="24" end="24" resetval="0x0" description="SW leveling write command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_WDQLVL_RESP_2" width="2" begin="17" end="16" resetval="0x0" description="Leveling response for data slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_VREF_UPDATE_SLICE_2" width="1" begin="8" end="8" resetval="0x0" description="SW leveling vref update command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_RD_SLICE_2" width="1" begin="0" end="0" resetval="0x0" description="SW leveling read command in WDQ training." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_24" acronym="DDRSS_PI_24" offset="0x2060" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_SM2_START" width="1" begin="24" end="24" resetval="0x0" description="SW leveling start command for stage 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_WDQLVL_RESP_3" width="2" begin="17" end="16" resetval="0x0" description="Leveling response for data slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_VREF_UPDATE_SLICE_3" width="1" begin="8" end="8" resetval="0x0" description="SW leveling vref update command in WDQ training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_RD_SLICE_3" width="1" begin="0" end="0" resetval="0x0" description="SW leveling read command in WDQ training." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_25" acronym="DDRSS_PI_25" offset="0x2064" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DFS_PERIOD_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable the DFS triggered periodic leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SEQUENTIAL_LVL_REQ" width="1" begin="16" end="16" resetval="0x0" description="User request to initiate all possible leveling sequences." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_SM2_RD" width="1" begin="8" end="8" resetval="0x0" description="SW leveling read command for stage 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SWLVL_SM2_WR" width="1" begin="0" end="0" resetval="0x0" description="SW leveling write command for stage 2." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_26" acronym="DDRSS_PI_26" offset="0x2068" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_REQ" width="1" begin="24" end="24" resetval="0x0" description="User request to initiate write leveling." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_16BIT_DRAM_CONNECT" width="1" begin="16" end="16" resetval="0x1" description="Enable 16/32 bit DRAM configuration." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DFI40_POLARITY" width="1" begin="8" end="8" resetval="0x0" description="Defines the polarity of the dfi_wrdata_cs_n/dfi_rddata_cs_n signals." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SRE_PERIOD_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable the self refresh exit triggered periodic leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_27" acronym="DDRSS_PI_27" offset="0x206C" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WLMRD" width="6" begin="21" end="16" resetval="0x0" description="Delay from issuing MRS to first write leveling strobe." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WLDQSEN" width="6" begin="13" end="8" resetval="0x0" description="Delay from issuing MRS to first DQS strobe for write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_CS" width="2" begin="1" end="0" resetval="0x0" description="Specifies the target chip select for the write leveling operation initiated through the WRLVL_REQ parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_28" acronym="DDRSS_PI_28" offset="0x2070" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_ON_SREF_EXIT" width="1" begin="24" end="24" resetval="0x0" description="Enables automatic write leveling on a self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_PERIODIC" width="1" begin="16" end="16" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during write leveling." range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Number of long count sequences counted between automatic write leveling commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_29" acronym="DDRSS_PI_29" offset="0x2074" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_CS_MAP" width="4" begin="27" end="24" resetval="0x0" description="Defines the chip select map for write leveling operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_ROTATE" width="1" begin="16" end="16" resetval="0x0" description="Enables rotational CS for counter triggered automatic write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_RESP_MASK" width="4" begin="11" end="8" resetval="0x0" description="Mask for the dfi_wrlvl_resp signal during write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_DISABLE_DFS" width="1" begin="0" end="0" resetval="0x0" description="Disable automatic write leveling on freq change." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_30" acronym="DDRSS_PI_30" offset="0x2078" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WRLVL_EN" width="8" begin="15" end="8" resetval="0x0" description="Defines the DFI tWRLVL_EN timing parameter (in DFI clocks), the minimum cycles from a dfi_wrlvl_en assertion to the first dfi_wrlvl_strobe assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_ERROR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Holds the error associated with the write level error interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_31" acronym="DDRSS_PI_31" offset="0x207C" width="32" description="">
    <bitfield id="PI_TDFI_WRLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tWRLVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_wrlvl_req assertion and a dfi_wrlvl_en assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_32" acronym="DDRSS_PI_32" offset="0x2080" width="32" description="">
    <bitfield id="PI_TDFI_WRLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tWRLVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_wrlvl_en assertion and a valid dfi_wrlvl_resp." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_33" acronym="DDRSS_PI_33" offset="0x2084" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODT_VALUE" width="4" begin="27" end="24" resetval="0x0" description="When using LPDDR4, this value will be driven out on the dfi_odt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TODTH_RD" width="4" begin="19" end="16" resetval="0x0" description="Defines the minimum DRAM cycles of ODT high time for a read command, in memory clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TODTH_WR" width="4" begin="11" end="8" resetval="0x0" description="Defines the minimum DRAM cycles of ODT high time for a write command, in memory clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_STROBE_NUM" width="5" begin="4" end="0" resetval="0x0" description="Defines the number of write leveling strobes generated." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_34" acronym="DDRSS_PI_34" offset="0x2088" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_CS" width="2" begin="17" end="16" resetval="0x0" description="Specifies the target chip select for the data eye training operation initiated through the RDLVL_REQ parameter or the gate training operation initiated through the RDLVL_GATE_REQ parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_REQ" width="1" begin="8" end="8" resetval="0x0" description="User request to initiate gate training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_REQ" width="1" begin="0" end="0" resetval="0x0" description="User request to initiate data eye training." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_35" acronym="DDRSS_PI_35" offset="0x208C" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_0" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 0 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_36" acronym="DDRSS_PI_36" offset="0x2090" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_1" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 1 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_37" acronym="DDRSS_PI_37" offset="0x2094" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_2" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 2 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_38" acronym="DDRSS_PI_38" offset="0x2098" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_3" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 3 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_39" acronym="DDRSS_PI_39" offset="0x209C" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_4" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 4 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_40" acronym="DDRSS_PI_40" offset="0x20A0" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_5" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 5 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_41" acronym="DDRSS_PI_41" offset="0x20A4" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_6" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 6 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_42" acronym="DDRSS_PI_42" offset="0x20A8" width="32" description="">
    <bitfield id="PI_RDLVL_PAT_7" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 7 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_43" acronym="DDRSS_PI_43" offset="0x20AC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_DISABLE_DFS" width="1" begin="24" end="24" resetval="0x0" description="Disables automatic data eye training on freq change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_ON_SREF_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Enables automatic data eye training on a self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_PERIODIC" width="1" begin="8" end="8" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during data eye training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_SEQ_EN" width="4" begin="3" end="0" resetval="0x0" description="Specifies the pattern, format and MPR for data eye training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_44" acronym="DDRSS_PI_44" offset="0x20B0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_ROTATE" width="1" begin="24" end="24" resetval="0x0" description="Enables rotational CS for interval data eye training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_DISABLE_DFS" width="1" begin="16" end="16" resetval="0x0" description="Disables automatic gate training on freq change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_ON_SREF_EXIT" width="1" begin="8" end="8" resetval="0x0" description="Enables automatic gate training on a self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_PERIODIC" width="1" begin="0" end="0" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during gate training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_45" acronym="DDRSS_PI_45" offset="0x20B4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_CS_MAP" width="4" begin="19" end="16" resetval="0x0" description="Defines the chip select map for gate training operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_CS_MAP" width="4" begin="11" end="8" resetval="0x0" description="Defines the chip select map for data eye training operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_ROTATE" width="1" begin="0" end="0" resetval="0x0" description="Enables rotational CS for interval gate training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_46" acronym="DDRSS_PI_46" offset="0x20B8" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_RDLVL_RR" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tRDLVL_RR timing parameter (in DFI clocks), the minimum cycles between read commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_47" acronym="DDRSS_PI_47" offset="0x20BC" width="32" description="">
    <bitfield id="PI_TDFI_RDLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tRDLVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_rdlvl_req or dfi_rdlvl_gate_req assertion and a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_48" acronym="DDRSS_PI_48" offset="0x20C0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_RDLVL_EN" width="8" begin="15" end="8" resetval="0x0" description="Defines the DFI tRDLVL_EN timing parameter (in DFI clocks), the minimum cycles from a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion to the first read or MRR." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_RESP_MASK" width="4" begin="3" end="0" resetval="0x0" description="Mask for the dfi_rdlvl_resp signal during data eye training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_49" acronym="DDRSS_PI_49" offset="0x20C4" width="32" description="">
    <bitfield id="PI_TDFI_RDLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tRDLVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion and a valid dfi_rdlvl_resp." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_50" acronym="DDRSS_PI_50" offset="0x20C8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_INTERVAL" width="16" begin="23" end="8" resetval="0x0" description="Number of long count sequences counted between automatic data eye training commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_ERROR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Holds the error associated with the data eye training error or gate training error interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_51" acronym="DDRSS_PI_51" offset="0x20CC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_PATTERN_NUM" width="4" begin="27" end="24" resetval="0x0" description="Defines the number of pattern supported in read leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_PATTERN_START" width="4" begin="19" end="16" resetval="0x0" description="Defines the start pattern in read leveling." range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Number of long count sequences counted between automatic gate training commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_52" acronym="DDRSS_PI_52" offset="0x20D0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_REG_DIMM_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable registered DIMM operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RD_PREAMBLE_TRAINING_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable read preamble training during gate training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_STROBE_NUM" width="5" begin="12" end="8" resetval="0x0" description="Defines the number of back to back MPC command in one read process in read gate training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_STROBE_NUM" width="5" begin="4" end="0" resetval="0x0" description="Defines the number of back to back MPC command in one read process in read eye training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_53" acronym="DDRSS_PI_53" offset="0x20D4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_CS" width="2" begin="25" end="24" resetval="0x0" description="Specifies the target chip select for the CA training operation initiated through the CALVL_REQ parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_REQ" width="1" begin="16" end="16" resetval="0x0" description="User request to initiate CA training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_PHY_WRLAT" width="7" begin="14" end="8" resetval="0x0" description="Holds the calculated DFI tPHY_WRLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_en assertion." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_RDDATA_EN" width="7" begin="6" end="0" resetval="0x0" description="Holds the calculated DFI tRDDATA_EN timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_en assertion." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_54" acronym="DDRSS_PI_54" offset="0x20D8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_PERIODIC" width="1" begin="24" end="24" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_SEQ_EN" width="2" begin="17" end="16" resetval="0x0" description="Specifies which CA training patterns will be used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_55" acronym="DDRSS_PI_55" offset="0x20DC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_CS_MAP" width="4" begin="27" end="24" resetval="0x0" description="Defines the chip select map for CA training operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_ROTATE" width="1" begin="16" end="16" resetval="0x0" description="Enables rotational CS for interval CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_DISABLE_DFS" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic CA training on freq change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_ON_SREF_EXIT" width="1" begin="0" end="0" resetval="0x0" description="Enables automatic CA training on a self-refresh exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_56" acronym="DDRSS_PI_56" offset="0x20E0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_EN" width="8" begin="7" end="0" resetval="0x0" description="Defines the DFI tCALVL_EN timing parameter (in DFI clocks), the minimum cycles between a dfi_calvl_en assertion and a dfi_cke de-assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_57" acronym="DDRSS_PI_57" offset="0x20E4" width="32" description="">
    <bitfield id="PI_TDFI_CALVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCALVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_calvl_req assertion and a dfi_calvl_en assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_58" acronym="DDRSS_PI_58" offset="0x20E8" width="32" description="">
    <bitfield id="PI_TDFI_CALVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCALVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_calvl_en assertion and a valid dfi_calvl_resp." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_59" acronym="DDRSS_PI_59" offset="0x20EC" width="32" description="">
    <bitfield id="PI_CALVL_INTERVAL" width="16" begin="31" end="16" resetval="0x0" description="Number of long count sequences counted between automatic CA training commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_ERROR_STATUS" width="2" begin="9" end="8" resetval="0x0" description="Holds the error associated with the CA training error interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_RESP_MASK" width="1" begin="0" end="0" resetval="0x0" description="Mask for the dfi_calvl_resp signal during CA training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_60" acronym="DDRSS_PI_60" offset="0x20F0" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCAEXT" width="5" begin="28" end="24" resetval="0x0" description="DRAM tCAEXT value in memory cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCACKEH" width="5" begin="20" end="16" resetval="0x0" description="DRAM tCACKEH value in memory cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCAMRD" width="6" begin="13" end="8" resetval="0x0" description="DRAM tCAMRD value in memory cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCACKEL" width="5" begin="4" end="0" resetval="0x0" description="DRAM tCACKEL value in memory cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_61" acronym="DDRSS_PI_61" offset="0x20F4" width="32" description="">
    <bitfield id="PI_TDFI_INIT_START_MIN" width="8" begin="31" end="24" resetval="0x0" description="Minimum number of DFI clocks before dfi_init_start can be driven after a previous command/training event." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_NORMAL_STEPSIZE" width="4" begin="19" end="16" resetval="0x0" description="The adjust step for the post-initial Vref(ca) training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_STEPSIZE" width="4" begin="11" end="8" resetval="0x0" description="The adjust step for the initial Vref(ca) training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CA_TRAIN_VREF_EN" width="1" begin="0" end="0" resetval="0x0" description="Control for VREF training during CA training post power-on initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_62" acronym="DDRSS_PI_62" offset="0x20F8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SW_CA_TRAIN_VREF" width="7" begin="30" end="24" resetval="0x0" description="The Vref value which is set for SW step by step CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_STROBE_NUM" width="5" begin="20" end="16" resetval="0x0" description="The consecutive dfi_calvl_strobe number when updating the CA vref data." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKCKEH" width="4" begin="11" end="8" resetval="0x0" description="DRAM tCKELCK Clock and command valid before CKE HIGH." range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_COMPLETE_MIN" width="8" begin="7" end="0" resetval="0x0" description="Minimum number of DFI clocks from dfi_init_complete to a command/training event." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_63" acronym="DDRSS_PI_63" offset="0x20FC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_REFRESH_BETWEEN_SEGMENT_DISABLE" width="1" begin="24" end="24" resetval="0x1" description="Disable the refresh between CA first and second segment training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DRAM_CLK_DISABLE_DEASSERT_SEL" width="1" begin="16" end="16" resetval="0x0" description="Indicate dfi_dram_clk_disable deassert following dfi_init_start deassert or dfi_init_complete assert." range="" rwaccess="RW"/>
    <bitfield id="PI_INIT_STARTORCOMPLETE_2_CLKDISABLE" width="8" begin="15" end="8" resetval="0x0" description="Defines the delay from deasserting of dfi_init_start or asserting of dfi_init_complete to deasserting of dfi_dram_clk_disable in DFI clock." range="" rwaccess="RW"/>
    <bitfield id="PI_CLKDISABLE_2_INIT_START" width="8" begin="7" end="0" resetval="0x0" description="Defines the delay from the asserting of dfi_dram_clk_disable to the asserting of dfi_init_start in DFI clock." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_64" acronym="DDRSS_PI_64" offset="0x2100" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_FSM_ERROR_INFO_MASK" width="16" begin="23" end="8" resetval="0x0" description="PI FSM Error Info MASK" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MC_DFS_PI_SET_VREF_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable the PI to set VREF value after DFS issued by MC." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_65" acronym="DDRSS_PI_65" offset="0x2104" width="32" description="">
    <bitfield id="PI_FSM_ERROR_INFO" width="16" begin="31" end="16" resetval="0x0" description="Gather each fsm error bit." range="" rwaccess="R"/>
    <bitfield id="PI_SC_FSM_ERROR_INFO_WOCLR" width="16" begin="15" end="0" resetval="0x0" description="PI FSM Error Info." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_66" acronym="DDRSS_PI_66" offset="0x2108" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_ROTATE" width="1" begin="24" end="24" resetval="0x0" description="Enables write DQ training rotate for interval training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_RESP_MASK" width="4" begin="19" end="16" resetval="0x0" description="Write DQ training response mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_BST_NUM" width="3" begin="10" end="8" resetval="0x0" description="Defines the number of write/read bursts issued at each step in write DQ training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_EN" width="1" begin="0" end="0" resetval="0x0" description="Control for VREF training as part of non-initialization write DQ training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_67" acronym="DDRSS_PI_67" offset="0x210C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_PERIODIC" width="1" begin="24" end="24" resetval="0x0" description="Enables periodic write DQ training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_NORMAL_STEPSIZE" width="5" begin="20" end="16" resetval="0x0" description="Write DQ training vref step size for post_initial training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_STEPSIZE" width="5" begin="12" end="8" resetval="0x0" description="Write DQ training vref step size for initial training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_CS_MAP" width="4" begin="3" end="0" resetval="0x0" description="Map of CS's included in write DQ training sequence." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_68" acronym="DDRSS_PI_68" offset="0x2110" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_EN" width="8" begin="23" end="16" resetval="0x0" description="DFI timing param tWDQLVL_EN." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_CS" width="2" begin="9" end="8" resetval="0x0" description="Write DQ training target chip select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_REQ" width="1" begin="0" end="0" resetval="0x0" description="SW write to initiate Write DQ training request." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_69" acronym="DDRSS_PI_69" offset="0x2114" width="32" description="">
    <bitfield id="PI_TDFI_WDQLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="DFI timing param tWDQLVL_RESP." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_70" acronym="DDRSS_PI_70" offset="0x2118" width="32" description="">
    <bitfield id="PI_TDFI_WDQLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="DFI timing param tWDQLVL_MAX." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_71" acronym="DDRSS_PI_71" offset="0x211C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_DISABLE_DFS" width="1" begin="24" end="24" resetval="0x0" description="Disable automatic write DQ training on freq change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_ON_SREF_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Issue a write DQ training command on self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Sets the maximum number of long count sequences allowed between automatic write DQ training operations." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_72" acronym="DDRSS_PI_72" offset="0x2120" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_PARALLEL_WDQLVL_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable per rank parallel Write DQ training for LPDDR4," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DQS_OSC_PERIOD_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable for DQS oscillator triggered periodic write DQ training," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_OSC_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable for DQS oscillator triggered write DQ training," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_ERROR_STATUS" width="2" begin="1" end="0" resetval="0x0" description="Holds the error associated with the write dq level error interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_73" acronym="DDRSS_PI_73" offset="0x2124" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCCD" width="5" begin="20" end="16" resetval="0x0" description="DRAM CAS-to-CAS value in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ROW_DIFF" width="3" begin="10" end="8" resetval="0x0" description="Difference between number of address pins available and number being used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BANK_DIFF" width="2" begin="1" end="0" resetval="0x0" description="Difference between number of bank pins available and number being used." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_74" acronym="DDRSS_PI_74" offset="0x2128" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_75" acronym="DDRSS_PI_75" offset="0x212C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_76" acronym="DDRSS_PI_76" offset="0x2130" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_77" acronym="DDRSS_PI_77" offset="0x2134" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_78" acronym="DDRSS_PI_78" offset="0x2138" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_79" acronym="DDRSS_PI_79" offset="0x213C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_INT_STATUS" width="28" begin="27" end="0" resetval="0x0" description="Status of interrupt features in the PI." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_80" acronym="DDRSS_PI_80" offset="0x2140" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="PI_INT_ACK" width="27" begin="26" end="0" resetval="0x0" description="Clear the corresponding interrupt bit of the PI_INT_STATUS parameter." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_81" acronym="DDRSS_PI_81" offset="0x2144" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_INT_MASK" width="28" begin="27" end="0" resetval="0x0" description="Mask for PI_int signals from the PI_INT_STATUS parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_82" acronym="DDRSS_PI_82" offset="0x2148" width="32" description="">
    <bitfield id="PI_BIST_EXP_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_83" acronym="DDRSS_PI_83" offset="0x214C" width="32" description="">
    <bitfield id="PI_BIST_EXP_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_84" acronym="DDRSS_PI_84" offset="0x2150" width="32" description="">
    <bitfield id="PI_BIST_EXP_DATA_2" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_85" acronym="DDRSS_PI_85" offset="0x2154" width="32" description="">
    <bitfield id="PI_BIST_EXP_DATA_3" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_86" acronym="DDRSS_PI_86" offset="0x2158" width="32" description="">
    <bitfield id="PI_BIST_FAIL_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_87" acronym="DDRSS_PI_87" offset="0x215C" width="32" description="">
    <bitfield id="PI_BIST_FAIL_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_88" acronym="DDRSS_PI_88" offset="0x2160" width="32" description="">
    <bitfield id="PI_BIST_FAIL_DATA_2" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_89" acronym="DDRSS_PI_89" offset="0x2164" width="32" description="">
    <bitfield id="PI_BIST_FAIL_DATA_3" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_90" acronym="DDRSS_PI_90" offset="0x2168" width="32" description="">
    <bitfield id="PI_BIST_FAIL_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="The burst aligned address of BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_91" acronym="DDRSS_PI_91" offset="0x216C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CMD_SWAP_EN" width="1" begin="24" end="24" resetval="0x0" description="Command pin swap function enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_LONG_COUNT_MASK" width="5" begin="20" end="16" resetval="0x0" description="Reduces the length of the long counter from 1024 cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BSTLEN" width="5" begin="12" end="8" resetval="0x2" description="Encoded burst length sent to DRAMs during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_FAIL_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="The burst aligned address of BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_92" acronym="DDRSS_PI_92" offset="0x2170" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DATA_BYTE_SWAP_SLICE2" width="2" begin="25" end="24" resetval="0x0" description="DATA pin 2 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DATA_BYTE_SWAP_SLICE1" width="2" begin="17" end="16" resetval="0x0" description="DATA pin 1 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DATA_BYTE_SWAP_SLICE0" width="2" begin="9" end="8" resetval="0x0" description="DATA pin 0 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DATA_BYTE_SWAP_EN" width="1" begin="0" end="0" resetval="0x0" description="DATA pin swap function enable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_93" acronym="DDRSS_PI_93" offset="0x2174" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_UPDATE_ERROR_STATUS" width="2" begin="25" end="24" resetval="0x0" description="Identifies the source of any DFI PI-initiated update errors." range="" rwaccess="R"/>
    <bitfield id="PI_TDFI_CTRLUPD_MIN" width="8" begin="23" end="16" resetval="0x0" description="Reports the DFI tCTRLUPD_MIN timing parameter (in DFI clocks), the minimum cycles that dfi_ctrlupd_req must be asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CTRLUPD_REQ_PER_AREF_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable an automatic PI initiated update (dfi_ctrlupd_req) after every refresh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DATA_BYTE_SWAP_SLICE3" width="2" begin="1" end="0" resetval="0x0" description="DATA pin 3 mux selector" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_94" acronym="DDRSS_PI_94" offset="0x2178" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_DATA_CHECK" width="1" begin="24" end="24" resetval="0x0" description="Enable data checking with BIST operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ADDR_SPACE" width="6" begin="21" end="16" resetval="0x0" description="Sets the number of address bits to check during BIST operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_RESULT" width="2" begin="9" end="8" resetval="0x0" description="BIST operation status (pass/fail)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_GO" width="1" begin="0" end="0" resetval="0x0" description="Initiate a BIST operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_95" acronym="DDRSS_PI_95" offset="0x217C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_CHECK" width="1" begin="0" end="0" resetval="0x0" description="Enable address checking with BIST operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_96" acronym="DDRSS_PI_96" offset="0x2180" width="32" description="">
    <bitfield id="PI_BIST_START_ADDRESS_0" width="32" begin="31" end="0" resetval="0x0" description="Start BIST checking at this address." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_97" acronym="DDRSS_PI_97" offset="0x2184" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MBIST_INIT_PATTERN" width="8" begin="15" end="8" resetval="0x0" description="PI mbist data check, random lfsr pattern mode init pattern seed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_START_ADDRESS_1" width="3" begin="2" end="0" resetval="0x0" description="Start BIST checking at this address." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_98" acronym="DDRSS_PI_98" offset="0x2188" width="32" description="">
    <bitfield id="PI_BIST_DATA_MASK_0" width="32" begin="31" end="0" resetval="0x0" description="Mask applied to data for BIST error checking." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_99" acronym="DDRSS_PI_99" offset="0x218C" width="32" description="">
    <bitfield id="PI_BIST_DATA_MASK_1" width="32" begin="31" end="0" resetval="0x0" description="Mask applied to data for BIST error checking." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_100" acronym="DDRSS_PI_100" offset="0x2190" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ERR_STOP" width="12" begin="27" end="16" resetval="0x0" description="Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is set to 1, 2 or 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ERR_COUNT" width="12" begin="11" end="0" resetval="0x0" description="Indicates the number of BIST errors found when the BIST_TEST_MODE parameter is set to 1, 2 or 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_101" acronym="DDRSS_PI_101" offset="0x2194" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_0_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_102" acronym="DDRSS_PI_102" offset="0x2198" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_0_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_103" acronym="DDRSS_PI_103" offset="0x219C" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_1_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_104" acronym="DDRSS_PI_104" offset="0x21A0" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_1_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_105" acronym="DDRSS_PI_105" offset="0x21A4" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_2_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_106" acronym="DDRSS_PI_106" offset="0x21A8" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_2_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_107" acronym="DDRSS_PI_107" offset="0x21AC" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_3_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_108" acronym="DDRSS_PI_108" offset="0x21B0" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_3_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_109" acronym="DDRSS_PI_109" offset="0x21B4" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_4_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_110" acronym="DDRSS_PI_110" offset="0x21B8" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_4_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_111" acronym="DDRSS_PI_111" offset="0x21BC" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_5_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_112" acronym="DDRSS_PI_112" offset="0x21C0" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_5_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_113" acronym="DDRSS_PI_113" offset="0x21C4" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_6_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_114" acronym="DDRSS_PI_114" offset="0x21C8" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_6_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_115" acronym="DDRSS_PI_115" offset="0x21CC" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_7_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_116" acronym="DDRSS_PI_116" offset="0x21D0" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_7_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_117" acronym="DDRSS_PI_117" offset="0x21D4" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_8_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_118" acronym="DDRSS_PI_118" offset="0x21D8" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_8_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_119" acronym="DDRSS_PI_119" offset="0x21DC" width="32" description="">
    <bitfield id="PI_BIST_ADDR_MASK_9_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_120" acronym="DDRSS_PI_120" offset="0x21E0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_PAT_MODE" width="2" begin="25" end="24" resetval="0x0" description="Sets the pattern mode of BIST." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MODE" width="2" begin="17" end="16" resetval="0x0" description="Sets the address traversing order of BIST." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_MODE" width="3" begin="10" end="8" resetval="0x0" description="Sets the BIST data checking mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_ADDR_MASK_9_1" width="4" begin="3" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_121" acronym="DDRSS_PI_121" offset="0x21E4" width="32" description="">
    <bitfield id="PI_BIST_USER_PAT_0" width="32" begin="31" end="0" resetval="0x0" description="Sets the user-specified pattern of BIST." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_122" acronym="DDRSS_PI_122" offset="0x21E8" width="32" description="">
    <bitfield id="PI_BIST_USER_PAT_1" width="32" begin="31" end="0" resetval="0x0" description="Sets the user-specified pattern of BIST." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_123" acronym="DDRSS_PI_123" offset="0x21EC" width="32" description="">
    <bitfield id="PI_BIST_USER_PAT_2" width="32" begin="31" end="0" resetval="0x0" description="Sets the user-specified pattern of BIST." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_124" acronym="DDRSS_PI_124" offset="0x21F0" width="32" description="">
    <bitfield id="PI_BIST_USER_PAT_3" width="32" begin="31" end="0" resetval="0x0" description="Sets the user-specified pattern of BIST." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_125" acronym="DDRSS_PI_125" offset="0x21F4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_PAT_NUM" width="4" begin="3" end="0" resetval="0x0" description="Sets the max used pattern number of BIST from a total of 8 built-in patterns." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_126" acronym="DDRSS_PI_126" offset="0x21F8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_0" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_127" acronym="DDRSS_PI_127" offset="0x21FC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_1" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_128" acronym="DDRSS_PI_128" offset="0x2200" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_2" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_129" acronym="DDRSS_PI_129" offset="0x2204" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_3" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_130" acronym="DDRSS_PI_130" offset="0x2208" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_4" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_131" acronym="DDRSS_PI_131" offset="0x220C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_5" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_132" acronym="DDRSS_PI_132" offset="0x2210" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_6" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_133" acronym="DDRSS_PI_133" offset="0x2214" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_BIST_STAGE_7" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_134" acronym="DDRSS_PI_134" offset="0x2218" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SREFRESH_EXIT_NO_REFRESH" width="1" begin="24" end="24" resetval="0x0" description="Disables the automatic refresh request associated with self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_PWRUP_SREFRESH_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Allow powerup via self-refresh instead of full memory initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SELF_REFRESH_EN" width="1" begin="8" end="8" resetval="0x0" description="Control for PI to enable self refresh mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_COL_DIFF" width="4" begin="3" end="0" resetval="0x0" description="Difference between number of column pins available and number being used." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_135" acronym="DDRSS_PI_135" offset="0x221C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NO_PHY_IND_TRAIN_INIT" width="1" begin="24" end="24" resetval="0x0" description="Disable PHY Independent Training during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NO_MRW_INIT" width="1" begin="16" end="16" resetval="0x0" description="Disable MRW commands after training during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NO_MRW_BT_INIT" width="1" begin="8" end="8" resetval="0x0" description="Disable MRW commands before training during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_SREF_ENTRY_REQ" width="1" begin="0" end="0" resetval="0x0" description="In PI power up data retention, PI can issued sref entry command." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_136" acronym="DDRSS_PI_136" offset="0x2220" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NO_AUTO_MRR_INIT" width="1" begin="0" end="0" resetval="0x0" description="Disable MRR commands during initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_137" acronym="DDRSS_PI_137" offset="0x2224" width="32" description="">
    <bitfield id="PI_TRST_PWRON" width="32" begin="31" end="0" resetval="0x0" description="Duration of memory reset during power-on initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_138" acronym="DDRSS_PI_138" offset="0x2228" width="32" description="">
    <bitfield id="PI_CKE_INACTIVE" width="32" begin="31" end="0" resetval="0x0" description="Number of cycles after reset before CKE will be active." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_139" acronym="DDRSS_PI_139" offset="0x222C" width="32" description="">
    <bitfield id="PI_DLL_RST_DELAY" width="16" begin="31" end="16" resetval="0x0" description="Minimum cycles required for DLL reset signal dll_rst_n to be held." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DRAM_INIT_EN" width="1" begin="8" end="8" resetval="0x0" description="Control for the initialization of DRAM by the PI." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DLL_RST" width="1" begin="0" end="0" resetval="0x0" description="Enables use of the DLL reset (dll_rst_n)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_140" acronym="DDRSS_PI_140" offset="0x2230" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DLL_RST_ADJ_DLY" width="8" begin="7" end="0" resetval="0x0" description="Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_141" acronym="DDRSS_PI_141" offset="0x2234" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRITE_MODEREG" width="26" begin="25" end="0" resetval="0x0" description="Write memory mode register data to the DRAMs." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_142" acronym="DDRSS_PI_142" offset="0x2238" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_READ_MODEREG" width="17" begin="24" end="8" resetval="0x0" description="Read the specified memory mode register from specified chip when start bit set." range="" rwaccess="RW"/>
    <bitfield id="PI_MRW_STATUS" width="8" begin="7" end="0" resetval="0x0" description="Write memory mode register status." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_143" acronym="DDRSS_PI_143" offset="0x223C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NO_ZQ_INIT" width="1" begin="24" end="24" resetval="0x0" description="Disable ZQ operations during initialization." range="" rwaccess="RW"/>
    <bitfield id="PI_PERIPHERAL_MRR_DATA_0" width="24" begin="23" end="0" resetval="0x0" description="Data and chip returned from memory mode register read requested by the READ_MODEREG parameter, Bits (" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_144" acronym="DDRSS_PI_144" offset="0x2240" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_REQ_PENDING" width="1" begin="16" end="16" resetval="0x0" description="Indicates that a ZQ command is currently in progress or waiting to run." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_145" acronym="DDRSS_PI_145" offset="0x2244" width="32" description="">
    <bitfield id="PI_MONITOR_0" width="8" begin="31" end="24" resetval="0x0" description="Monitor register 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_0" width="1" begin="16" end="16" resetval="0x0" description="Selection of captures for pi_monitor_0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_0" width="4" begin="11" end="8" resetval="0x0" description="Selection of sources for pi_monitor_0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_146" acronym="DDRSS_PI_146" offset="0x2248" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_2" width="4" begin="27" end="24" resetval="0x0" description="Selection of sources for pi_monitor_2." range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_1" width="8" begin="23" end="16" resetval="0x0" description="Monitor register 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_1" width="1" begin="8" end="8" resetval="0x0" description="Selection of captures for pi_monitor_1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_1" width="4" begin="3" end="0" resetval="0x0" description="Selection of sources for pi_monitor_1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_147" acronym="DDRSS_PI_147" offset="0x224C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_3" width="1" begin="24" end="24" resetval="0x0" description="Selection of captures for pi_monitor_3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_3" width="4" begin="19" end="16" resetval="0x0" description="Selection of sources for pi_monitor_3." range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_2" width="8" begin="15" end="8" resetval="0x0" description="Monitor register 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_2" width="1" begin="0" end="0" resetval="0x0" description="Selection of captures for pi_monitor_2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_148" acronym="DDRSS_PI_148" offset="0x2250" width="32" description="">
    <bitfield id="PI_MONITOR_4" width="8" begin="31" end="24" resetval="0x0" description="Monitor register 4." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_4" width="1" begin="16" end="16" resetval="0x0" description="Selection of captures for pi_monitor_4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_4" width="4" begin="11" end="8" resetval="0x0" description="Selection of sources for pi_monitor_4." range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_3" width="8" begin="7" end="0" resetval="0x0" description="Monitor register 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_149" acronym="DDRSS_PI_149" offset="0x2254" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_6" width="4" begin="27" end="24" resetval="0x0" description="Selection of sources for pi_monitor_6." range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_5" width="8" begin="23" end="16" resetval="0x0" description="Monitor register 5." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_5" width="1" begin="8" end="8" resetval="0x0" description="Selection of captures for pi_monitor_5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_5" width="4" begin="3" end="0" resetval="0x0" description="Selection of sources for pi_monitor_5." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_150" acronym="DDRSS_PI_150" offset="0x2258" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_7" width="1" begin="24" end="24" resetval="0x0" description="Selection of captures for pi_monitor_7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_SRC_SEL_7" width="4" begin="19" end="16" resetval="0x0" description="Selection of sources for pi_monitor_7." range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_6" width="8" begin="15" end="8" resetval="0x0" description="Monitor register 6." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MONITOR_CAP_SEL_6" width="1" begin="0" end="0" resetval="0x0" description="Selection of captures for pi_monitor_6." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_151" acronym="DDRSS_PI_151" offset="0x225C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PI_MONITOR_7" width="8" begin="7" end="0" resetval="0x0" description="Monitor register 7." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_152" acronym="DDRSS_PI_152" offset="0x2260" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="PI_MONITOR_STROBE" width="8" begin="7" end="0" resetval="0x0" description="Strobe the pi_monitor once." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PI_153" acronym="DDRSS_PI_153" offset="0x2264" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_FREQ_RETENTION_NUM" width="5" begin="20" end="16" resetval="0x0" description="Monitor active freq number in PI for data_retention" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_FREQ_NUMBER_STATUS" width="5" begin="12" end="8" resetval="0x0" description="Monitor active freq number in PI." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DLL_LOCK" width="1" begin="0" end="0" resetval="0x0" description="Monitor dfi_init_complete from PHY." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PI_154" acronym="DDRSS_PI_154" offset="0x2268" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_POWER_REDUC_EN" width="1" begin="16" end="16" resetval="0x0" description="PI Power reduction enable," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_PHYMSTR_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines how the controller should set the state of DRAM before turning control of the DFI bus over to the PI." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_155" acronym="DDRSS_PI_155" offset="0x226C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_156" acronym="DDRSS_PI_156" offset="0x2270" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_157" acronym="DDRSS_PI_157" offset="0x2274" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_158" acronym="DDRSS_PI_158" offset="0x2278" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_159" acronym="DDRSS_PI_159" offset="0x227C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TREFBW_THR" width="9" begin="16" end="8" resetval="0x0" description="Threshold value to control the AREF command interval." range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_MAX_STROBE_PEND" width="8" begin="7" end="0" resetval="0x0" description="Defines the maximum number of wrlvl_strobes that be accumulated before an AREF is prevented from being generated." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_160" acronym="DDRSS_PI_160" offset="0x2280" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_FREQ_CHANGE_REG_COPY" width="5" begin="4" end="0" resetval="0x0" description="In non-DFI 4.0 mode, contains the frequency copy value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_161" acronym="DDRSS_PI_161" offset="0x2284" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CATR" width="4" begin="27" end="24" resetval="0x0" description="It indicates LP4 DRAM CA terminition ON/OFF state." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_PARALLEL_CALVL_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable parallel channel CA training for LPDDR4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_FREQ_SEL_FROM_REGIF" width="1" begin="0" end="0" resetval="0x0" description="In non-DFI 4.0 mode, user select the frequency copies from pi_freq_change_reg_copy." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_162" acronym="DDRSS_PI_162" offset="0x2288" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NOTCARE_MC_INIT_START" width="1" begin="24" end="24" resetval="0x0" description="Defines whether PI waits for the controller to initiate dfi_init_start before PI memory initialization," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_DISCONNECT_MC" width="1" begin="16" end="16" resetval="0x0" description="PI disconnects the controller from the PHY," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_MASK_INIT_COMPLETE" width="1" begin="8" end="8" resetval="0x0" description="Enable the masking of the dfi_init_complete signal back to the controller," range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NO_CATR_READ" width="1" begin="0" end="0" resetval="0x0" description="Defines how the LPDDR4 termination status is determined." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_163" acronym="DDRSS_PI_163" offset="0x228C" width="32" description="">
    <bitfield id="PI_TSDO_F2" width="8" begin="31" end="24" resetval="0x0" description="The delay from the read preamble training MRS command to the data strobe drive out for frequency set 2, in PI clocks" range="" rwaccess="RW"/>
    <bitfield id="PI_TSDO_F1" width="8" begin="23" end="16" resetval="0x0" description="The delay from the read preamble training MRS command to the data strobe drive out for frequency set 1, in PI clocks" range="" rwaccess="RW"/>
    <bitfield id="PI_TSDO_F0" width="8" begin="15" end="8" resetval="0x0" description="The delay from the read preamble training MRS command to the data strobe drive out for frequency set 0, in PI clocks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRACE_MC_MR13" width="1" begin="0" end="0" resetval="0x0" description="Defines whether PI monitors controller mr13 mrw or not." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_164" acronym="DDRSS_PI_164" offset="0x2290" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDELAY_RDWR_2_BUS_IDLE_F0" width="8" begin="7" end="0" resetval="0x0" description="The delay from read or write to bus idle for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_165" acronym="DDRSS_PI_165" offset="0x2294" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDELAY_RDWR_2_BUS_IDLE_F1" width="8" begin="7" end="0" resetval="0x0" description="The delay from read or write to bus idle for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_166" acronym="DDRSS_PI_166" offset="0x2298" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQINIT_F0" width="12" begin="19" end="8" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_TDELAY_RDWR_2_BUS_IDLE_F2" width="8" begin="7" end="0" resetval="0x0" description="The delay from read or write to bus idle for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_167" acronym="DDRSS_PI_167" offset="0x229C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQINIT_F2" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQINIT_F1" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_168" acronym="DDRSS_PI_168" offset="0x22A0" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CASLAT_LIN_F1" width="7" begin="30" end="24" resetval="0x0" description="Sets latency from read command sent to data received from/to controller for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLAT_F1" width="7" begin="22" end="16" resetval="0x0" description="DRAM WRLAT value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CASLAT_LIN_F0" width="7" begin="14" end="8" resetval="0x0" description="Sets latency from read command sent to data received from/to controller for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLAT_F0" width="7" begin="6" end="0" resetval="0x0" description="DRAM WRLAT value in cycles for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_169" acronym="DDRSS_PI_169" offset="0x22A4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRFC_F0" width="10" begin="25" end="16" resetval="0x0" description="DRAM tRFC value in memory clocks for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CASLAT_LIN_F2" width="7" begin="14" end="8" resetval="0x0" description="Sets latency from read command sent to data received from/to controller for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLAT_F2" width="7" begin="6" end="0" resetval="0x0" description="DRAM WRLAT value in cycles for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_170" acronym="DDRSS_PI_170" offset="0x22A8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TREF_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM tREF value in memory clocks for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_171" acronym="DDRSS_PI_171" offset="0x22AC" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRFC_F1" width="10" begin="9" end="0" resetval="0x0" description="DRAM tRFC value in memory clocks for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_172" acronym="DDRSS_PI_172" offset="0x22B0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TREF_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM tREF value in memory clocks for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_173" acronym="DDRSS_PI_173" offset="0x22B4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRFC_F2" width="10" begin="9" end="0" resetval="0x0" description="DRAM tRFC value in memory clocks for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_174" acronym="DDRSS_PI_174" offset="0x22B8" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CTRL_DELAY_F0" width="4" begin="27" end="24" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks) for frequency set 0, the delay between a DFI command change and a memory command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TREF_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM tREF value in memory clocks for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_175" acronym="DDRSS_PI_175" offset="0x22BC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Enable the PI write leveling module for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI write leveling module for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CTRL_DELAY_F2" width="4" begin="11" end="8" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks) for frequency set 2, the delay between a DFI command change and a memory command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CTRL_DELAY_F1" width="4" begin="3" end="0" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks) for frequency set 1, the delay between a DFI command change and a memory command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_176" acronym="DDRSS_PI_176" offset="0x22C0" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WRLVL_WW_F0" width="10" begin="17" end="8" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter (in DFI clocks) for frequency set 0, the minimum cycles between dfi_wrlvl_strobe assertions." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLVL_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI write leveling module for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_177" acronym="DDRSS_PI_177" offset="0x22C4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WRLVL_WW_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter (in DFI clocks) for frequency set 2, the minimum cycles between dfi_wrlvl_strobe assertions." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WRLVL_WW_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter (in DFI clocks) for frequency set 1, the minimum cycles between dfi_wrlvl_strobe assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_178" acronym="DDRSS_PI_178" offset="0x22C8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODT_EN_F1" width="1" begin="24" end="24" resetval="0x0" description="Enable support of DRAM ODT." range="" rwaccess="RW"/>
    <bitfield id="PI_TODTL_2CMD_F1" width="8" begin="23" end="16" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODT_EN_F0" width="1" begin="8" end="8" resetval="0x0" description="Enable support of DRAM ODT." range="" rwaccess="RW"/>
    <bitfield id="PI_TODTL_2CMD_F0" width="8" begin="7" end="0" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_179" acronym="DDRSS_PI_179" offset="0x22CC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TODTON_MIN_F0" width="4" begin="27" end="24" resetval="0x0" description="Defines the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODTLON_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the latency from a CAS-2 command to the tODTon reference for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODT_EN_F2" width="1" begin="8" end="8" resetval="0x0" description="Enable support of DRAM ODT." range="" rwaccess="RW"/>
    <bitfield id="PI_TODTL_2CMD_F2" width="8" begin="7" end="0" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_180" acronym="DDRSS_PI_180" offset="0x22D0" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TODTON_MIN_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODTLON_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the latency from a CAS-2 command to the tODTon reference for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TODTON_MIN_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ODTLON_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the latency from a CAS-2 command to the tODTon reference for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_181" acronym="DDRSS_PI_181" offset="0x22D4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Enable the PI gate training module for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_EN_F1" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI data eye training module for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_EN_F0" width="2" begin="9" end="8" resetval="0x0" description="Enable the PI gate training module for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_EN_F0" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI data eye training module for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_182" acronym="DDRSS_PI_182" offset="0x22D8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_RXCAL_EN_F0" width="2" begin="25" end="24" resetval="0x0" description="Enable RX Offset calibration (PATTERN 14,15) for read training for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_PAT0_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Enable PATTERN-0 for read training for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_GATE_EN_F2" width="2" begin="9" end="8" resetval="0x0" description="Enable the PI gate training module for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI data eye training module for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_183" acronym="DDRSS_PI_183" offset="0x22DC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_RXCAL_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Enable RX Offset calibration (PATTERN 14,15) for read training for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_PAT0_EN_F1" width="2" begin="17" end="16" resetval="0x0" description="Enable PATTERN-0 for read training for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_MULTI_EN_F0" width="2" begin="9" end="8" resetval="0x0" description="Enable Multi-pattern (from PI_RDLVL_PATTERN_START, total PI_RDLVL_PATTERN_NUM) for read training for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_DFE_EN_F0" width="2" begin="1" end="0" resetval="0x0" description="Enable DFE (PATTERN 8,9) for read training for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_184" acronym="DDRSS_PI_184" offset="0x22E0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_RXCAL_EN_F2" width="2" begin="25" end="24" resetval="0x0" description="Enable RX Offset calibration (PATTERN 14,15) for read training for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_PAT0_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Enable PATTERN-0 for read training for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_MULTI_EN_F1" width="2" begin="9" end="8" resetval="0x0" description="Enable Multi-pattern (from PI_RDLVL_PATTERN_START, total PI_RDLVL_PATTERN_NUM) for read training for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_DFE_EN_F1" width="2" begin="1" end="0" resetval="0x0" description="Enable DFE (PATTERN 8,9) for read training for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_185" acronym="DDRSS_PI_185" offset="0x22E4" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLAT_ADJ_F1" width="7" begin="30" end="24" resetval="0x0" description="Adjusts the relative timing between DFI read commands and the dfi_rddata_en signal for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLAT_ADJ_F0" width="7" begin="22" end="16" resetval="0x0" description="Adjusts the relative timing between DFI read commands and the dfi_rddata_en signal for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_MULTI_EN_F2" width="2" begin="9" end="8" resetval="0x0" description="Enable Multi-pattern (from PI_RDLVL_PATTERN_START, total PI_RDLVL_PATTERN_NUM) for read training for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLVL_DFE_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Enable DFE (PATTERN 8,9) for read training for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_186" acronym="DDRSS_PI_186" offset="0x22E8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLAT_ADJ_F2" width="7" begin="30" end="24" resetval="0x0" description="Adjusts the relative timing in memory clocks between DFI write commands and the dfi_wrdata_en signal for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLAT_ADJ_F1" width="7" begin="22" end="16" resetval="0x0" description="Adjusts the relative timing in memory clocks between DFI write commands and the dfi_wrdata_en signal for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WRLAT_ADJ_F0" width="7" begin="14" end="8" resetval="0x0" description="Adjusts the relative timing in memory clocks between DFI write commands and the dfi_wrdata_en signal for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RDLAT_ADJ_F2" width="7" begin="6" end="0" resetval="0x0" description="Adjusts the relative timing between DFI read commands and the dfi_rddata_en signal for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_187" acronym="DDRSS_PI_187" offset="0x22EC" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_PHY_WRDATA_F2" width="3" begin="18" end="16" resetval="0x1" description="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks) for frequency set 2, the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_PHY_WRDATA_F1" width="3" begin="10" end="8" resetval="0x1" description="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks) for frequency set 1, the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_PHY_WRDATA_F0" width="3" begin="2" end="0" resetval="0x1" description="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks) for frequency set 0, the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_188" acronym="DDRSS_PI_188" offset="0x22F0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_CAPTURE_F0" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks) for frequency set 0, the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_CC_F0" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter (in DFI clocks) for frequency set 0, the minimum cycles between calibration commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_189" acronym="DDRSS_PI_189" offset="0x22F4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_CAPTURE_F1" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks) for frequency set 1, the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_CC_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter (in DFI clocks) for frequency set 1, the minimum cycles between calibration commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_190" acronym="DDRSS_PI_190" offset="0x22F8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_CAPTURE_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks) for frequency set 2, the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_CC_F2" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter (in DFI clocks) for frequency set 2, the minimum cycles between calibration commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_191" acronym="DDRSS_PI_191" offset="0x22FC" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TMRZ_F0" width="5" begin="28" end="24" resetval="0x0" description="Defines the delay between a MRW CA exit command and the DQ tristate in memory clocks for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI CA training module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_EN_F1" width="2" begin="9" end="8" resetval="0x0" description="Enable the PI CA training module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_EN_F0" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI CA training module." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_192" acronym="DDRSS_PI_192" offset="0x2300" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TMRZ_F1" width="5" begin="20" end="16" resetval="0x0" description="Defines the delay between a MRW CA exit command and the DQ tristate in memory clocks for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCAENT_F0" width="14" begin="13" end="0" resetval="0x0" description="Defines the DRAM tCAENT term, in memory clocks for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_193" acronym="DDRSS_PI_193" offset="0x2304" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TMRZ_F2" width="5" begin="20" end="16" resetval="0x0" description="Defines the delay between a MRW CA exit command and the DQ tristate in memory clocks for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCAENT_F1" width="14" begin="13" end="0" resetval="0x0" description="Defines the DRAM tCAENT term, in memory clocks for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_194" acronym="DDRSS_PI_194" offset="0x2308" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CASEL_F0" width="5" begin="28" end="24" resetval="0x0" description="Defines the DFI tcalvl_ca_sel timing parameter, the width of dfi_calvl_ca_sel in PHY DFI clock cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CACSCA_F0" width="5" begin="20" end="16" resetval="0x0" description="Defines the DFI tcalvl_cs_ca timing parameter, the number of PHY DFI clocks from the assertion of dfi_calvl_ca_sel to the assertion of dfi_cs for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCAENT_F2" width="14" begin="13" end="0" resetval="0x0" description="Defines the DRAM tCAENT term, in memory clocks for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_195" acronym="DDRSS_PI_195" offset="0x230C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TVREF_LONG_F0" width="10" begin="25" end="16" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter gt 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TVREF_SHORT_F0" width="10" begin="9" end="0" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter = 1 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_196" acronym="DDRSS_PI_196" offset="0x2310" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TVREF_SHORT_F1" width="10" begin="25" end="16" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter = 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CASEL_F1" width="5" begin="12" end="8" resetval="0x0" description="Defines the DFI tcalvl_ca_sel timing parameter, the width of dfi_calvl_ca_sel in PHY DFI clock cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CACSCA_F1" width="5" begin="4" end="0" resetval="0x0" description="Defines the DFI tcalvl_cs_ca timing parameter, the number of PHY DFI clocks from the assertion of dfi_calvl_ca_sel to the assertion of dfi_cs for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_197" acronym="DDRSS_PI_197" offset="0x2314" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CASEL_F2" width="5" begin="28" end="24" resetval="0x0" description="Defines the DFI tcalvl_ca_sel timing parameter, the width of dfi_calvl_ca_sel in PHY DFI clock cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CACSCA_F2" width="5" begin="20" end="16" resetval="0x0" description="Defines the DFI tcalvl_cs_ca timing parameter, the number of PHY DFI clocks from the assertion of dfi_calvl_ca_sel to the assertion of dfi_cs for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TVREF_LONG_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter gt 1 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_198" acronym="DDRSS_PI_198" offset="0x2318" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TVREF_LONG_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter gt 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TVREF_SHORT_F2" width="10" begin="9" end="0" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter = 1 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_199" acronym="DDRSS_PI_199" offset="0x231C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_STOP_POINT_F1" width="7" begin="30" end="24" resetval="0x0" description="The end point of initial training for the Vref(ca) training for frequency set 1 { vrefca_range, vref_ca_setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_START_POINT_F1" width="7" begin="22" end="16" resetval="0x0" description="The start point of initial training for the Vref(ca) training for frequency set 1 { vrefca_range, vref_ca_setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_STOP_POINT_F0" width="7" begin="14" end="8" resetval="0x0" description="The end point of initial training for the Vref(ca) training for frequency set 0 { vrefca_range, vref_ca_setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_START_POINT_F0" width="7" begin="6" end="0" resetval="0x0" description="The start point of initial training for the Vref(ca) training for frequency set 0 { vrefca_range, vref_ca_setting" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_200" acronym="DDRSS_PI_200" offset="0x2320" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_DELTA_F1" width="4" begin="27" end="24" resetval="0x0" description="The delta fro the current CA vref for non-initial CA training for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_DELTA_F0" width="4" begin="19" end="16" resetval="0x0" description="The delta fro the current CA vref for non-initial CA training for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_STOP_POINT_F2" width="7" begin="14" end="8" resetval="0x0" description="The end point of initial training for the Vref(ca) training for frequency set 2 { vrefca_range, vref_ca_setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_INITIAL_START_POINT_F2" width="7" begin="6" end="0" resetval="0x0" description="The start point of initial training for the Vref(ca) training for frequency set 2 { vrefca_range, vref_ca_setting" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_201" acronym="DDRSS_PI_201" offset="0x2324" width="32" description="">
    <bitfield id="PI_TMRWCKEL_F0" width="8" begin="31" end="24" resetval="0x0" description="Valid Clock and CS Requirement before CKE deassert after MRW Command for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TXP_F0" width="5" begin="20" end="16" resetval="0x0" description="CKE assert to next valid command delay for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_STROBE_F0" width="4" begin="11" end="8" resetval="0x0" description="Minimum number of DFI PHY clocks from dfi_calvl_data to dfi_calvl_strobe mode for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CALVL_VREF_DELTA_F2" width="4" begin="3" end="0" resetval="0x0" description="The delta fro the current CA vref for non-initial CA training for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_202" acronym="DDRSS_PI_202" offset="0x2328" width="32" description="">
    <bitfield id="PI_TMRWCKEL_F1" width="8" begin="31" end="24" resetval="0x0" description="Valid Clock and CS Requirement before CKE deassert after MRW Command for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TXP_F1" width="5" begin="20" end="16" resetval="0x0" description="CKE assert to next valid command delay for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_STROBE_F1" width="4" begin="11" end="8" resetval="0x0" description="Minimum number of DFI PHY clocks from dfi_calvl_data to dfi_calvl_strobe mode for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKELCK_F0" width="5" begin="4" end="0" resetval="0x0" description="Valid Clock Requirement after CKE deassert for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_203" acronym="DDRSS_PI_203" offset="0x232C" width="32" description="">
    <bitfield id="PI_TMRWCKEL_F2" width="8" begin="31" end="24" resetval="0x0" description="Valid Clock and CS Requirement before CKE deassert after MRW Command for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TXP_F2" width="5" begin="20" end="16" resetval="0x0" description="CKE assert to next valid command delay for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CALVL_STROBE_F2" width="4" begin="11" end="8" resetval="0x0" description="Minimum number of DFI PHY clocks from dfi_calvl_data to dfi_calvl_strobe mode for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKELCK_F1" width="5" begin="4" end="0" resetval="0x0" description="Valid Clock Requirement after CKE deassert for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_204" acronym="DDRSS_PI_204" offset="0x2330" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_START_F0" width="10" begin="17" end="8" resetval="0x0" description="Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency set 0, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKELCK_F2" width="5" begin="4" end="0" resetval="0x0" description="Valid Clock Requirement after CKE deassert for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_205" acronym="DDRSS_PI_205" offset="0x2334" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_START_F1" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency set 1, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_COMPLETE_F0" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency set 0, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_206" acronym="DDRSS_PI_206" offset="0x2338" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_START_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency set 2, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_COMPLETE_F1" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency set 1, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_207" acronym="DDRSS_PI_207" offset="0x233C" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKEHDQS_F0" width="6" begin="21" end="16" resetval="0x0" description="The DRAM timing tCKEHDQS, minimum delay from CKE high to strobe high impedance for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_INIT_COMPLETE_F2" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency set 2, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_208" acronym="DDRSS_PI_208" offset="0x2340" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKEHDQS_F1" width="6" begin="21" end="16" resetval="0x0" description="The DRAM timing tCKEHDQS, minimum delay from CKE high to strobe high impedance for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TFC_F0" width="10" begin="9" end="0" resetval="0x0" description="The delay in PHY clock cycles from setting MR13.OP7 to any valid command for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_209" acronym="DDRSS_PI_209" offset="0x2344" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCKEHDQS_F2" width="6" begin="21" end="16" resetval="0x0" description="The DRAM timing tCKEHDQS, minimum delay from CKE high to strobe high impedance for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TFC_F1" width="10" begin="9" end="0" resetval="0x0" description="The delay in PHY clock cycles from setting MR13.OP7 to any valid command for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_210" acronym="DDRSS_PI_210" offset="0x2348" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_WR_F0" width="10" begin="25" end="16" resetval="0x0" description="Switch time from write to read for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TFC_F2" width="10" begin="9" end="0" resetval="0x0" description="The delay in PHY clock cycles from setting MR13.OP7 to any valid command for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_211" acronym="DDRSS_PI_211" offset="0x234C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0" width="7" begin="30" end="24" resetval="0x0" description="Write DQ training vref initial training stop value for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_START_POINT_F0" width="7" begin="22" end="16" resetval="0x0" description="Write DQ training vref initial training start value for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_RW_F0" width="10" begin="9" end="0" resetval="0x0" description="Switch time from read to write for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_212" acronym="DDRSS_PI_212" offset="0x2350" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NTP_TRAIN_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Indicates whether the no topology WDQ training is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_EN_F0" width="2" begin="9" end="8" resetval="0x0" description="Indicates if Write DQ leveling is enabled for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_DELTA_F0" width="4" begin="3" end="0" resetval="0x0" description="The delta from the current Write DQ vref adjustment for non-initial wdq training for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_213" acronym="DDRSS_PI_213" offset="0x2354" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_RW_F1" width="10" begin="25" end="16" resetval="0x0" description="Switch time from read to write for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_WR_F1" width="10" begin="9" end="0" resetval="0x0" description="Switch time from write to read for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_214" acronym="DDRSS_PI_214" offset="0x2358" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Indicates if Write DQ leveling is enabled for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_DELTA_F1" width="4" begin="19" end="16" resetval="0x0" description="The delta from the current Write DQ vref adjustment for non-initial wdq training for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1" width="7" begin="14" end="8" resetval="0x0" description="Write DQ training vref initial training stop value for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_START_POINT_F1" width="7" begin="6" end="0" resetval="0x0" description="Write DQ training vref initial training start value for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_215" acronym="DDRSS_PI_215" offset="0x235C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_WR_F2" width="10" begin="17" end="8" resetval="0x0" description="Switch time from write to read for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NTP_TRAIN_EN_F1" width="2" begin="1" end="0" resetval="0x0" description="Indicates whether the no topology WDQ training is enabled." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_216" acronym="DDRSS_PI_216" offset="0x2360" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2" width="7" begin="30" end="24" resetval="0x0" description="Write DQ training vref initial training stop value for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_INITIAL_START_POINT_F2" width="7" begin="22" end="16" resetval="0x0" description="Write DQ training vref initial training start value for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_WDQLVL_RW_F2" width="10" begin="9" end="0" resetval="0x0" description="Switch time from read to write for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_217" acronym="DDRSS_PI_217" offset="0x2364" width="32" description="">
    <bitfield id="PI_TRTP_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRTP value in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_NTP_TRAIN_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Indicates whether the no topology WDQ training is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_EN_F2" width="2" begin="9" end="8" resetval="0x0" description="Indicates if Write DQ leveling is enabled for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQLVL_VREF_DELTA_F2" width="4" begin="3" end="0" resetval="0x0" description="The delta from the current Write DQ vref adjustment for non-initial wdq training for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_218" acronym="DDRSS_PI_218" offset="0x2368" width="32" description="">
    <bitfield id="PI_TWR_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM tWR value in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TWTR_F0" width="6" begin="21" end="16" resetval="0x0" description="DRAM tWTR value in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_TRCD_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM tRCD value in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_TRP_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM tRP value in cycles for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_219" acronym="DDRSS_PI_219" offset="0x236C" width="32" description="">
    <bitfield id="PI_TRAS_MIN_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRAS_MIN value in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRAS_MAX_F0" width="17" begin="16" end="0" resetval="0x0" description="DRAM tRAS_MAX value in cycles for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_220" acronym="DDRSS_PI_220" offset="0x2370" width="32" description="">
    <bitfield id="PI_TMRD_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM tMRD value in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_TSR_F0" width="8" begin="23" end="16" resetval="0x0" description="Min cycles from sref entry to sref exit for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCCDMW_F0" width="6" begin="13" end="8" resetval="0x0" description="LPDDR4 DRAM tCCDMW in cycles for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDQSCK_MAX_F0" width="4" begin="3" end="0" resetval="0x0" description="Additional delay needed for tDQSCK for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_221" acronym="DDRSS_PI_221" offset="0x2374" width="32" description="">
    <bitfield id="PI_TRCD_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRCD value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_TRP_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM tRP value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_TRTP_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM tRTP value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_TMRW_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM tMRW value in cycles for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_222" acronym="DDRSS_PI_222" offset="0x2378" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TWR_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM tWR value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TWTR_F1" width="6" begin="5" end="0" resetval="0x0" description="DRAM tWTR value in cycles for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_223" acronym="DDRSS_PI_223" offset="0x237C" width="32" description="">
    <bitfield id="PI_TRAS_MIN_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRAS_MIN value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRAS_MAX_F1" width="17" begin="16" end="0" resetval="0x0" description="DRAM tRAS_MAX value in cycles for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_224" acronym="DDRSS_PI_224" offset="0x2380" width="32" description="">
    <bitfield id="PI_TMRD_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tMRD value in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_TSR_F1" width="8" begin="23" end="16" resetval="0x0" description="Min cycles from sref entry to sref exit for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCCDMW_F1" width="6" begin="13" end="8" resetval="0x0" description="LPDDR4 DRAM tCCDMW in cycles for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDQSCK_MAX_F1" width="4" begin="3" end="0" resetval="0x0" description="Additional delay needed for tDQSCK for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_225" acronym="DDRSS_PI_225" offset="0x2384" width="32" description="">
    <bitfield id="PI_TRCD_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRCD value in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_TRP_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM tRP value in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_TRTP_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM tRTP value in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_TMRW_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM tMRW value in cycles for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_226" acronym="DDRSS_PI_226" offset="0x2388" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TWR_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM tWR value in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TWTR_F2" width="6" begin="5" end="0" resetval="0x0" description="DRAM tWTR value in cycles for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_227" acronym="DDRSS_PI_227" offset="0x238C" width="32" description="">
    <bitfield id="PI_TRAS_MIN_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRAS_MIN value in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TRAS_MAX_F2" width="17" begin="16" end="0" resetval="0x0" description="DRAM tRAS_MAX value in cycles for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_228" acronym="DDRSS_PI_228" offset="0x2390" width="32" description="">
    <bitfield id="PI_TMRD_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM tMRD value in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_TSR_F2" width="8" begin="23" end="16" resetval="0x0" description="Min cycles from sref entry to sref exit for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TCCDMW_F2" width="6" begin="13" end="8" resetval="0x0" description="LPDDR4 DRAM tCCDMW in cycles for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDQSCK_MAX_F2" width="4" begin="3" end="0" resetval="0x0" description="Additional delay needed for tDQSCK for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_229" acronym="DDRSS_PI_229" offset="0x2394" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CTRLUPD_MAX_F0" width="21" begin="28" end="8" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks) for frequency set 0, the maximum cycles that dfi_ctrlupd_req can be asserted." range="" rwaccess="RW"/>
    <bitfield id="PI_TMRW_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM tMRW value in cycles for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_230" acronym="DDRSS_PI_230" offset="0x2398" width="32" description="">
    <bitfield id="PI_TDFI_CTRLUPD_INTERVAL_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks) for frequency set 0, the maximum cycles between dfi_ctrlupd_req assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_231" acronym="DDRSS_PI_231" offset="0x239C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CTRLUPD_MAX_F1" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks) for frequency set 1, the maximum cycles that dfi_ctrlupd_req can be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_232" acronym="DDRSS_PI_232" offset="0x23A0" width="32" description="">
    <bitfield id="PI_TDFI_CTRLUPD_INTERVAL_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks) for frequency set 1, the maximum cycles between dfi_ctrlupd_req assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_233" acronym="DDRSS_PI_233" offset="0x23A4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TDFI_CTRLUPD_MAX_F2" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks) for frequency set 2, the maximum cycles that dfi_ctrlupd_req can be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_234" acronym="DDRSS_PI_234" offset="0x23A8" width="32" description="">
    <bitfield id="PI_TDFI_CTRLUPD_INTERVAL_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks) for frequency set 2, the maximum cycles between dfi_ctrlupd_req assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_235" acronym="DDRSS_PI_235" offset="0x23AC" width="32" description="">
    <bitfield id="PI_TXSR_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSR value for frequency set 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="PI_TXSR_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency set 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_236" acronym="DDRSS_PI_236" offset="0x23B0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TEXCKE_F1" width="6" begin="29" end="24" resetval="0x0" description="DRAM CKE low after SREF command timing for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TEXCKE_F0" width="6" begin="21" end="16" resetval="0x0" description="DRAM CKE low after SREF command timing for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_TXSR_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_237" acronym="DDRSS_PI_237" offset="0x23B4" width="32" description="">
    <bitfield id="PI_TINIT_F0" width="24" begin="31" end="8" resetval="0x0" description="DRAM tINIT value for frequency set 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TEXCKE_F2" width="6" begin="5" end="0" resetval="0x0" description="DRAM CKE low after SREF command timing for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_238" acronym="DDRSS_PI_238" offset="0x23B8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT3_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT3 value for frequency set 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_239" acronym="DDRSS_PI_239" offset="0x23BC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT4_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT4 value for frequency set 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_240" acronym="DDRSS_PI_240" offset="0x23C0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT5_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT5 value for frequency set 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_241" acronym="DDRSS_PI_241" offset="0x23C4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TXSNR_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM tXSNR value for frequency set 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_242" acronym="DDRSS_PI_242" offset="0x23C8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT value for frequency set 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_243" acronym="DDRSS_PI_243" offset="0x23CC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT3_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT3 value for frequency set 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_244" acronym="DDRSS_PI_244" offset="0x23D0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT4_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT4 value for frequency set 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_245" acronym="DDRSS_PI_245" offset="0x23D4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT5_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT5 value for frequency set 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_246" acronym="DDRSS_PI_246" offset="0x23D8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TXSNR_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM tXSNR value for frequency set 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_247" acronym="DDRSS_PI_247" offset="0x23DC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_248" acronym="DDRSS_PI_248" offset="0x23E0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT3_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT3 value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_249" acronym="DDRSS_PI_249" offset="0x23E4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT4_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT4 value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_250" acronym="DDRSS_PI_250" offset="0x23E8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TINIT5_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT5 value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_251" acronym="DDRSS_PI_251" offset="0x23EC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PI_TXSNR_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM tXSNR value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_252" acronym="DDRSS_PI_252" offset="0x23F0" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TZQCAL_F0" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency set 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_253" acronym="DDRSS_PI_253" offset="0x23F4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TZQLAT_F0" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency set 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_254" acronym="DDRSS_PI_254" offset="0x23F8" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TZQCAL_F1" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency set 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_255" acronym="DDRSS_PI_255" offset="0x23FC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TZQLAT_F1" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency set 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_256" acronym="DDRSS_PI_256" offset="0x2400" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TZQCAL_F2" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency set 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_257" acronym="DDRSS_PI_257" offset="0x2404" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_TZQLAT_F2" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency set 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_258" acronym="DDRSS_PI_258" offset="0x2408" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_259" acronym="DDRSS_PI_259" offset="0x240C" width="32" description="">
    <bitfield id="PI_MR13_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 13 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQ_OSC_DELTA_INDEX_F2" width="4" begin="19" end="16" resetval="0x0" description="WDQ DQS delay delta index for OSC triggered periodic training for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQ_OSC_DELTA_INDEX_F1" width="4" begin="11" end="8" resetval="0x0" description="WDQ DQS delay delta index for OSC triggered periodic training for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_WDQ_OSC_DELTA_INDEX_F0" width="4" begin="3" end="0" resetval="0x0" description="WDQ DQS delay delta index for OSC triggered periodic training for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_260" acronym="DDRSS_PI_260" offset="0x2410" width="32" description="">
    <bitfield id="PI_MR20_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 20 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR17_DATA_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 17 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR16_DATA_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 16 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR15_DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 15 for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_261" acronym="DDRSS_PI_261" offset="0x2414" width="32" description="">
    <bitfield id="PI_MR15_DATA_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 15 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR13_DATA_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 13 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR40_DATA_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 40 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR32_DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 32 for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_262" acronym="DDRSS_PI_262" offset="0x2418" width="32" description="">
    <bitfield id="PI_MR32_DATA_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 32 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR20_DATA_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 20 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR17_DATA_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 17 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR16_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 16 for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_263" acronym="DDRSS_PI_263" offset="0x241C" width="32" description="">
    <bitfield id="PI_MR16_DATA_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 16 for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR15_DATA_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 15 for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR13_DATA_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 13 for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR40_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 40 for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_264" acronym="DDRSS_PI_264" offset="0x2420" width="32" description="">
    <bitfield id="PI_MR40_DATA_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 40 for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR32_DATA_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 32 for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR20_DATA_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 20 for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR17_DATA_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 17 for chip select 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_265" acronym="DDRSS_PI_265" offset="0x2424" width="32" description="">
    <bitfield id="PI_MR17_DATA_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 17 for chip select 3." range="" rwaccess="RW"/>
    <bitfield id="PI_MR16_DATA_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 16 for chip select 3." range="" rwaccess="RW"/>
    <bitfield id="PI_MR15_DATA_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 15 for chip select 3." range="" rwaccess="RW"/>
    <bitfield id="PI_MR13_DATA_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 13 for chip select 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_266" acronym="DDRSS_PI_266" offset="0x2428" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CKE_MUX_0" width="4" begin="27" end="24" resetval="0x0" description="Command pin CKE_0 mux selector" range="" rwaccess="RW"/>
    <bitfield id="PI_MR40_DATA_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 40 for chip select 3." range="" rwaccess="RW"/>
    <bitfield id="PI_MR32_DATA_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 32 for chip select 3." range="" rwaccess="RW"/>
    <bitfield id="PI_MR20_DATA_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 20 for chip select 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_267" acronym="DDRSS_PI_267" offset="0x242C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CS_MUX_0" width="4" begin="27" end="24" resetval="0x0" description="Command pin CS_0 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CKE_MUX_3" width="4" begin="19" end="16" resetval="0x0" description="Command pin CKE_3 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CKE_MUX_2" width="4" begin="11" end="8" resetval="0x0" description="Command pin CKE_2 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CKE_MUX_1" width="4" begin="3" end="0" resetval="0x0" description="Command pin CKE_1 mux selector" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_268" acronym="DDRSS_PI_268" offset="0x2430" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RESET_N_MUX_0" width="4" begin="27" end="24" resetval="0x0" description="Command pin RESET_N_0 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CS_MUX_3" width="4" begin="19" end="16" resetval="0x0" description="Command pin CS_3 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CS_MUX_2" width="4" begin="11" end="8" resetval="0x0" description="Command pin CS_2 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_CS_MUX_1" width="4" begin="3" end="0" resetval="0x0" description="Command pin CS_1 mux selector" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_269" acronym="DDRSS_PI_269" offset="0x2434" width="32" description="">
    <bitfield id="PI_MRSINGLE_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register single write to chip select 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RESET_N_MUX_3" width="4" begin="19" end="16" resetval="0x0" description="Command pin RESET_N_3 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RESET_N_MUX_2" width="4" begin="11" end="8" resetval="0x0" description="Command pin RESET_N_2 mux selector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_RESET_N_MUX_1" width="4" begin="3" end="0" resetval="0x0" description="Command pin RESET_N_1 mux selector" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_270" acronym="DDRSS_PI_270" offset="0x2438" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_START_MAP_0" width="4" begin="27" end="24" resetval="0x1" description="Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 0 of the ZQ START initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="PI_MRSINGLE_DATA_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register single write to chip select 3." range="" rwaccess="RW"/>
    <bitfield id="PI_MRSINGLE_DATA_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register single write to chip select 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MRSINGLE_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register single write to chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_271" acronym="DDRSS_PI_271" offset="0x243C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_START_MAP_2" width="4" begin="27" end="24" resetval="0x4" description="Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 2 of the ZQ START initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_LATCH_MAP_1" width="4" begin="19" end="16" resetval="0x2" description="Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 1 of the ZQ LATCH initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_START_MAP_1" width="4" begin="11" end="8" resetval="0x2" description="Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 1 of the ZQ START initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_LATCH_MAP_0" width="4" begin="3" end="0" resetval="0x1" description="Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 0 of the ZQ LATCH initialization and periodic command sequences." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_272" acronym="DDRSS_PI_272" offset="0x2440" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_LATCH_MAP_3" width="4" begin="19" end="16" resetval="0x8" description="Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 3 of the ZQ LATCH initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_START_MAP_3" width="4" begin="11" end="8" resetval="0x8" description="Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 3 of the ZQ START initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_ZQ_CAL_LATCH_MAP_2" width="4" begin="3" end="0" resetval="0x4" description="Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 2 of the ZQ LATCH initialization and periodic command sequences." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_273" acronym="DDRSS_PI_273" offset="0x2444" width="32" description="">
    <bitfield id="PI_DQS_OSC_BASE_VALUE_1_0" width="16" begin="31" end="16" resetval="0x0" description="Base value for comparison of oscillator measurement for device 1 of rank 0" range="" rwaccess="RW"/>
    <bitfield id="PI_DQS_OSC_BASE_VALUE_0_0" width="16" begin="15" end="0" resetval="0x0" description="Base value for comparison of oscillator measurement for device 0 of rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_274" acronym="DDRSS_PI_274" offset="0x2448" width="32" description="">
    <bitfield id="PI_DQS_OSC_BASE_VALUE_1_1" width="16" begin="31" end="16" resetval="0x0" description="Base value for comparison of oscillator measurement for device 1 of rank 1" range="" rwaccess="RW"/>
    <bitfield id="PI_DQS_OSC_BASE_VALUE_0_1" width="16" begin="15" end="0" resetval="0x0" description="Base value for comparison of oscillator measurement for device 0 of rank 1" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_275" acronym="DDRSS_PI_275" offset="0x244C" width="32" description="">
    <bitfield id="PI_MR11_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F0_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F0_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F0_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_276" acronym="DDRSS_PI_276" offset="0x2450" width="32" description="">
    <bitfield id="PI_MR23_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F0_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F0_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F0_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_277" acronym="DDRSS_PI_277" offset="0x2454" width="32" description="">
    <bitfield id="PI_MR11_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F1_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F1_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F1_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_278" acronym="DDRSS_PI_278" offset="0x2458" width="32" description="">
    <bitfield id="PI_MR23_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F1_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F1_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F1_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_279" acronym="DDRSS_PI_279" offset="0x245C" width="32" description="">
    <bitfield id="PI_MR11_DATA_F2_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F2_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F2_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_280" acronym="DDRSS_PI_280" offset="0x2460" width="32" description="">
    <bitfield id="PI_MR23_DATA_F2_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F2_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F2_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_281" acronym="DDRSS_PI_281" offset="0x2464" width="32" description="">
    <bitfield id="PI_MR11_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F0_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F0_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F0_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_282" acronym="DDRSS_PI_282" offset="0x2468" width="32" description="">
    <bitfield id="PI_MR23_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F0_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F0_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F0_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_283" acronym="DDRSS_PI_283" offset="0x246C" width="32" description="">
    <bitfield id="PI_MR11_DATA_F1_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F1_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F1_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F1_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_284" acronym="DDRSS_PI_284" offset="0x2470" width="32" description="">
    <bitfield id="PI_MR23_DATA_F1_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F1_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F1_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F1_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_285" acronym="DDRSS_PI_285" offset="0x2474" width="32" description="">
    <bitfield id="PI_MR11_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F2_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F2_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F2_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_286" acronym="DDRSS_PI_286" offset="0x2478" width="32" description="">
    <bitfield id="PI_MR23_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F2_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F2_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F2_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_287" acronym="DDRSS_PI_287" offset="0x247C" width="32" description="">
    <bitfield id="PI_MR11_DATA_F0_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F0_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F0_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F0_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_288" acronym="DDRSS_PI_288" offset="0x2480" width="32" description="">
    <bitfield id="PI_MR23_DATA_F0_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F0_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F0_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F0_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 2 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_289" acronym="DDRSS_PI_289" offset="0x2484" width="32" description="">
    <bitfield id="PI_MR11_DATA_F1_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F1_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F1_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F1_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_290" acronym="DDRSS_PI_290" offset="0x2488" width="32" description="">
    <bitfield id="PI_MR23_DATA_F1_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F1_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F1_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F1_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 2 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_291" acronym="DDRSS_PI_291" offset="0x248C" width="32" description="">
    <bitfield id="PI_MR11_DATA_F2_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F2_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F2_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F2_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_292" acronym="DDRSS_PI_292" offset="0x2490" width="32" description="">
    <bitfield id="PI_MR23_DATA_F2_2" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F2_2" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F2_2" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F2_2" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 2 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_293" acronym="DDRSS_PI_293" offset="0x2494" width="32" description="">
    <bitfield id="PI_MR11_DATA_F0_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F0_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F0_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F0_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_294" acronym="DDRSS_PI_294" offset="0x2498" width="32" description="">
    <bitfield id="PI_MR23_DATA_F0_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F0_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F0_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F0_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 3 for frequency set 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_295" acronym="DDRSS_PI_295" offset="0x249C" width="32" description="">
    <bitfield id="PI_MR11_DATA_F1_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F1_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F1_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F1_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_296" acronym="DDRSS_PI_296" offset="0x24A0" width="32" description="">
    <bitfield id="PI_MR23_DATA_F1_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F1_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F1_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F1_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 3 for frequency set 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_297" acronym="DDRSS_PI_297" offset="0x24A4" width="32" description="">
    <bitfield id="PI_MR11_DATA_F2_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR3_DATA_F2_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR2_DATA_F2_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR1_DATA_F2_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_298" acronym="DDRSS_PI_298" offset="0x24A8" width="32" description="">
    <bitfield id="PI_MR23_DATA_F2_3" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR22_DATA_F2_3" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR14_DATA_F2_3" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
    <bitfield id="PI_MR12_DATA_F2_3" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 3 for frequency set 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PI_299" acronym="DDRSS_PI_299" offset="0x24AC" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PI_PARITY_ERROR_REGIF" width="11" begin="10" end="0" resetval="0x0" description="Inject parity error to regisster interface signals for PI." range="" rwaccess="RW"/>
  </register>
</module>
