{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730406124954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730406124955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 15:22:04 2024 " "Processing started: Thu Oct 31 15:22:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730406124955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406124955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUcontroller -c ALUcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUcontroller -c ALUcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406124955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730406125864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730406125865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/lab 7/lab 7/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/lab 7/lab 7/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "../regN.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/lab 7/lab 7/decimal7decoderlab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/lab 7/lab 7/decimal7decoderlab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal7decoderLab7 " "Found entity 1: decimal7decoderLab7" {  } { { "../decimal7decoderLab7.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/decimal7decoderLab7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/lab 7/lab 7/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/lab 7/lab 7/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../debouncer.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/lab 7/lab 7/alu model/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/lab 7/lab 7/alu model/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../ALU model/controller.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU model/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/lab 7/lab 7/alu model/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/lab 7/lab 7/alu model/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU model/ALU.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU model/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partialproduct4.sv 1 1 " "Found 1 design units, including 1 entities, in source file partialproduct4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 partialproduct4 " "Found entity 1: partialproduct4" {  } { { "partialproduct4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/partialproduct4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137373 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 mult4.sv " "Entity \"mult4\" obtained from \"mult4.sv\" instead of from Quartus Prime megafunction library" {  } { { "mult4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/mult4.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1730406137384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "mult4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/mult4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontroller " "Found entity 1: ALUcontroller" {  } { { "ALUcontroller.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/ALUcontroller.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730406137402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406137402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730406137442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4 mult4:multiplier " "Elaborating entity \"mult4\" for hierarchy \"mult4:multiplier\"" {  } { { "toplevel.sv" "multiplier" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730406137453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partialproduct4 mult4:multiplier\|partialproduct4:pp_stage0 " "Elaborating entity \"partialproduct4\" for hierarchy \"mult4:multiplier\|partialproduct4:pp_stage0\"" {  } { { "mult4.sv" "pp_stage0" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/mult4.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730406137460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 mult4:multiplier\|partialproduct4:pp_stage0\|adder4:fa0 " "Elaborating entity \"adder4\" for hierarchy \"mult4:multiplier\|partialproduct4:pp_stage0\|adder4:fa0\"" {  } { { "partialproduct4.sv" "fa0" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/partialproduct4.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730406137476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder mult4:multiplier\|partialproduct4:pp_stage0\|adder4:fa0\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"mult4:multiplier\|partialproduct4:pp_stage0\|adder4:fa0\|fulladder:FA0\"" {  } { { "adder4.sv" "FA0" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/adder4.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730406137485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal7decoderLab7 decimal7decoderLab7:decoderA " "Elaborating entity \"decimal7decoderLab7\" for hierarchy \"decimal7decoderLab7:decoderA\"" {  } { { "toplevel.sv" "decoderA" { Text "C:/Users/DIGITLAB1/Desktop/Lab 7/Lab 7/ALU controller top level/toplevel.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730406137507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730406137845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730406138137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730406138137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730406138161 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730406138161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730406138161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730406138161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730406138178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 15:22:18 2024 " "Processing ended: Thu Oct 31 15:22:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730406138178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730406138178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730406138178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730406138178 ""}
