in_source: |-
  org 0
  v0_input: word v0_handler

  org 0x20
  msg: byte 'Hello, world!', 0
  sent_char: byte 0

  start:
      mov byte r2, 0
      ei
  .wait:
      mov byte r1, [0x12]
      cmp byte r1, 0
      jne start.int
      jmp start.wait
  .int:
      int 0
      cmp byte [msg+r2], 0
      jne start.wait
      halt

  v0_handler:
      mov byte [0x12], 0
      mov byte [0x13], [msg+r2]
      inc r2
      iret
in_stdin: |-
  abcde
out_code_debug: |-
  Start address = 47
  Code lines count = 17 | 0x11
  <address> - <hex asm> - <mnemonic>
  0000 - 0 5b - v0_input: word v0_handler
  0020 - 68 65 6c 6c 6f 2... 6f 72 6c 64 21 0 - msg: byte 'hello, world!', 0
  002e - 0 - sent_char: byte 0
  002f - ff 80 82 ff 0 - mov byte r2, 0
  0034 - 6 - ei
  0035 - ff 80 81 40 ff 0 12 - mov byte r1, [0x12]
  003c - ff b0 81 ff 0 - cmp byte r1, 0
  0041 - 42 ff 0 49 - jne start.int
  0045 - 40 ff 0 35 - jmp start.wait
  0049 - 52 ff 0 0 - int 0
  004d - ff b0 41 ff 0 20 82 ff 0 - cmp byte [msg+r2], 0
  0056 - 42 ff 0 35 - jne start.wait
  005a - 1 - halt
  005b - ff 80 40 ff 0 12 ff 0 - mov byte [0x12], 0
  0063 - ff 80 40 ff 0 13 41 ff 0 20 82 - mov byte [0x13], [msg+r2]
  006e - 62 82 - inc r2
  0070 - 9 - iret
out_stdout: |
  Output: hello, world!
  instr_counter: 132
out_log: |
  DEBUG:root:TICK:        0 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 00 2f | AR: 00 00 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 00 | DN: 00 00 | ABR1: 00 00 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: nop
  DEBUG:root:TICK:        1 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 00 34 | AR: 00 33 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 00 00 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        2 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 00 35 | AR: 00 34 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 06 | DN: 00 00 | ABR1: 00 00 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: ei
  DEBUG:root:TICK:        3 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        4 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 00 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:        5 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 00 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:        6 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 00 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:        7 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        8 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 68 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 68 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        9 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 68 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 68 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       10 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 68 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       11 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 65 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       12 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       13 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       14 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       15 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       16 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       17 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       18 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 65 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 65 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 01 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       19 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 65 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 65 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       20 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 65 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       21 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       22 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       23 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       24 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       25 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       26 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       27 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       28 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6c 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 02 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       29 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 6c 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       30 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       31 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       32 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       33 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       34 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       35 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       36 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       37 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       38 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6c 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 03 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       39 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 6c 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       40 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       41 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6f | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       42 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       43 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       44 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       45 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       46 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       47 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       48 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6f 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 04 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       49 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 6f 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       50 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       51 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 2c | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       52 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       53 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       54 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       55 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       56 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       57 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       58 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 2c 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 2c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 05 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       59 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 2c 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 2c | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       60 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 2c | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       61 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 20 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       62 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       63 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       64 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       65 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       66 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       67 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       68 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 20 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 20 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 06 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       69 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 20 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 20 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       70 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 20 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       71 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 77 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       72 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       73 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       74 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       75 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       76 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       77 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       78 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 77 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 77 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 07 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       79 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 77 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 77 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       80 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 77 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       81 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6f | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       82 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       83 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       84 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       85 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       86 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       87 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       88 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6f 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 08 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       89 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 6f 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       90 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       91 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 72 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       92 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       93 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       94 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       95 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       96 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       97 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       98 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 72 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 72 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 09 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       99 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 72 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 72 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      100 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 72 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      101 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      102 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      103 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      104 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      105 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      106 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      107 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      108 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6c 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0a | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      109 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 6c 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      110 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      111 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 64 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      112 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      113 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      114 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      115 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      116 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      117 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      118 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 64 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 64 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0b | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      119 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 64 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 64 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      120 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 64 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      121 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 2c | ABR2
  : 00 00 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      122 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 35 | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 2c | ABR2
  : 00 00 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      123 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 3c | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      124 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 41 | AR: 00 40 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      125 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 00 49 | AR: 00 44 | MEM[AR]: 49 | DR: 00 00 00 49 | AC: 00 00 00 49 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      126 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 5b | AR: 00 01 | MEM[AR]: 5b | DR: 00 00 00 5b | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 49 52 | DN: 00 14 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      127 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 00 63 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      128 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 6e | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 21 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 2c | ABR2
  : 00 00 | ABR3: 00 0c | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0c | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      129 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 00 70 | AR: 00 6f | MEM[AR]: 82 | DR: 21 00 62 82 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 00 62 | DN: 00 14 | ABR1: 00 2c | ABR2
  : 00 00 | ABR3: 00 0c | SP: ff fe | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0d | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      130 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 00 4d | AR: ff ff | MEM[AR]: 4d | DR: 62 82 00 4d | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 82 09 | DN: 00 14 | ABR1: 00 2c | ABR2
  : 00 00 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0d | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      131 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 00 56 | AR: 00 55 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 82 b0 | DN: 00 14 | ABR1: 00 2d | ABR2
  : 00 00 | ABR3: 00 0d | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0d | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      132 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 00 5a | AR: 00 59 | MEM[AR]: 35 | DR: 00 00 00 35 | AC: 00 00 00 35 | BR1: 00 00 00 13 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 14 | ABR1: 00 2d | ABR2
  : 00 00 | ABR3: 00 0d | SP: 00 00 | MEM[SP]: 00 | R1: 00 00 00 01 | R2: 00 00 00 0d | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  INFO:root: 