// Seed: 4201207463
module module_0 #(
    parameter id_1 = 32'd80
);
  logic _id_1;
  assign module_1._id_2 = 0;
  wire [id_1  /  -1 : 1] id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd10,
    parameter id_2 = 32'd69,
    parameter id_3 = 32'd89
) (
    input tri0 _id_0,
    output logic id_1,
    input supply1 _id_2,
    input wor _id_3,
    output tri0 id_4
);
  assign id_4 = 1;
  uwire id_6, id_7;
  logic [7:0][id_2  &  id_0 : id_0] id_8, id_9;
  assign id_7 = -1'd0;
  initial begin : LABEL_0
    id_1 = id_6;
    id_8[id_0<->1 : id_3] = id_7;
  end
  module_0 modCall_1 ();
  logic [id_2 : ""] id_10;
  ;
endmodule
