;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #3, 10
	CMP @-0, @2
	JMN -650, #0
	CMP #182, -102
	JMN 0, <805
	JMN 0, <805
	DJN -1, @-20
	DJN -1, @-20
	SUB @230, <801
	MOV -207, <-120
	SUB 820, 22
	SPL <0, <802
	SUB @-207, <-621
	SUB -0, 1
	SUB #0, -80
	SUB 210, 360
	SUB -0, 1
	CMP 300, 90
	MOV -207, <-120
	SUB 90, 3
	SUB @-127, 106
	ADD @230, <801
	CMP 90, 3
	SUB @0, @2
	SUB @126, @106
	SLT 17, <108
	SUB @-127, 106
	SPL -207, @-120
	ADD -207, <-120
	DJN 0, #440
	SUB @-127, 106
	MOV -51, <20
	MOV -207, <-120
	ADD 210, 60
	ADD 0, 440
	MOV -1, <-20
	JMN 9, 400
	SPL @90, 3
	ADD @230, <801
	MOV -1, <-20
	CMP -207, <-720
	ADD -207, <-120
	SPL 0, <802
	JMN -47, @-120
	SPL 0, <802
	CMP -207, <-120
