# Designing a CPU

For Lab 3, we are designing a CPU.
 

It must support a subset of MIPS. At least:

	LW, SW, J, JR, JAL, BEQ, BNE, XORI, ADDI, ADD, SUB, SLT


## Process

- Instruction Fetch
- Instruction Decode
- Operand Fetch
- Execute
- Result Store
- Next Instruction

