--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
cten        |    1.971(R)|      SLOW  |   -0.014(R)|      SLOW  |clk_BUFGP         |   0.000|
data<0>     |    1.325(R)|      SLOW  |   -0.778(R)|      FAST  |clk_BUFGP         |   0.000|
data<1>     |    0.821(R)|      FAST  |   -0.290(R)|      SLOW  |clk_BUFGP         |   0.000|
data<2>     |    0.929(R)|      SLOW  |   -0.453(R)|      SLOW  |clk_BUFGP         |   0.000|
data<3>     |    0.665(R)|      FAST  |    0.048(R)|      SLOW  |clk_BUFGP         |   0.000|
data<4>     |    0.822(R)|      FAST  |   -0.144(R)|      SLOW  |clk_BUFGP         |   0.000|
data<5>     |    1.075(R)|      FAST  |   -0.505(R)|      SLOW  |clk_BUFGP         |   0.000|
down        |    2.259(R)|      SLOW  |   -0.553(R)|      SLOW  |clk_BUFGP         |   0.000|
ld          |    2.316(R)|      SLOW  |   -0.261(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    1.600(R)|      SLOW  |   -0.111(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count<0>    |         7.179(R)|      SLOW  |         3.712(R)|      FAST  |clk_BUFGP         |   0.000|
count<1>    |         7.147(R)|      SLOW  |         3.688(R)|      FAST  |clk_BUFGP         |   0.000|
count<2>    |         6.961(R)|      SLOW  |         3.611(R)|      FAST  |clk_BUFGP         |   0.000|
count<3>    |         6.998(R)|      SLOW  |         3.666(R)|      FAST  |clk_BUFGP         |   0.000|
count<4>    |         6.741(R)|      SLOW  |         3.447(R)|      FAST  |clk_BUFGP         |   0.000|
count<5>    |         7.023(R)|      SLOW  |         3.626(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.010|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 28 14:54:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



