# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:02:30 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:02:30 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:02:31 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# End time: 14:02:31 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:02:31 on Nov 14,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:06:44 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd(18): Expecting a type name, found type conversion (to std.STANDARD.INTEGER) instead.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd(21): VHDL Compiler exiting
# End time: 14:06:44 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./mando_bro_run_msim_rtl_vhdl.do line 8
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}"
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:09:42 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd(18): Expecting a type name, found type conversion (to std.STANDARD.INTEGER) instead.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd(21): VHDL Compiler exiting
# End time: 14:09:42 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./mando_bro_run_msim_rtl_vhdl.do line 8
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}"
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:10:30 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd(18): Expecting a type name, found type conversion (to std.STANDARD.INTEGER) instead.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd(21): VHDL Compiler exiting
# End time: 14:10:30 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./mando_bro_run_msim_rtl_vhdl.do line 8
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}"
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:13:07 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:13:07 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:13:07 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(20): Expecting a type name, found type conversion (to std.STANDARD.INTEGER) instead.
# -- Loading entity mando_bro
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(72): VHDL Compiler exiting
# End time: 14:13:07 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./mando_bro_run_msim_rtl_vhdl.do line 10
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}"
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:15:00 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:15:00 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:15:00 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:15:00 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:15:01 on Nov 14,2023, Elapsed time: 0:12:30
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:15:01 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:15:40 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:15:41 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:15:41 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:15:41 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:15:42 on Nov 14,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:15:42 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:17:33 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:17:33 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:17:33 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:17:33 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:17:34 on Nov 14,2023, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:17:34 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:41 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:23:41 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:41 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(18): (vcom-1272) Length of expected is 21; length of actual is 20.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(19): (vcom-1272) Length of expected is 21; length of actual is 20.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(28): (vcom-1272) Length of formal "u_test" is 7; length of actual is 21.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(27): (vcom-1272) Length of formal "s_test" is 7; length of actual is 21.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd(72): VHDL Compiler exiting
# End time: 14:23:41 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./mando_bro_run_msim_rtl_vhdl.do line 10
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}"
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:25:00 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:25:00 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:25:00 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:25:01 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:25:02 on Nov 14,2023, Elapsed time: 0:07:28
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:25:02 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 1 (-10 downto -10). Right is 21 (10 downto -10).
#    Time: 0 ps  Iteration: 0  Process: /tb_mando_bro/line__35 File: c:/intelfpga_lite/22.1/questa_fse/win64/../vhdl_src/floatfixlib/fixed_pkg_c.vhd
# Fatal error in Subprogram to_ufixed at c:/intelfpga_lite/22.1/questa_fse/win64/../vhdl_src/floatfixlib/fixed_pkg_c.vhd line 5453
# 
# HDL call sequence:
# Stopped at c:/intelfpga_lite/22.1/questa_fse/win64/../vhdl_src/floatfixlib/fixed_pkg_c.vhd 5453 Subprogram to_ufixed
# called from  C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 35 Architecture test_bench
# 
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:31:12 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:31:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:31:12 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:31:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:31:13 on Nov 14,2023, Elapsed time: 0:06:11
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:31:13 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 1 (0 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_mando_bro/line__35 File: c:/intelfpga_lite/22.1/questa_fse/win64/../vhdl_src/floatfixlib/fixed_pkg_c.vhd
# Fatal error in Subprogram to_ufixed at c:/intelfpga_lite/22.1/questa_fse/win64/../vhdl_src/floatfixlib/fixed_pkg_c.vhd line 5453
# 
# HDL call sequence:
# Stopped at c:/intelfpga_lite/22.1/questa_fse/win64/../vhdl_src/floatfixlib/fixed_pkg_c.vhd 5453 Subprogram to_ufixed
# called from  C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 35 Architecture test_bench
# 
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:34:09 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:34:10 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:34:10 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:34:10 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:34:11 on Nov 14,2023, Elapsed time: 0:02:58
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:34:11 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:59:39 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 14:59:39 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:59:39 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 14:59:39 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 14:59:41 on Nov 14,2023, Elapsed time: 0:25:30
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 14:59:41 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:01:46 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 15:01:46 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:01:46 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 15:01:46 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 15:01:47 on Nov 14,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 15:01:47 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:15:53 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 15:15:53 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:15:53 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 15:15:53 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 15:15:54 on Nov 14,2023, Elapsed time: 0:14:07
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 15:15:54 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:04 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 15:17:04 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:04 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 15:17:04 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 15:17:05 on Nov 14,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 15:17:05 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do mando_bro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:20:11 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_bro
# -- Compiling architecture arch of mando_bro
# End time: 15:20:11 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:20:11 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity tb_mando_bro
# -- Compiling architecture test_bench of tb_mando_bro
# -- Loading entity mando_bro
# End time: 15:20:11 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_bro
# End time: 15:20:12 on Nov 14,2023, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_bro 
# Start time: 15:20:12 on Nov 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading work.tb_mando_bro(test_bench)#1
# Loading work.mando_bro(arch)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# End time: 10:40:25 on Nov 24,2023, Elapsed time: 235:20:13
# Errors: 0, Warnings: 0
