
ADC_Reg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e14  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08000fb4  08000fb4  00010fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000ff8  08000ff8  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08000ff8  08000ff8  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ff8  08000ff8  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ff8  08000ff8  00010ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000ffc  08000ffc  00010ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08001000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000064  08001064  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08001064  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a54  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000299  00000000  00000000  00020ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  00020d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000090  00000000  00000000  00020e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000eb9e  00000000  00000000  00020ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000ece  00000000  00000000  0002fa6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000533f7  00000000  00000000  0003093c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00083d33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000608  00000000  00000000  00083d84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08000f9c 	.word	0x08000f9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08000f9c 	.word	0x08000f9c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <SystemClock_config>:

/*
 * Initialize system clock
 * */
void SystemClock_config()
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSION;				// enable HSI
 8000284:	4b18      	ldr	r3, [pc, #96]	; (80002e8 <SystemClock_config+0x68>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a17      	ldr	r2, [pc, #92]	; (80002e8 <SystemClock_config+0x68>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));		// see that HSI is ready or not
 8000290:	bf00      	nop
 8000292:	4b15      	ldr	r3, [pc, #84]	; (80002e8 <SystemClock_config+0x68>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f003 0302 	and.w	r3, r3, #2
 800029a:	2b00      	cmp	r3, #0
 800029c:	d0f9      	beq.n	8000292 <SystemClock_config+0x12>

	// Power regulator
	PWR->CR |= (1<<15);
 800029e:	4b13      	ldr	r3, [pc, #76]	; (80002ec <SystemClock_config+0x6c>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a12      	ldr	r2, [pc, #72]	; (80002ec <SystemClock_config+0x6c>)
 80002a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002a8:	6013      	str	r3, [r2, #0]

	// Flash latency setup
	FLASH->ACR |= FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_5WS;
 80002aa:	4b11      	ldr	r3, [pc, #68]	; (80002f0 <SystemClock_config+0x70>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a10      	ldr	r2, [pc, #64]	; (80002f0 <SystemClock_config+0x70>)
 80002b0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80002b4:	f043 0305 	orr.w	r3, r3, #5
 80002b8:	6013      	str	r3, [r2, #0]

	// Clock configuration register for setting
	RCC->CFGR |= RCC_CFGR_SW_HSI;
 80002ba:	4b0b      	ldr	r3, [pc, #44]	; (80002e8 <SystemClock_config+0x68>)
 80002bc:	4a0a      	ldr	r2, [pc, #40]	; (80002e8 <SystemClock_config+0x68>)
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	6093      	str	r3, [r2, #8]
	while ( (RCC->CFGR & (1<<2)) || (RCC->CFGR & (1<<3)) );
 80002c2:	bf00      	nop
 80002c4:	4b08      	ldr	r3, [pc, #32]	; (80002e8 <SystemClock_config+0x68>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	f003 0304 	and.w	r3, r3, #4
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d1f9      	bne.n	80002c4 <SystemClock_config+0x44>
 80002d0:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <SystemClock_config+0x68>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	f003 0308 	and.w	r3, r3, #8
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d1f3      	bne.n	80002c4 <SystemClock_config+0x44>
}
 80002dc:	bf00      	nop
 80002de:	bf00      	nop
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr
 80002e8:	40023800 	.word	0x40023800
 80002ec:	40007000 	.word	0x40007000
 80002f0:	40023c00 	.word	0x40023c00

080002f4 <Timer1_init>:

/*
 * Initialize Timer 1
 * */
void Timer1_init()
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
	uint32_t F_timer, prescaler;

	// F_timer = f_PCLK / (PSC + 1)
	F_timer = 1 / T_timer;
 80002fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002fe:	607b      	str	r3, [r7, #4]
	prescaler = f_PCLK / F_timer - 1;
 8000300:	4a13      	ldr	r2, [pc, #76]	; (8000350 <Timer1_init+0x5c>)
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	fbb2 f3f3 	udiv	r3, r2, r3
 8000308:	3b01      	subs	r3, #1
 800030a:	603b      	str	r3, [r7, #0]

	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; 		// TIM1 clock enable
 800030c:	4b11      	ldr	r3, [pc, #68]	; (8000354 <Timer1_init+0x60>)
 800030e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000310:	4a10      	ldr	r2, [pc, #64]	; (8000354 <Timer1_init+0x60>)
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6453      	str	r3, [r2, #68]	; 0x44

	TIM1->PSC |= prescaler;
 8000318:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <Timer1_init+0x64>)
 800031a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800031c:	490e      	ldr	r1, [pc, #56]	; (8000358 <Timer1_init+0x64>)
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	4313      	orrs	r3, r2
 8000322:	628b      	str	r3, [r1, #40]	; 0x28

	TIM1->ARR = AutoReload;
 8000324:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <Timer1_init+0x64>)
 8000326:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800032a:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->CR1 |= TIM_CR1_CEN;					// Counter enable
 800032c:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <Timer1_init+0x64>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a09      	ldr	r2, [pc, #36]	; (8000358 <Timer1_init+0x64>)
 8000332:	f043 0301 	orr.w	r3, r3, #1
 8000336:	6013      	str	r3, [r2, #0]
	TIM1->CR1 &= ~(1<<4);						// Counter used as up counter
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <Timer1_init+0x64>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a06      	ldr	r2, [pc, #24]	; (8000358 <Timer1_init+0x64>)
 800033e:	f023 0310 	bic.w	r3, r3, #16
 8000342:	6013      	str	r3, [r2, #0]
}
 8000344:	bf00      	nop
 8000346:	370c      	adds	r7, #12
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr
 8000350:	00f42400 	.word	0x00f42400
 8000354:	40023800 	.word	0x40023800
 8000358:	40010000 	.word	0x40010000

0800035c <delay_ms>:

/*
 * delay by ms
 * */
void delay_ms(int ms)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
	TIM1->CNT = 0;
 8000364:	4b07      	ldr	r3, [pc, #28]	; (8000384 <delay_ms+0x28>)
 8000366:	2200      	movs	r2, #0
 8000368:	625a      	str	r2, [r3, #36]	; 0x24
	while (TIM1->CNT < ms);
 800036a:	bf00      	nop
 800036c:	4b05      	ldr	r3, [pc, #20]	; (8000384 <delay_ms+0x28>)
 800036e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	429a      	cmp	r2, r3
 8000374:	d3fa      	bcc.n	800036c <delay_ms+0x10>
}
 8000376:	bf00      	nop
 8000378:	bf00      	nop
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40010000 	.word	0x40010000

08000388 <USART1_init>:



/* Initializing USART */
void USART1_init()
{
 8000388:	b480      	push	{r7}
 800038a:	b085      	sub	sp, #20
 800038c:	af00      	add	r7, sp, #0
	uint32_t USART_DIV, DIV_Mantissa, DIV_Fraction;

	RCC->APB2ENR |= (1<<4); 					// USART1 clock enable
 800038e:	4b1e      	ldr	r3, [pc, #120]	; (8000408 <USART1_init+0x80>)
 8000390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000392:	4a1d      	ldr	r2, [pc, #116]	; (8000408 <USART1_init+0x80>)
 8000394:	f043 0310 	orr.w	r3, r3, #16
 8000398:	6453      	str	r3, [r2, #68]	; 0x44

	USART1->CR1 |= (1<<3); 						// transmit enable
 800039a:	4b1c      	ldr	r3, [pc, #112]	; (800040c <USART1_init+0x84>)
 800039c:	68db      	ldr	r3, [r3, #12]
 800039e:	4a1b      	ldr	r2, [pc, #108]	; (800040c <USART1_init+0x84>)
 80003a0:	f043 0308 	orr.w	r3, r3, #8
 80003a4:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= (1<<13);						// USART enable
 80003a6:	4b19      	ldr	r3, [pc, #100]	; (800040c <USART1_init+0x84>)
 80003a8:	68db      	ldr	r3, [r3, #12]
 80003aa:	4a18      	ldr	r2, [pc, #96]	; (800040c <USART1_init+0x84>)
 80003ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003b0:	60d3      	str	r3, [r2, #12]
	USART1->CR1 &= ~(1<<12);					// 1 Start bit, 8 Data bits, n Stop bit
 80003b2:	4b16      	ldr	r3, [pc, #88]	; (800040c <USART1_init+0x84>)
 80003b4:	68db      	ldr	r3, [r3, #12]
 80003b6:	4a15      	ldr	r2, [pc, #84]	; (800040c <USART1_init+0x84>)
 80003b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80003bc:	60d3      	str	r3, [r2, #12]
	USART1->CR1 &= ~(1<<10);					// no parity
 80003be:	4b13      	ldr	r3, [pc, #76]	; (800040c <USART1_init+0x84>)
 80003c0:	68db      	ldr	r3, [r3, #12]
 80003c2:	4a12      	ldr	r2, [pc, #72]	; (800040c <USART1_init+0x84>)
 80003c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80003c8:	60d3      	str	r3, [r2, #12]
	USART1->CR2 &= ~(2<<12);					// 1 stop bit
 80003ca:	4b10      	ldr	r3, [pc, #64]	; (800040c <USART1_init+0x84>)
 80003cc:	691b      	ldr	r3, [r3, #16]
 80003ce:	4a0f      	ldr	r2, [pc, #60]	; (800040c <USART1_init+0x84>)
 80003d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80003d4:	6113      	str	r3, [r2, #16]
	/*
	 * USART_DIV = PCLK1 / (baud * 16)
	 * 			 = 16,000,000 / (9600 * 16)
	 * 			 = 104.16667
	 * */
	USART_DIV = f_PCLK / (baudrate * 16);
 80003d6:	2368      	movs	r3, #104	; 0x68
 80003d8:	60fb      	str	r3, [r7, #12]
	DIV_Mantissa = USART_DIV;
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	60bb      	str	r3, [r7, #8]
	DIV_Fraction = (USART_DIV - DIV_Mantissa) * 16;
 80003de:	68fa      	ldr	r2, [r7, #12]
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	1ad3      	subs	r3, r2, r3
 80003e4:	011b      	lsls	r3, r3, #4
 80003e6:	607b      	str	r3, [r7, #4]
	USART1->BRR |= (DIV_Mantissa<<4) | (DIV_Fraction);
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <USART1_init+0x84>)
 80003ea:	689a      	ldr	r2, [r3, #8]
 80003ec:	68bb      	ldr	r3, [r7, #8]
 80003ee:	0119      	lsls	r1, r3, #4
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	430b      	orrs	r3, r1
 80003f4:	4905      	ldr	r1, [pc, #20]	; (800040c <USART1_init+0x84>)
 80003f6:	4313      	orrs	r3, r2
 80003f8:	608b      	str	r3, [r1, #8]
}
 80003fa:	bf00      	nop
 80003fc:	3714      	adds	r7, #20
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	40023800 	.word	0x40023800
 800040c:	40011000 	.word	0x40011000

08000410 <USART1_sendData>:



/* transmit sequence data */
void USART1_sendData(char *p)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
	while (*p != '\0')
 8000418:	e00d      	b.n	8000436 <USART1_sendData+0x26>
	{
		USART1->DR = *p;						// load data
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	781a      	ldrb	r2, [r3, #0]
 800041e:	4b0b      	ldr	r3, [pc, #44]	; (800044c <USART1_sendData+0x3c>)
 8000420:	605a      	str	r2, [r3, #4]
		while ((USART1->SR & (1<<6)) == 0);		// wait until Transmission is complete
 8000422:	bf00      	nop
 8000424:	4b09      	ldr	r3, [pc, #36]	; (800044c <USART1_sendData+0x3c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800042c:	2b00      	cmp	r3, #0
 800042e:	d0f9      	beq.n	8000424 <USART1_sendData+0x14>
		p++;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	3301      	adds	r3, #1
 8000434:	607b      	str	r3, [r7, #4]
	while (*p != '\0')
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d1ed      	bne.n	800041a <USART1_sendData+0xa>
	}
}
 800043e:	bf00      	nop
 8000440:	bf00      	nop
 8000442:	370c      	adds	r7, #12
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr
 800044c:	40011000 	.word	0x40011000

08000450 <ADC1_Init>:
#define max_ADC1 4095;



void ADC1_Init()
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= (1<<8);		// ADC1 clock enable
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <ADC1_Init+0x4c>)
 8000456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000458:	4a10      	ldr	r2, [pc, #64]	; (800049c <ADC1_Init+0x4c>)
 800045a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800045e:	6453      	str	r3, [r2, #68]	; 0x44

	//ADC->CCR|=()//bit 17 and 16 set to 0 for prescaler to 2
	//ADC->CCR for same register bit 0 to 4 reset means all adc independent
	//ADC->CR1|=//Bits RES are 00 to select resolution to 12 bit in 15 clocks

	ADC1->CR1 |= (1<<5);		// Enable interrupt mode for EOC
 8000460:	4b0f      	ldr	r3, [pc, #60]	; (80004a0 <ADC1_Init+0x50>)
 8000462:	685b      	ldr	r3, [r3, #4]
 8000464:	4a0e      	ldr	r2, [pc, #56]	; (80004a0 <ADC1_Init+0x50>)
 8000466:	f043 0320 	orr.w	r3, r3, #32
 800046a:	6053      	str	r3, [r2, #4]

	//ADC1->CR2|=(1<<1);
	ADC1->CR2 |= (1<<0);		// adc enable respectively
 800046c:	4b0c      	ldr	r3, [pc, #48]	; (80004a0 <ADC1_Init+0x50>)
 800046e:	689b      	ldr	r3, [r3, #8]
 8000470:	4a0b      	ldr	r2, [pc, #44]	; (80004a0 <ADC1_Init+0x50>)
 8000472:	f043 0301 	orr.w	r3, r3, #1
 8000476:	6093      	str	r3, [r2, #8]
	//ALIGN in ADC->CR2 is 0 means right aligned
	//ADC->CR2 bit number 2 is EOC and this has to be with overrun
	//detection enable

//	ADC->CCR |= 2<<16;  		 // PCLK2 divide by 6
	ADC->CCR |= (1<<23);		// Temperature sensor enable and V_refint channel enabled
 8000478:	4b0a      	ldr	r3, [pc, #40]	; (80004a4 <ADC1_Init+0x54>)
 800047a:	685b      	ldr	r3, [r3, #4]
 800047c:	4a09      	ldr	r2, [pc, #36]	; (80004a4 <ADC1_Init+0x54>)
 800047e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000482:	6053      	str	r3, [r2, #4]

	//ADC->CCR&=~((1<<16)|(1<<17));//bit 16,17=0 means prescaler is 2 ;same as 48L
	//ADC-CDR can be also used instead of DR
	//while(!(ADC1->SR & (1<<1)));//wait till end of conversion

	ADC1->CR1 &= ~(3<<24);		// resolution 12-bit
 8000484:	4b06      	ldr	r3, [pc, #24]	; (80004a0 <ADC1_Init+0x50>)
 8000486:	685b      	ldr	r3, [r3, #4]
 8000488:	4a05      	ldr	r2, [pc, #20]	; (80004a0 <ADC1_Init+0x50>)
 800048a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800048e:	6053      	str	r3, [r2, #4]
}
 8000490:	bf00      	nop
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	40023800 	.word	0x40023800
 80004a0:	40012000 	.word	0x40012000
 80004a4:	40012300 	.word	0x40012300

080004a8 <ADC1_Start_Polling>:



void ADC1_Start_Polling()
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
	ADC1->CR2 &= ~(1<<10);		// The EOC bit is set at the end of each sequence of regular conversions. Overrun detection is enabled only if DMA=1
 80004ac:	4b0f      	ldr	r3, [pc, #60]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	4a0e      	ldr	r2, [pc, #56]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80004b6:	6093      	str	r3, [r2, #8]
	ADC1->SMPR1 |= (4<<18);		// 84 clock cycle polling, 16th channel
 80004b8:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004ba:	68db      	ldr	r3, [r3, #12]
 80004bc:	4a0b      	ldr	r2, [pc, #44]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004c2:	60d3      	str	r3, [r2, #12]
	ADC1->CR2 |= (1<<30);		// start regular conversion
 80004c4:	4b09      	ldr	r3, [pc, #36]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004c6:	689b      	ldr	r3, [r3, #8]
 80004c8:	4a08      	ldr	r2, [pc, #32]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80004ce:	6093      	str	r3, [r2, #8]
	while(!(ADC1->SR & (1<<4)));// wait until conversion starts
 80004d0:	bf00      	nop
 80004d2:	4b06      	ldr	r3, [pc, #24]	; (80004ec <ADC1_Start_Polling+0x44>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f003 0310 	and.w	r3, r3, #16
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d0f9      	beq.n	80004d2 <ADC1_Start_Polling+0x2a>
	//delay is by sampling time only not interrupt
	//sampling time may be adjusted by select 16th channel for temperature sensor
}
 80004de:	bf00      	nop
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40012000 	.word	0x40012000

080004f0 <ADC1_Read>:



uint32_t ADC1_Read()
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
	uint32_t ADC_data;
	ADC_data = ADC1->DR;
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <ADC1_Read+0x1c>)
 80004f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004fa:	607b      	str	r3, [r7, #4]
	return ADC_data;
 80004fc:	687b      	ldr	r3, [r7, #4]
}
 80004fe:	4618      	mov	r0, r3
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	40012000 	.word	0x40012000

08000510 <main>:
void GPIO_init();



int main()
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	SystemClock_config();
 8000514:	f7ff feb4 	bl	8000280 <SystemClock_config>
	GPIO_init();
 8000518:	f000 f822 	bl	8000560 <GPIO_init>
	Timer1_init();
 800051c:	f7ff feea 	bl	80002f4 <Timer1_init>
	USART1_init();
 8000520:	f7ff ff32 	bl	8000388 <USART1_init>
	ADC1_Init();
 8000524:	f7ff ff94 	bl	8000450 <ADC1_Init>

	while(1)
	{
		ADC1_Start_Polling();
 8000528:	f7ff ffbe 	bl	80004a8 <ADC1_Start_Polling>
		ADC1_data = ADC1_Read();
 800052c:	f7ff ffe0 	bl	80004f0 <ADC1_Read>
 8000530:	4603      	mov	r3, r0
 8000532:	4a08      	ldr	r2, [pc, #32]	; (8000554 <main+0x44>)
 8000534:	6013      	str	r3, [r2, #0]
//		Voltage = ADC1_data * Vref / max_ADC1;
		sprintf(result, "ADC value = %d\r\n", ADC1_data);
 8000536:	4b07      	ldr	r3, [pc, #28]	; (8000554 <main+0x44>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	461a      	mov	r2, r3
 800053c:	4906      	ldr	r1, [pc, #24]	; (8000558 <main+0x48>)
 800053e:	4807      	ldr	r0, [pc, #28]	; (800055c <main+0x4c>)
 8000540:	f000 f8be 	bl	80006c0 <siprintf>
		USART1_sendData(result);
 8000544:	4805      	ldr	r0, [pc, #20]	; (800055c <main+0x4c>)
 8000546:	f7ff ff63 	bl	8000410 <USART1_sendData>
		delay_ms(1000);
 800054a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800054e:	f7ff ff05 	bl	800035c <delay_ms>
		ADC1_Start_Polling();
 8000552:	e7e9      	b.n	8000528 <main+0x18>
 8000554:	20000080 	.word	0x20000080
 8000558:	08000fb4 	.word	0x08000fb4
 800055c:	20000084 	.word	0x20000084

08000560 <GPIO_init>:



/* Initializing GPIO */
void GPIO_init(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1<<0);				// IO port A clock enable
 8000564:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <GPIO_init+0x44>)
 8000566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000568:	4a0e      	ldr	r2, [pc, #56]	; (80005a4 <GPIO_init+0x44>)
 800056a:	f043 0301 	orr.w	r3, r3, #1
 800056e:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER |= (2<<18) | (3<<2);	// alternate function for PA9, analog for PA1
 8000570:	4b0d      	ldr	r3, [pc, #52]	; (80005a8 <GPIO_init+0x48>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a0c      	ldr	r2, [pc, #48]	; (80005a8 <GPIO_init+0x48>)
 8000576:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800057a:	f043 030c 	orr.w	r3, r3, #12
 800057e:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR |= (2<<18) | (2<<2);	// high speed for PA1, PA9
 8000580:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <GPIO_init+0x48>)
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	4a08      	ldr	r2, [pc, #32]	; (80005a8 <GPIO_init+0x48>)
 8000586:	f043 1308 	orr.w	r3, r3, #524296	; 0x80008
 800058a:	6093      	str	r3, [r2, #8]
	GPIOA->AFR[1] |= (7<<4);			// USART mode for PA9
 800058c:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <GPIO_init+0x48>)
 800058e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000590:	4a05      	ldr	r2, [pc, #20]	; (80005a8 <GPIO_init+0x48>)
 8000592:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000596:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	40023800 	.word	0x40023800
 80005a8:	40020000 	.word	0x40020000

080005ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005b4:	4a14      	ldr	r2, [pc, #80]	; (8000608 <_sbrk+0x5c>)
 80005b6:	4b15      	ldr	r3, [pc, #84]	; (800060c <_sbrk+0x60>)
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005c0:	4b13      	ldr	r3, [pc, #76]	; (8000610 <_sbrk+0x64>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d102      	bne.n	80005ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005c8:	4b11      	ldr	r3, [pc, #68]	; (8000610 <_sbrk+0x64>)
 80005ca:	4a12      	ldr	r2, [pc, #72]	; (8000614 <_sbrk+0x68>)
 80005cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <_sbrk+0x64>)
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4413      	add	r3, r2
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	429a      	cmp	r2, r3
 80005da:	d207      	bcs.n	80005ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005dc:	f000 f846 	bl	800066c <__errno>
 80005e0:	4603      	mov	r3, r0
 80005e2:	220c      	movs	r2, #12
 80005e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ea:	e009      	b.n	8000600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005ec:	4b08      	ldr	r3, [pc, #32]	; (8000610 <_sbrk+0x64>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005f2:	4b07      	ldr	r3, [pc, #28]	; (8000610 <_sbrk+0x64>)
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4413      	add	r3, r2
 80005fa:	4a05      	ldr	r2, [pc, #20]	; (8000610 <_sbrk+0x64>)
 80005fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005fe:	68fb      	ldr	r3, [r7, #12]
}
 8000600:	4618      	mov	r0, r3
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20018000 	.word	0x20018000
 800060c:	00000400 	.word	0x00000400
 8000610:	20000098 	.word	0x20000098
 8000614:	200000b0 	.word	0x200000b0

08000618 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000618:	480d      	ldr	r0, [pc, #52]	; (8000650 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800061a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800061c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000620:	480c      	ldr	r0, [pc, #48]	; (8000654 <LoopForever+0x6>)
  ldr r1, =_edata
 8000622:	490d      	ldr	r1, [pc, #52]	; (8000658 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000624:	4a0d      	ldr	r2, [pc, #52]	; (800065c <LoopForever+0xe>)
  movs r3, #0
 8000626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000628:	e002      	b.n	8000630 <LoopCopyDataInit>

0800062a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800062a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800062c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800062e:	3304      	adds	r3, #4

08000630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000634:	d3f9      	bcc.n	800062a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000636:	4a0a      	ldr	r2, [pc, #40]	; (8000660 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000638:	4c0a      	ldr	r4, [pc, #40]	; (8000664 <LoopForever+0x16>)
  movs r3, #0
 800063a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800063c:	e001      	b.n	8000642 <LoopFillZerobss>

0800063e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800063e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000640:	3204      	adds	r2, #4

08000642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000644:	d3fb      	bcc.n	800063e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000646:	f000 f817 	bl	8000678 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800064a:	f7ff ff61 	bl	8000510 <main>

0800064e <LoopForever>:

LoopForever:
  b LoopForever
 800064e:	e7fe      	b.n	800064e <LoopForever>
  ldr   r0, =_estack
 8000650:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000658:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800065c:	08001000 	.word	0x08001000
  ldr r2, =_sbss
 8000660:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000664:	200000ac 	.word	0x200000ac

08000668 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000668:	e7fe      	b.n	8000668 <ADC_IRQHandler>
	...

0800066c <__errno>:
 800066c:	4b01      	ldr	r3, [pc, #4]	; (8000674 <__errno+0x8>)
 800066e:	6818      	ldr	r0, [r3, #0]
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000000 	.word	0x20000000

08000678 <__libc_init_array>:
 8000678:	b570      	push	{r4, r5, r6, lr}
 800067a:	4d0d      	ldr	r5, [pc, #52]	; (80006b0 <__libc_init_array+0x38>)
 800067c:	4c0d      	ldr	r4, [pc, #52]	; (80006b4 <__libc_init_array+0x3c>)
 800067e:	1b64      	subs	r4, r4, r5
 8000680:	10a4      	asrs	r4, r4, #2
 8000682:	2600      	movs	r6, #0
 8000684:	42a6      	cmp	r6, r4
 8000686:	d109      	bne.n	800069c <__libc_init_array+0x24>
 8000688:	4d0b      	ldr	r5, [pc, #44]	; (80006b8 <__libc_init_array+0x40>)
 800068a:	4c0c      	ldr	r4, [pc, #48]	; (80006bc <__libc_init_array+0x44>)
 800068c:	f000 fc86 	bl	8000f9c <_init>
 8000690:	1b64      	subs	r4, r4, r5
 8000692:	10a4      	asrs	r4, r4, #2
 8000694:	2600      	movs	r6, #0
 8000696:	42a6      	cmp	r6, r4
 8000698:	d105      	bne.n	80006a6 <__libc_init_array+0x2e>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f855 3b04 	ldr.w	r3, [r5], #4
 80006a0:	4798      	blx	r3
 80006a2:	3601      	adds	r6, #1
 80006a4:	e7ee      	b.n	8000684 <__libc_init_array+0xc>
 80006a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80006aa:	4798      	blx	r3
 80006ac:	3601      	adds	r6, #1
 80006ae:	e7f2      	b.n	8000696 <__libc_init_array+0x1e>
 80006b0:	08000ff8 	.word	0x08000ff8
 80006b4:	08000ff8 	.word	0x08000ff8
 80006b8:	08000ff8 	.word	0x08000ff8
 80006bc:	08000ffc 	.word	0x08000ffc

080006c0 <siprintf>:
 80006c0:	b40e      	push	{r1, r2, r3}
 80006c2:	b500      	push	{lr}
 80006c4:	b09c      	sub	sp, #112	; 0x70
 80006c6:	ab1d      	add	r3, sp, #116	; 0x74
 80006c8:	9002      	str	r0, [sp, #8]
 80006ca:	9006      	str	r0, [sp, #24]
 80006cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80006d0:	4809      	ldr	r0, [pc, #36]	; (80006f8 <siprintf+0x38>)
 80006d2:	9107      	str	r1, [sp, #28]
 80006d4:	9104      	str	r1, [sp, #16]
 80006d6:	4909      	ldr	r1, [pc, #36]	; (80006fc <siprintf+0x3c>)
 80006d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80006dc:	9105      	str	r1, [sp, #20]
 80006de:	6800      	ldr	r0, [r0, #0]
 80006e0:	9301      	str	r3, [sp, #4]
 80006e2:	a902      	add	r1, sp, #8
 80006e4:	f000 f868 	bl	80007b8 <_svfiprintf_r>
 80006e8:	9b02      	ldr	r3, [sp, #8]
 80006ea:	2200      	movs	r2, #0
 80006ec:	701a      	strb	r2, [r3, #0]
 80006ee:	b01c      	add	sp, #112	; 0x70
 80006f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80006f4:	b003      	add	sp, #12
 80006f6:	4770      	bx	lr
 80006f8:	20000000 	.word	0x20000000
 80006fc:	ffff0208 	.word	0xffff0208

08000700 <__ssputs_r>:
 8000700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000704:	688e      	ldr	r6, [r1, #8]
 8000706:	429e      	cmp	r6, r3
 8000708:	4682      	mov	sl, r0
 800070a:	460c      	mov	r4, r1
 800070c:	4690      	mov	r8, r2
 800070e:	461f      	mov	r7, r3
 8000710:	d838      	bhi.n	8000784 <__ssputs_r+0x84>
 8000712:	898a      	ldrh	r2, [r1, #12]
 8000714:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8000718:	d032      	beq.n	8000780 <__ssputs_r+0x80>
 800071a:	6825      	ldr	r5, [r4, #0]
 800071c:	6909      	ldr	r1, [r1, #16]
 800071e:	eba5 0901 	sub.w	r9, r5, r1
 8000722:	6965      	ldr	r5, [r4, #20]
 8000724:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000728:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800072c:	3301      	adds	r3, #1
 800072e:	444b      	add	r3, r9
 8000730:	106d      	asrs	r5, r5, #1
 8000732:	429d      	cmp	r5, r3
 8000734:	bf38      	it	cc
 8000736:	461d      	movcc	r5, r3
 8000738:	0553      	lsls	r3, r2, #21
 800073a:	d531      	bpl.n	80007a0 <__ssputs_r+0xa0>
 800073c:	4629      	mov	r1, r5
 800073e:	f000 fb63 	bl	8000e08 <_malloc_r>
 8000742:	4606      	mov	r6, r0
 8000744:	b950      	cbnz	r0, 800075c <__ssputs_r+0x5c>
 8000746:	230c      	movs	r3, #12
 8000748:	f8ca 3000 	str.w	r3, [sl]
 800074c:	89a3      	ldrh	r3, [r4, #12]
 800074e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000752:	81a3      	strh	r3, [r4, #12]
 8000754:	f04f 30ff 	mov.w	r0, #4294967295
 8000758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075c:	6921      	ldr	r1, [r4, #16]
 800075e:	464a      	mov	r2, r9
 8000760:	f000 fabe 	bl	8000ce0 <memcpy>
 8000764:	89a3      	ldrh	r3, [r4, #12]
 8000766:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800076a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800076e:	81a3      	strh	r3, [r4, #12]
 8000770:	6126      	str	r6, [r4, #16]
 8000772:	6165      	str	r5, [r4, #20]
 8000774:	444e      	add	r6, r9
 8000776:	eba5 0509 	sub.w	r5, r5, r9
 800077a:	6026      	str	r6, [r4, #0]
 800077c:	60a5      	str	r5, [r4, #8]
 800077e:	463e      	mov	r6, r7
 8000780:	42be      	cmp	r6, r7
 8000782:	d900      	bls.n	8000786 <__ssputs_r+0x86>
 8000784:	463e      	mov	r6, r7
 8000786:	6820      	ldr	r0, [r4, #0]
 8000788:	4632      	mov	r2, r6
 800078a:	4641      	mov	r1, r8
 800078c:	f000 fab6 	bl	8000cfc <memmove>
 8000790:	68a3      	ldr	r3, [r4, #8]
 8000792:	1b9b      	subs	r3, r3, r6
 8000794:	60a3      	str	r3, [r4, #8]
 8000796:	6823      	ldr	r3, [r4, #0]
 8000798:	4433      	add	r3, r6
 800079a:	6023      	str	r3, [r4, #0]
 800079c:	2000      	movs	r0, #0
 800079e:	e7db      	b.n	8000758 <__ssputs_r+0x58>
 80007a0:	462a      	mov	r2, r5
 80007a2:	f000 fba5 	bl	8000ef0 <_realloc_r>
 80007a6:	4606      	mov	r6, r0
 80007a8:	2800      	cmp	r0, #0
 80007aa:	d1e1      	bne.n	8000770 <__ssputs_r+0x70>
 80007ac:	6921      	ldr	r1, [r4, #16]
 80007ae:	4650      	mov	r0, sl
 80007b0:	f000 fabe 	bl	8000d30 <_free_r>
 80007b4:	e7c7      	b.n	8000746 <__ssputs_r+0x46>
	...

080007b8 <_svfiprintf_r>:
 80007b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007bc:	4698      	mov	r8, r3
 80007be:	898b      	ldrh	r3, [r1, #12]
 80007c0:	061b      	lsls	r3, r3, #24
 80007c2:	b09d      	sub	sp, #116	; 0x74
 80007c4:	4607      	mov	r7, r0
 80007c6:	460d      	mov	r5, r1
 80007c8:	4614      	mov	r4, r2
 80007ca:	d50e      	bpl.n	80007ea <_svfiprintf_r+0x32>
 80007cc:	690b      	ldr	r3, [r1, #16]
 80007ce:	b963      	cbnz	r3, 80007ea <_svfiprintf_r+0x32>
 80007d0:	2140      	movs	r1, #64	; 0x40
 80007d2:	f000 fb19 	bl	8000e08 <_malloc_r>
 80007d6:	6028      	str	r0, [r5, #0]
 80007d8:	6128      	str	r0, [r5, #16]
 80007da:	b920      	cbnz	r0, 80007e6 <_svfiprintf_r+0x2e>
 80007dc:	230c      	movs	r3, #12
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295
 80007e4:	e0d1      	b.n	800098a <_svfiprintf_r+0x1d2>
 80007e6:	2340      	movs	r3, #64	; 0x40
 80007e8:	616b      	str	r3, [r5, #20]
 80007ea:	2300      	movs	r3, #0
 80007ec:	9309      	str	r3, [sp, #36]	; 0x24
 80007ee:	2320      	movs	r3, #32
 80007f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80007f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80007f8:	2330      	movs	r3, #48	; 0x30
 80007fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80009a4 <_svfiprintf_r+0x1ec>
 80007fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8000802:	f04f 0901 	mov.w	r9, #1
 8000806:	4623      	mov	r3, r4
 8000808:	469a      	mov	sl, r3
 800080a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800080e:	b10a      	cbz	r2, 8000814 <_svfiprintf_r+0x5c>
 8000810:	2a25      	cmp	r2, #37	; 0x25
 8000812:	d1f9      	bne.n	8000808 <_svfiprintf_r+0x50>
 8000814:	ebba 0b04 	subs.w	fp, sl, r4
 8000818:	d00b      	beq.n	8000832 <_svfiprintf_r+0x7a>
 800081a:	465b      	mov	r3, fp
 800081c:	4622      	mov	r2, r4
 800081e:	4629      	mov	r1, r5
 8000820:	4638      	mov	r0, r7
 8000822:	f7ff ff6d 	bl	8000700 <__ssputs_r>
 8000826:	3001      	adds	r0, #1
 8000828:	f000 80aa 	beq.w	8000980 <_svfiprintf_r+0x1c8>
 800082c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800082e:	445a      	add	r2, fp
 8000830:	9209      	str	r2, [sp, #36]	; 0x24
 8000832:	f89a 3000 	ldrb.w	r3, [sl]
 8000836:	2b00      	cmp	r3, #0
 8000838:	f000 80a2 	beq.w	8000980 <_svfiprintf_r+0x1c8>
 800083c:	2300      	movs	r3, #0
 800083e:	f04f 32ff 	mov.w	r2, #4294967295
 8000842:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000846:	f10a 0a01 	add.w	sl, sl, #1
 800084a:	9304      	str	r3, [sp, #16]
 800084c:	9307      	str	r3, [sp, #28]
 800084e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8000852:	931a      	str	r3, [sp, #104]	; 0x68
 8000854:	4654      	mov	r4, sl
 8000856:	2205      	movs	r2, #5
 8000858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800085c:	4851      	ldr	r0, [pc, #324]	; (80009a4 <_svfiprintf_r+0x1ec>)
 800085e:	f7ff fcbf 	bl	80001e0 <memchr>
 8000862:	9a04      	ldr	r2, [sp, #16]
 8000864:	b9d8      	cbnz	r0, 800089e <_svfiprintf_r+0xe6>
 8000866:	06d0      	lsls	r0, r2, #27
 8000868:	bf44      	itt	mi
 800086a:	2320      	movmi	r3, #32
 800086c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000870:	0711      	lsls	r1, r2, #28
 8000872:	bf44      	itt	mi
 8000874:	232b      	movmi	r3, #43	; 0x2b
 8000876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800087a:	f89a 3000 	ldrb.w	r3, [sl]
 800087e:	2b2a      	cmp	r3, #42	; 0x2a
 8000880:	d015      	beq.n	80008ae <_svfiprintf_r+0xf6>
 8000882:	9a07      	ldr	r2, [sp, #28]
 8000884:	4654      	mov	r4, sl
 8000886:	2000      	movs	r0, #0
 8000888:	f04f 0c0a 	mov.w	ip, #10
 800088c:	4621      	mov	r1, r4
 800088e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000892:	3b30      	subs	r3, #48	; 0x30
 8000894:	2b09      	cmp	r3, #9
 8000896:	d94e      	bls.n	8000936 <_svfiprintf_r+0x17e>
 8000898:	b1b0      	cbz	r0, 80008c8 <_svfiprintf_r+0x110>
 800089a:	9207      	str	r2, [sp, #28]
 800089c:	e014      	b.n	80008c8 <_svfiprintf_r+0x110>
 800089e:	eba0 0308 	sub.w	r3, r0, r8
 80008a2:	fa09 f303 	lsl.w	r3, r9, r3
 80008a6:	4313      	orrs	r3, r2
 80008a8:	9304      	str	r3, [sp, #16]
 80008aa:	46a2      	mov	sl, r4
 80008ac:	e7d2      	b.n	8000854 <_svfiprintf_r+0x9c>
 80008ae:	9b03      	ldr	r3, [sp, #12]
 80008b0:	1d19      	adds	r1, r3, #4
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	9103      	str	r1, [sp, #12]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	bfbb      	ittet	lt
 80008ba:	425b      	neglt	r3, r3
 80008bc:	f042 0202 	orrlt.w	r2, r2, #2
 80008c0:	9307      	strge	r3, [sp, #28]
 80008c2:	9307      	strlt	r3, [sp, #28]
 80008c4:	bfb8      	it	lt
 80008c6:	9204      	strlt	r2, [sp, #16]
 80008c8:	7823      	ldrb	r3, [r4, #0]
 80008ca:	2b2e      	cmp	r3, #46	; 0x2e
 80008cc:	d10c      	bne.n	80008e8 <_svfiprintf_r+0x130>
 80008ce:	7863      	ldrb	r3, [r4, #1]
 80008d0:	2b2a      	cmp	r3, #42	; 0x2a
 80008d2:	d135      	bne.n	8000940 <_svfiprintf_r+0x188>
 80008d4:	9b03      	ldr	r3, [sp, #12]
 80008d6:	1d1a      	adds	r2, r3, #4
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	9203      	str	r2, [sp, #12]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	bfb8      	it	lt
 80008e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80008e4:	3402      	adds	r4, #2
 80008e6:	9305      	str	r3, [sp, #20]
 80008e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80009b4 <_svfiprintf_r+0x1fc>
 80008ec:	7821      	ldrb	r1, [r4, #0]
 80008ee:	2203      	movs	r2, #3
 80008f0:	4650      	mov	r0, sl
 80008f2:	f7ff fc75 	bl	80001e0 <memchr>
 80008f6:	b140      	cbz	r0, 800090a <_svfiprintf_r+0x152>
 80008f8:	2340      	movs	r3, #64	; 0x40
 80008fa:	eba0 000a 	sub.w	r0, r0, sl
 80008fe:	fa03 f000 	lsl.w	r0, r3, r0
 8000902:	9b04      	ldr	r3, [sp, #16]
 8000904:	4303      	orrs	r3, r0
 8000906:	3401      	adds	r4, #1
 8000908:	9304      	str	r3, [sp, #16]
 800090a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800090e:	4826      	ldr	r0, [pc, #152]	; (80009a8 <_svfiprintf_r+0x1f0>)
 8000910:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8000914:	2206      	movs	r2, #6
 8000916:	f7ff fc63 	bl	80001e0 <memchr>
 800091a:	2800      	cmp	r0, #0
 800091c:	d038      	beq.n	8000990 <_svfiprintf_r+0x1d8>
 800091e:	4b23      	ldr	r3, [pc, #140]	; (80009ac <_svfiprintf_r+0x1f4>)
 8000920:	bb1b      	cbnz	r3, 800096a <_svfiprintf_r+0x1b2>
 8000922:	9b03      	ldr	r3, [sp, #12]
 8000924:	3307      	adds	r3, #7
 8000926:	f023 0307 	bic.w	r3, r3, #7
 800092a:	3308      	adds	r3, #8
 800092c:	9303      	str	r3, [sp, #12]
 800092e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000930:	4433      	add	r3, r6
 8000932:	9309      	str	r3, [sp, #36]	; 0x24
 8000934:	e767      	b.n	8000806 <_svfiprintf_r+0x4e>
 8000936:	fb0c 3202 	mla	r2, ip, r2, r3
 800093a:	460c      	mov	r4, r1
 800093c:	2001      	movs	r0, #1
 800093e:	e7a5      	b.n	800088c <_svfiprintf_r+0xd4>
 8000940:	2300      	movs	r3, #0
 8000942:	3401      	adds	r4, #1
 8000944:	9305      	str	r3, [sp, #20]
 8000946:	4619      	mov	r1, r3
 8000948:	f04f 0c0a 	mov.w	ip, #10
 800094c:	4620      	mov	r0, r4
 800094e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000952:	3a30      	subs	r2, #48	; 0x30
 8000954:	2a09      	cmp	r2, #9
 8000956:	d903      	bls.n	8000960 <_svfiprintf_r+0x1a8>
 8000958:	2b00      	cmp	r3, #0
 800095a:	d0c5      	beq.n	80008e8 <_svfiprintf_r+0x130>
 800095c:	9105      	str	r1, [sp, #20]
 800095e:	e7c3      	b.n	80008e8 <_svfiprintf_r+0x130>
 8000960:	fb0c 2101 	mla	r1, ip, r1, r2
 8000964:	4604      	mov	r4, r0
 8000966:	2301      	movs	r3, #1
 8000968:	e7f0      	b.n	800094c <_svfiprintf_r+0x194>
 800096a:	ab03      	add	r3, sp, #12
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	462a      	mov	r2, r5
 8000970:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <_svfiprintf_r+0x1f8>)
 8000972:	a904      	add	r1, sp, #16
 8000974:	4638      	mov	r0, r7
 8000976:	f3af 8000 	nop.w
 800097a:	1c42      	adds	r2, r0, #1
 800097c:	4606      	mov	r6, r0
 800097e:	d1d6      	bne.n	800092e <_svfiprintf_r+0x176>
 8000980:	89ab      	ldrh	r3, [r5, #12]
 8000982:	065b      	lsls	r3, r3, #25
 8000984:	f53f af2c 	bmi.w	80007e0 <_svfiprintf_r+0x28>
 8000988:	9809      	ldr	r0, [sp, #36]	; 0x24
 800098a:	b01d      	add	sp, #116	; 0x74
 800098c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000990:	ab03      	add	r3, sp, #12
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	462a      	mov	r2, r5
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <_svfiprintf_r+0x1f8>)
 8000998:	a904      	add	r1, sp, #16
 800099a:	4638      	mov	r0, r7
 800099c:	f000 f87a 	bl	8000a94 <_printf_i>
 80009a0:	e7eb      	b.n	800097a <_svfiprintf_r+0x1c2>
 80009a2:	bf00      	nop
 80009a4:	08000fc5 	.word	0x08000fc5
 80009a8:	08000fcf 	.word	0x08000fcf
 80009ac:	00000000 	.word	0x00000000
 80009b0:	08000701 	.word	0x08000701
 80009b4:	08000fcb 	.word	0x08000fcb

080009b8 <_printf_common>:
 80009b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009bc:	4616      	mov	r6, r2
 80009be:	4699      	mov	r9, r3
 80009c0:	688a      	ldr	r2, [r1, #8]
 80009c2:	690b      	ldr	r3, [r1, #16]
 80009c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80009c8:	4293      	cmp	r3, r2
 80009ca:	bfb8      	it	lt
 80009cc:	4613      	movlt	r3, r2
 80009ce:	6033      	str	r3, [r6, #0]
 80009d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80009d4:	4607      	mov	r7, r0
 80009d6:	460c      	mov	r4, r1
 80009d8:	b10a      	cbz	r2, 80009de <_printf_common+0x26>
 80009da:	3301      	adds	r3, #1
 80009dc:	6033      	str	r3, [r6, #0]
 80009de:	6823      	ldr	r3, [r4, #0]
 80009e0:	0699      	lsls	r1, r3, #26
 80009e2:	bf42      	ittt	mi
 80009e4:	6833      	ldrmi	r3, [r6, #0]
 80009e6:	3302      	addmi	r3, #2
 80009e8:	6033      	strmi	r3, [r6, #0]
 80009ea:	6825      	ldr	r5, [r4, #0]
 80009ec:	f015 0506 	ands.w	r5, r5, #6
 80009f0:	d106      	bne.n	8000a00 <_printf_common+0x48>
 80009f2:	f104 0a19 	add.w	sl, r4, #25
 80009f6:	68e3      	ldr	r3, [r4, #12]
 80009f8:	6832      	ldr	r2, [r6, #0]
 80009fa:	1a9b      	subs	r3, r3, r2
 80009fc:	42ab      	cmp	r3, r5
 80009fe:	dc26      	bgt.n	8000a4e <_printf_common+0x96>
 8000a00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8000a04:	1e13      	subs	r3, r2, #0
 8000a06:	6822      	ldr	r2, [r4, #0]
 8000a08:	bf18      	it	ne
 8000a0a:	2301      	movne	r3, #1
 8000a0c:	0692      	lsls	r2, r2, #26
 8000a0e:	d42b      	bmi.n	8000a68 <_printf_common+0xb0>
 8000a10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8000a14:	4649      	mov	r1, r9
 8000a16:	4638      	mov	r0, r7
 8000a18:	47c0      	blx	r8
 8000a1a:	3001      	adds	r0, #1
 8000a1c:	d01e      	beq.n	8000a5c <_printf_common+0xa4>
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	68e5      	ldr	r5, [r4, #12]
 8000a22:	6832      	ldr	r2, [r6, #0]
 8000a24:	f003 0306 	and.w	r3, r3, #6
 8000a28:	2b04      	cmp	r3, #4
 8000a2a:	bf08      	it	eq
 8000a2c:	1aad      	subeq	r5, r5, r2
 8000a2e:	68a3      	ldr	r3, [r4, #8]
 8000a30:	6922      	ldr	r2, [r4, #16]
 8000a32:	bf0c      	ite	eq
 8000a34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000a38:	2500      	movne	r5, #0
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	bfc4      	itt	gt
 8000a3e:	1a9b      	subgt	r3, r3, r2
 8000a40:	18ed      	addgt	r5, r5, r3
 8000a42:	2600      	movs	r6, #0
 8000a44:	341a      	adds	r4, #26
 8000a46:	42b5      	cmp	r5, r6
 8000a48:	d11a      	bne.n	8000a80 <_printf_common+0xc8>
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	e008      	b.n	8000a60 <_printf_common+0xa8>
 8000a4e:	2301      	movs	r3, #1
 8000a50:	4652      	mov	r2, sl
 8000a52:	4649      	mov	r1, r9
 8000a54:	4638      	mov	r0, r7
 8000a56:	47c0      	blx	r8
 8000a58:	3001      	adds	r0, #1
 8000a5a:	d103      	bne.n	8000a64 <_printf_common+0xac>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a64:	3501      	adds	r5, #1
 8000a66:	e7c6      	b.n	80009f6 <_printf_common+0x3e>
 8000a68:	18e1      	adds	r1, r4, r3
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	2030      	movs	r0, #48	; 0x30
 8000a6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8000a72:	4422      	add	r2, r4
 8000a74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8000a78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8000a7c:	3302      	adds	r3, #2
 8000a7e:	e7c7      	b.n	8000a10 <_printf_common+0x58>
 8000a80:	2301      	movs	r3, #1
 8000a82:	4622      	mov	r2, r4
 8000a84:	4649      	mov	r1, r9
 8000a86:	4638      	mov	r0, r7
 8000a88:	47c0      	blx	r8
 8000a8a:	3001      	adds	r0, #1
 8000a8c:	d0e6      	beq.n	8000a5c <_printf_common+0xa4>
 8000a8e:	3601      	adds	r6, #1
 8000a90:	e7d9      	b.n	8000a46 <_printf_common+0x8e>
	...

08000a94 <_printf_i>:
 8000a94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000a98:	7e0f      	ldrb	r7, [r1, #24]
 8000a9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000a9c:	2f78      	cmp	r7, #120	; 0x78
 8000a9e:	4691      	mov	r9, r2
 8000aa0:	4680      	mov	r8, r0
 8000aa2:	460c      	mov	r4, r1
 8000aa4:	469a      	mov	sl, r3
 8000aa6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8000aaa:	d807      	bhi.n	8000abc <_printf_i+0x28>
 8000aac:	2f62      	cmp	r7, #98	; 0x62
 8000aae:	d80a      	bhi.n	8000ac6 <_printf_i+0x32>
 8000ab0:	2f00      	cmp	r7, #0
 8000ab2:	f000 80d8 	beq.w	8000c66 <_printf_i+0x1d2>
 8000ab6:	2f58      	cmp	r7, #88	; 0x58
 8000ab8:	f000 80a3 	beq.w	8000c02 <_printf_i+0x16e>
 8000abc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000ac0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8000ac4:	e03a      	b.n	8000b3c <_printf_i+0xa8>
 8000ac6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8000aca:	2b15      	cmp	r3, #21
 8000acc:	d8f6      	bhi.n	8000abc <_printf_i+0x28>
 8000ace:	a101      	add	r1, pc, #4	; (adr r1, 8000ad4 <_printf_i+0x40>)
 8000ad0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000ad4:	08000b2d 	.word	0x08000b2d
 8000ad8:	08000b41 	.word	0x08000b41
 8000adc:	08000abd 	.word	0x08000abd
 8000ae0:	08000abd 	.word	0x08000abd
 8000ae4:	08000abd 	.word	0x08000abd
 8000ae8:	08000abd 	.word	0x08000abd
 8000aec:	08000b41 	.word	0x08000b41
 8000af0:	08000abd 	.word	0x08000abd
 8000af4:	08000abd 	.word	0x08000abd
 8000af8:	08000abd 	.word	0x08000abd
 8000afc:	08000abd 	.word	0x08000abd
 8000b00:	08000c4d 	.word	0x08000c4d
 8000b04:	08000b71 	.word	0x08000b71
 8000b08:	08000c2f 	.word	0x08000c2f
 8000b0c:	08000abd 	.word	0x08000abd
 8000b10:	08000abd 	.word	0x08000abd
 8000b14:	08000c6f 	.word	0x08000c6f
 8000b18:	08000abd 	.word	0x08000abd
 8000b1c:	08000b71 	.word	0x08000b71
 8000b20:	08000abd 	.word	0x08000abd
 8000b24:	08000abd 	.word	0x08000abd
 8000b28:	08000c37 	.word	0x08000c37
 8000b2c:	682b      	ldr	r3, [r5, #0]
 8000b2e:	1d1a      	adds	r2, r3, #4
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	602a      	str	r2, [r5, #0]
 8000b34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000b38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	e0a3      	b.n	8000c88 <_printf_i+0x1f4>
 8000b40:	6820      	ldr	r0, [r4, #0]
 8000b42:	6829      	ldr	r1, [r5, #0]
 8000b44:	0606      	lsls	r6, r0, #24
 8000b46:	f101 0304 	add.w	r3, r1, #4
 8000b4a:	d50a      	bpl.n	8000b62 <_printf_i+0xce>
 8000b4c:	680e      	ldr	r6, [r1, #0]
 8000b4e:	602b      	str	r3, [r5, #0]
 8000b50:	2e00      	cmp	r6, #0
 8000b52:	da03      	bge.n	8000b5c <_printf_i+0xc8>
 8000b54:	232d      	movs	r3, #45	; 0x2d
 8000b56:	4276      	negs	r6, r6
 8000b58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000b5c:	485e      	ldr	r0, [pc, #376]	; (8000cd8 <_printf_i+0x244>)
 8000b5e:	230a      	movs	r3, #10
 8000b60:	e019      	b.n	8000b96 <_printf_i+0x102>
 8000b62:	680e      	ldr	r6, [r1, #0]
 8000b64:	602b      	str	r3, [r5, #0]
 8000b66:	f010 0f40 	tst.w	r0, #64	; 0x40
 8000b6a:	bf18      	it	ne
 8000b6c:	b236      	sxthne	r6, r6
 8000b6e:	e7ef      	b.n	8000b50 <_printf_i+0xbc>
 8000b70:	682b      	ldr	r3, [r5, #0]
 8000b72:	6820      	ldr	r0, [r4, #0]
 8000b74:	1d19      	adds	r1, r3, #4
 8000b76:	6029      	str	r1, [r5, #0]
 8000b78:	0601      	lsls	r1, r0, #24
 8000b7a:	d501      	bpl.n	8000b80 <_printf_i+0xec>
 8000b7c:	681e      	ldr	r6, [r3, #0]
 8000b7e:	e002      	b.n	8000b86 <_printf_i+0xf2>
 8000b80:	0646      	lsls	r6, r0, #25
 8000b82:	d5fb      	bpl.n	8000b7c <_printf_i+0xe8>
 8000b84:	881e      	ldrh	r6, [r3, #0]
 8000b86:	4854      	ldr	r0, [pc, #336]	; (8000cd8 <_printf_i+0x244>)
 8000b88:	2f6f      	cmp	r7, #111	; 0x6f
 8000b8a:	bf0c      	ite	eq
 8000b8c:	2308      	moveq	r3, #8
 8000b8e:	230a      	movne	r3, #10
 8000b90:	2100      	movs	r1, #0
 8000b92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8000b96:	6865      	ldr	r5, [r4, #4]
 8000b98:	60a5      	str	r5, [r4, #8]
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	bfa2      	ittt	ge
 8000b9e:	6821      	ldrge	r1, [r4, #0]
 8000ba0:	f021 0104 	bicge.w	r1, r1, #4
 8000ba4:	6021      	strge	r1, [r4, #0]
 8000ba6:	b90e      	cbnz	r6, 8000bac <_printf_i+0x118>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d04d      	beq.n	8000c48 <_printf_i+0x1b4>
 8000bac:	4615      	mov	r5, r2
 8000bae:	fbb6 f1f3 	udiv	r1, r6, r3
 8000bb2:	fb03 6711 	mls	r7, r3, r1, r6
 8000bb6:	5dc7      	ldrb	r7, [r0, r7]
 8000bb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8000bbc:	4637      	mov	r7, r6
 8000bbe:	42bb      	cmp	r3, r7
 8000bc0:	460e      	mov	r6, r1
 8000bc2:	d9f4      	bls.n	8000bae <_printf_i+0x11a>
 8000bc4:	2b08      	cmp	r3, #8
 8000bc6:	d10b      	bne.n	8000be0 <_printf_i+0x14c>
 8000bc8:	6823      	ldr	r3, [r4, #0]
 8000bca:	07de      	lsls	r6, r3, #31
 8000bcc:	d508      	bpl.n	8000be0 <_printf_i+0x14c>
 8000bce:	6923      	ldr	r3, [r4, #16]
 8000bd0:	6861      	ldr	r1, [r4, #4]
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	bfde      	ittt	le
 8000bd6:	2330      	movle	r3, #48	; 0x30
 8000bd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8000bdc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8000be0:	1b52      	subs	r2, r2, r5
 8000be2:	6122      	str	r2, [r4, #16]
 8000be4:	f8cd a000 	str.w	sl, [sp]
 8000be8:	464b      	mov	r3, r9
 8000bea:	aa03      	add	r2, sp, #12
 8000bec:	4621      	mov	r1, r4
 8000bee:	4640      	mov	r0, r8
 8000bf0:	f7ff fee2 	bl	80009b8 <_printf_common>
 8000bf4:	3001      	adds	r0, #1
 8000bf6:	d14c      	bne.n	8000c92 <_printf_i+0x1fe>
 8000bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfc:	b004      	add	sp, #16
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	4835      	ldr	r0, [pc, #212]	; (8000cd8 <_printf_i+0x244>)
 8000c04:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8000c08:	6829      	ldr	r1, [r5, #0]
 8000c0a:	6823      	ldr	r3, [r4, #0]
 8000c0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8000c10:	6029      	str	r1, [r5, #0]
 8000c12:	061d      	lsls	r5, r3, #24
 8000c14:	d514      	bpl.n	8000c40 <_printf_i+0x1ac>
 8000c16:	07df      	lsls	r7, r3, #31
 8000c18:	bf44      	itt	mi
 8000c1a:	f043 0320 	orrmi.w	r3, r3, #32
 8000c1e:	6023      	strmi	r3, [r4, #0]
 8000c20:	b91e      	cbnz	r6, 8000c2a <_printf_i+0x196>
 8000c22:	6823      	ldr	r3, [r4, #0]
 8000c24:	f023 0320 	bic.w	r3, r3, #32
 8000c28:	6023      	str	r3, [r4, #0]
 8000c2a:	2310      	movs	r3, #16
 8000c2c:	e7b0      	b.n	8000b90 <_printf_i+0xfc>
 8000c2e:	6823      	ldr	r3, [r4, #0]
 8000c30:	f043 0320 	orr.w	r3, r3, #32
 8000c34:	6023      	str	r3, [r4, #0]
 8000c36:	2378      	movs	r3, #120	; 0x78
 8000c38:	4828      	ldr	r0, [pc, #160]	; (8000cdc <_printf_i+0x248>)
 8000c3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8000c3e:	e7e3      	b.n	8000c08 <_printf_i+0x174>
 8000c40:	0659      	lsls	r1, r3, #25
 8000c42:	bf48      	it	mi
 8000c44:	b2b6      	uxthmi	r6, r6
 8000c46:	e7e6      	b.n	8000c16 <_printf_i+0x182>
 8000c48:	4615      	mov	r5, r2
 8000c4a:	e7bb      	b.n	8000bc4 <_printf_i+0x130>
 8000c4c:	682b      	ldr	r3, [r5, #0]
 8000c4e:	6826      	ldr	r6, [r4, #0]
 8000c50:	6961      	ldr	r1, [r4, #20]
 8000c52:	1d18      	adds	r0, r3, #4
 8000c54:	6028      	str	r0, [r5, #0]
 8000c56:	0635      	lsls	r5, r6, #24
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	d501      	bpl.n	8000c60 <_printf_i+0x1cc>
 8000c5c:	6019      	str	r1, [r3, #0]
 8000c5e:	e002      	b.n	8000c66 <_printf_i+0x1d2>
 8000c60:	0670      	lsls	r0, r6, #25
 8000c62:	d5fb      	bpl.n	8000c5c <_printf_i+0x1c8>
 8000c64:	8019      	strh	r1, [r3, #0]
 8000c66:	2300      	movs	r3, #0
 8000c68:	6123      	str	r3, [r4, #16]
 8000c6a:	4615      	mov	r5, r2
 8000c6c:	e7ba      	b.n	8000be4 <_printf_i+0x150>
 8000c6e:	682b      	ldr	r3, [r5, #0]
 8000c70:	1d1a      	adds	r2, r3, #4
 8000c72:	602a      	str	r2, [r5, #0]
 8000c74:	681d      	ldr	r5, [r3, #0]
 8000c76:	6862      	ldr	r2, [r4, #4]
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4628      	mov	r0, r5
 8000c7c:	f7ff fab0 	bl	80001e0 <memchr>
 8000c80:	b108      	cbz	r0, 8000c86 <_printf_i+0x1f2>
 8000c82:	1b40      	subs	r0, r0, r5
 8000c84:	6060      	str	r0, [r4, #4]
 8000c86:	6863      	ldr	r3, [r4, #4]
 8000c88:	6123      	str	r3, [r4, #16]
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000c90:	e7a8      	b.n	8000be4 <_printf_i+0x150>
 8000c92:	6923      	ldr	r3, [r4, #16]
 8000c94:	462a      	mov	r2, r5
 8000c96:	4649      	mov	r1, r9
 8000c98:	4640      	mov	r0, r8
 8000c9a:	47d0      	blx	sl
 8000c9c:	3001      	adds	r0, #1
 8000c9e:	d0ab      	beq.n	8000bf8 <_printf_i+0x164>
 8000ca0:	6823      	ldr	r3, [r4, #0]
 8000ca2:	079b      	lsls	r3, r3, #30
 8000ca4:	d413      	bmi.n	8000cce <_printf_i+0x23a>
 8000ca6:	68e0      	ldr	r0, [r4, #12]
 8000ca8:	9b03      	ldr	r3, [sp, #12]
 8000caa:	4298      	cmp	r0, r3
 8000cac:	bfb8      	it	lt
 8000cae:	4618      	movlt	r0, r3
 8000cb0:	e7a4      	b.n	8000bfc <_printf_i+0x168>
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	4632      	mov	r2, r6
 8000cb6:	4649      	mov	r1, r9
 8000cb8:	4640      	mov	r0, r8
 8000cba:	47d0      	blx	sl
 8000cbc:	3001      	adds	r0, #1
 8000cbe:	d09b      	beq.n	8000bf8 <_printf_i+0x164>
 8000cc0:	3501      	adds	r5, #1
 8000cc2:	68e3      	ldr	r3, [r4, #12]
 8000cc4:	9903      	ldr	r1, [sp, #12]
 8000cc6:	1a5b      	subs	r3, r3, r1
 8000cc8:	42ab      	cmp	r3, r5
 8000cca:	dcf2      	bgt.n	8000cb2 <_printf_i+0x21e>
 8000ccc:	e7eb      	b.n	8000ca6 <_printf_i+0x212>
 8000cce:	2500      	movs	r5, #0
 8000cd0:	f104 0619 	add.w	r6, r4, #25
 8000cd4:	e7f5      	b.n	8000cc2 <_printf_i+0x22e>
 8000cd6:	bf00      	nop
 8000cd8:	08000fd6 	.word	0x08000fd6
 8000cdc:	08000fe7 	.word	0x08000fe7

08000ce0 <memcpy>:
 8000ce0:	440a      	add	r2, r1
 8000ce2:	4291      	cmp	r1, r2
 8000ce4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce8:	d100      	bne.n	8000cec <memcpy+0xc>
 8000cea:	4770      	bx	lr
 8000cec:	b510      	push	{r4, lr}
 8000cee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000cf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000cf6:	4291      	cmp	r1, r2
 8000cf8:	d1f9      	bne.n	8000cee <memcpy+0xe>
 8000cfa:	bd10      	pop	{r4, pc}

08000cfc <memmove>:
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	b510      	push	{r4, lr}
 8000d00:	eb01 0402 	add.w	r4, r1, r2
 8000d04:	d902      	bls.n	8000d0c <memmove+0x10>
 8000d06:	4284      	cmp	r4, r0
 8000d08:	4623      	mov	r3, r4
 8000d0a:	d807      	bhi.n	8000d1c <memmove+0x20>
 8000d0c:	1e43      	subs	r3, r0, #1
 8000d0e:	42a1      	cmp	r1, r4
 8000d10:	d008      	beq.n	8000d24 <memmove+0x28>
 8000d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000d16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000d1a:	e7f8      	b.n	8000d0e <memmove+0x12>
 8000d1c:	4402      	add	r2, r0
 8000d1e:	4601      	mov	r1, r0
 8000d20:	428a      	cmp	r2, r1
 8000d22:	d100      	bne.n	8000d26 <memmove+0x2a>
 8000d24:	bd10      	pop	{r4, pc}
 8000d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8000d2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8000d2e:	e7f7      	b.n	8000d20 <memmove+0x24>

08000d30 <_free_r>:
 8000d30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d044      	beq.n	8000dc0 <_free_r+0x90>
 8000d36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000d3a:	9001      	str	r0, [sp, #4]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f1a1 0404 	sub.w	r4, r1, #4
 8000d42:	bfb8      	it	lt
 8000d44:	18e4      	addlt	r4, r4, r3
 8000d46:	f000 f913 	bl	8000f70 <__malloc_lock>
 8000d4a:	4a1e      	ldr	r2, [pc, #120]	; (8000dc4 <_free_r+0x94>)
 8000d4c:	9801      	ldr	r0, [sp, #4]
 8000d4e:	6813      	ldr	r3, [r2, #0]
 8000d50:	b933      	cbnz	r3, 8000d60 <_free_r+0x30>
 8000d52:	6063      	str	r3, [r4, #4]
 8000d54:	6014      	str	r4, [r2, #0]
 8000d56:	b003      	add	sp, #12
 8000d58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000d5c:	f000 b90e 	b.w	8000f7c <__malloc_unlock>
 8000d60:	42a3      	cmp	r3, r4
 8000d62:	d908      	bls.n	8000d76 <_free_r+0x46>
 8000d64:	6825      	ldr	r5, [r4, #0]
 8000d66:	1961      	adds	r1, r4, r5
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	bf01      	itttt	eq
 8000d6c:	6819      	ldreq	r1, [r3, #0]
 8000d6e:	685b      	ldreq	r3, [r3, #4]
 8000d70:	1949      	addeq	r1, r1, r5
 8000d72:	6021      	streq	r1, [r4, #0]
 8000d74:	e7ed      	b.n	8000d52 <_free_r+0x22>
 8000d76:	461a      	mov	r2, r3
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	b10b      	cbz	r3, 8000d80 <_free_r+0x50>
 8000d7c:	42a3      	cmp	r3, r4
 8000d7e:	d9fa      	bls.n	8000d76 <_free_r+0x46>
 8000d80:	6811      	ldr	r1, [r2, #0]
 8000d82:	1855      	adds	r5, r2, r1
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	d10b      	bne.n	8000da0 <_free_r+0x70>
 8000d88:	6824      	ldr	r4, [r4, #0]
 8000d8a:	4421      	add	r1, r4
 8000d8c:	1854      	adds	r4, r2, r1
 8000d8e:	42a3      	cmp	r3, r4
 8000d90:	6011      	str	r1, [r2, #0]
 8000d92:	d1e0      	bne.n	8000d56 <_free_r+0x26>
 8000d94:	681c      	ldr	r4, [r3, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	6053      	str	r3, [r2, #4]
 8000d9a:	4421      	add	r1, r4
 8000d9c:	6011      	str	r1, [r2, #0]
 8000d9e:	e7da      	b.n	8000d56 <_free_r+0x26>
 8000da0:	d902      	bls.n	8000da8 <_free_r+0x78>
 8000da2:	230c      	movs	r3, #12
 8000da4:	6003      	str	r3, [r0, #0]
 8000da6:	e7d6      	b.n	8000d56 <_free_r+0x26>
 8000da8:	6825      	ldr	r5, [r4, #0]
 8000daa:	1961      	adds	r1, r4, r5
 8000dac:	428b      	cmp	r3, r1
 8000dae:	bf04      	itt	eq
 8000db0:	6819      	ldreq	r1, [r3, #0]
 8000db2:	685b      	ldreq	r3, [r3, #4]
 8000db4:	6063      	str	r3, [r4, #4]
 8000db6:	bf04      	itt	eq
 8000db8:	1949      	addeq	r1, r1, r5
 8000dba:	6021      	streq	r1, [r4, #0]
 8000dbc:	6054      	str	r4, [r2, #4]
 8000dbe:	e7ca      	b.n	8000d56 <_free_r+0x26>
 8000dc0:	b003      	add	sp, #12
 8000dc2:	bd30      	pop	{r4, r5, pc}
 8000dc4:	2000009c 	.word	0x2000009c

08000dc8 <sbrk_aligned>:
 8000dc8:	b570      	push	{r4, r5, r6, lr}
 8000dca:	4e0e      	ldr	r6, [pc, #56]	; (8000e04 <sbrk_aligned+0x3c>)
 8000dcc:	460c      	mov	r4, r1
 8000dce:	6831      	ldr	r1, [r6, #0]
 8000dd0:	4605      	mov	r5, r0
 8000dd2:	b911      	cbnz	r1, 8000dda <sbrk_aligned+0x12>
 8000dd4:	f000 f8bc 	bl	8000f50 <_sbrk_r>
 8000dd8:	6030      	str	r0, [r6, #0]
 8000dda:	4621      	mov	r1, r4
 8000ddc:	4628      	mov	r0, r5
 8000dde:	f000 f8b7 	bl	8000f50 <_sbrk_r>
 8000de2:	1c43      	adds	r3, r0, #1
 8000de4:	d00a      	beq.n	8000dfc <sbrk_aligned+0x34>
 8000de6:	1cc4      	adds	r4, r0, #3
 8000de8:	f024 0403 	bic.w	r4, r4, #3
 8000dec:	42a0      	cmp	r0, r4
 8000dee:	d007      	beq.n	8000e00 <sbrk_aligned+0x38>
 8000df0:	1a21      	subs	r1, r4, r0
 8000df2:	4628      	mov	r0, r5
 8000df4:	f000 f8ac 	bl	8000f50 <_sbrk_r>
 8000df8:	3001      	adds	r0, #1
 8000dfa:	d101      	bne.n	8000e00 <sbrk_aligned+0x38>
 8000dfc:	f04f 34ff 	mov.w	r4, #4294967295
 8000e00:	4620      	mov	r0, r4
 8000e02:	bd70      	pop	{r4, r5, r6, pc}
 8000e04:	200000a0 	.word	0x200000a0

08000e08 <_malloc_r>:
 8000e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e0c:	1ccd      	adds	r5, r1, #3
 8000e0e:	f025 0503 	bic.w	r5, r5, #3
 8000e12:	3508      	adds	r5, #8
 8000e14:	2d0c      	cmp	r5, #12
 8000e16:	bf38      	it	cc
 8000e18:	250c      	movcc	r5, #12
 8000e1a:	2d00      	cmp	r5, #0
 8000e1c:	4607      	mov	r7, r0
 8000e1e:	db01      	blt.n	8000e24 <_malloc_r+0x1c>
 8000e20:	42a9      	cmp	r1, r5
 8000e22:	d905      	bls.n	8000e30 <_malloc_r+0x28>
 8000e24:	230c      	movs	r3, #12
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	2600      	movs	r6, #0
 8000e2a:	4630      	mov	r0, r6
 8000e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e30:	4e2e      	ldr	r6, [pc, #184]	; (8000eec <_malloc_r+0xe4>)
 8000e32:	f000 f89d 	bl	8000f70 <__malloc_lock>
 8000e36:	6833      	ldr	r3, [r6, #0]
 8000e38:	461c      	mov	r4, r3
 8000e3a:	bb34      	cbnz	r4, 8000e8a <_malloc_r+0x82>
 8000e3c:	4629      	mov	r1, r5
 8000e3e:	4638      	mov	r0, r7
 8000e40:	f7ff ffc2 	bl	8000dc8 <sbrk_aligned>
 8000e44:	1c43      	adds	r3, r0, #1
 8000e46:	4604      	mov	r4, r0
 8000e48:	d14d      	bne.n	8000ee6 <_malloc_r+0xde>
 8000e4a:	6834      	ldr	r4, [r6, #0]
 8000e4c:	4626      	mov	r6, r4
 8000e4e:	2e00      	cmp	r6, #0
 8000e50:	d140      	bne.n	8000ed4 <_malloc_r+0xcc>
 8000e52:	6823      	ldr	r3, [r4, #0]
 8000e54:	4631      	mov	r1, r6
 8000e56:	4638      	mov	r0, r7
 8000e58:	eb04 0803 	add.w	r8, r4, r3
 8000e5c:	f000 f878 	bl	8000f50 <_sbrk_r>
 8000e60:	4580      	cmp	r8, r0
 8000e62:	d13a      	bne.n	8000eda <_malloc_r+0xd2>
 8000e64:	6821      	ldr	r1, [r4, #0]
 8000e66:	3503      	adds	r5, #3
 8000e68:	1a6d      	subs	r5, r5, r1
 8000e6a:	f025 0503 	bic.w	r5, r5, #3
 8000e6e:	3508      	adds	r5, #8
 8000e70:	2d0c      	cmp	r5, #12
 8000e72:	bf38      	it	cc
 8000e74:	250c      	movcc	r5, #12
 8000e76:	4629      	mov	r1, r5
 8000e78:	4638      	mov	r0, r7
 8000e7a:	f7ff ffa5 	bl	8000dc8 <sbrk_aligned>
 8000e7e:	3001      	adds	r0, #1
 8000e80:	d02b      	beq.n	8000eda <_malloc_r+0xd2>
 8000e82:	6823      	ldr	r3, [r4, #0]
 8000e84:	442b      	add	r3, r5
 8000e86:	6023      	str	r3, [r4, #0]
 8000e88:	e00e      	b.n	8000ea8 <_malloc_r+0xa0>
 8000e8a:	6822      	ldr	r2, [r4, #0]
 8000e8c:	1b52      	subs	r2, r2, r5
 8000e8e:	d41e      	bmi.n	8000ece <_malloc_r+0xc6>
 8000e90:	2a0b      	cmp	r2, #11
 8000e92:	d916      	bls.n	8000ec2 <_malloc_r+0xba>
 8000e94:	1961      	adds	r1, r4, r5
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	6025      	str	r5, [r4, #0]
 8000e9a:	bf18      	it	ne
 8000e9c:	6059      	strne	r1, [r3, #4]
 8000e9e:	6863      	ldr	r3, [r4, #4]
 8000ea0:	bf08      	it	eq
 8000ea2:	6031      	streq	r1, [r6, #0]
 8000ea4:	5162      	str	r2, [r4, r5]
 8000ea6:	604b      	str	r3, [r1, #4]
 8000ea8:	4638      	mov	r0, r7
 8000eaa:	f104 060b 	add.w	r6, r4, #11
 8000eae:	f000 f865 	bl	8000f7c <__malloc_unlock>
 8000eb2:	f026 0607 	bic.w	r6, r6, #7
 8000eb6:	1d23      	adds	r3, r4, #4
 8000eb8:	1af2      	subs	r2, r6, r3
 8000eba:	d0b6      	beq.n	8000e2a <_malloc_r+0x22>
 8000ebc:	1b9b      	subs	r3, r3, r6
 8000ebe:	50a3      	str	r3, [r4, r2]
 8000ec0:	e7b3      	b.n	8000e2a <_malloc_r+0x22>
 8000ec2:	6862      	ldr	r2, [r4, #4]
 8000ec4:	42a3      	cmp	r3, r4
 8000ec6:	bf0c      	ite	eq
 8000ec8:	6032      	streq	r2, [r6, #0]
 8000eca:	605a      	strne	r2, [r3, #4]
 8000ecc:	e7ec      	b.n	8000ea8 <_malloc_r+0xa0>
 8000ece:	4623      	mov	r3, r4
 8000ed0:	6864      	ldr	r4, [r4, #4]
 8000ed2:	e7b2      	b.n	8000e3a <_malloc_r+0x32>
 8000ed4:	4634      	mov	r4, r6
 8000ed6:	6876      	ldr	r6, [r6, #4]
 8000ed8:	e7b9      	b.n	8000e4e <_malloc_r+0x46>
 8000eda:	230c      	movs	r3, #12
 8000edc:	603b      	str	r3, [r7, #0]
 8000ede:	4638      	mov	r0, r7
 8000ee0:	f000 f84c 	bl	8000f7c <__malloc_unlock>
 8000ee4:	e7a1      	b.n	8000e2a <_malloc_r+0x22>
 8000ee6:	6025      	str	r5, [r4, #0]
 8000ee8:	e7de      	b.n	8000ea8 <_malloc_r+0xa0>
 8000eea:	bf00      	nop
 8000eec:	2000009c 	.word	0x2000009c

08000ef0 <_realloc_r>:
 8000ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ef4:	4680      	mov	r8, r0
 8000ef6:	4614      	mov	r4, r2
 8000ef8:	460e      	mov	r6, r1
 8000efa:	b921      	cbnz	r1, 8000f06 <_realloc_r+0x16>
 8000efc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000f00:	4611      	mov	r1, r2
 8000f02:	f7ff bf81 	b.w	8000e08 <_malloc_r>
 8000f06:	b92a      	cbnz	r2, 8000f14 <_realloc_r+0x24>
 8000f08:	f7ff ff12 	bl	8000d30 <_free_r>
 8000f0c:	4625      	mov	r5, r4
 8000f0e:	4628      	mov	r0, r5
 8000f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f14:	f000 f838 	bl	8000f88 <_malloc_usable_size_r>
 8000f18:	4284      	cmp	r4, r0
 8000f1a:	4607      	mov	r7, r0
 8000f1c:	d802      	bhi.n	8000f24 <_realloc_r+0x34>
 8000f1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8000f22:	d812      	bhi.n	8000f4a <_realloc_r+0x5a>
 8000f24:	4621      	mov	r1, r4
 8000f26:	4640      	mov	r0, r8
 8000f28:	f7ff ff6e 	bl	8000e08 <_malloc_r>
 8000f2c:	4605      	mov	r5, r0
 8000f2e:	2800      	cmp	r0, #0
 8000f30:	d0ed      	beq.n	8000f0e <_realloc_r+0x1e>
 8000f32:	42bc      	cmp	r4, r7
 8000f34:	4622      	mov	r2, r4
 8000f36:	4631      	mov	r1, r6
 8000f38:	bf28      	it	cs
 8000f3a:	463a      	movcs	r2, r7
 8000f3c:	f7ff fed0 	bl	8000ce0 <memcpy>
 8000f40:	4631      	mov	r1, r6
 8000f42:	4640      	mov	r0, r8
 8000f44:	f7ff fef4 	bl	8000d30 <_free_r>
 8000f48:	e7e1      	b.n	8000f0e <_realloc_r+0x1e>
 8000f4a:	4635      	mov	r5, r6
 8000f4c:	e7df      	b.n	8000f0e <_realloc_r+0x1e>
	...

08000f50 <_sbrk_r>:
 8000f50:	b538      	push	{r3, r4, r5, lr}
 8000f52:	4d06      	ldr	r5, [pc, #24]	; (8000f6c <_sbrk_r+0x1c>)
 8000f54:	2300      	movs	r3, #0
 8000f56:	4604      	mov	r4, r0
 8000f58:	4608      	mov	r0, r1
 8000f5a:	602b      	str	r3, [r5, #0]
 8000f5c:	f7ff fb26 	bl	80005ac <_sbrk>
 8000f60:	1c43      	adds	r3, r0, #1
 8000f62:	d102      	bne.n	8000f6a <_sbrk_r+0x1a>
 8000f64:	682b      	ldr	r3, [r5, #0]
 8000f66:	b103      	cbz	r3, 8000f6a <_sbrk_r+0x1a>
 8000f68:	6023      	str	r3, [r4, #0]
 8000f6a:	bd38      	pop	{r3, r4, r5, pc}
 8000f6c:	200000a4 	.word	0x200000a4

08000f70 <__malloc_lock>:
 8000f70:	4801      	ldr	r0, [pc, #4]	; (8000f78 <__malloc_lock+0x8>)
 8000f72:	f000 b811 	b.w	8000f98 <__retarget_lock_acquire_recursive>
 8000f76:	bf00      	nop
 8000f78:	200000a8 	.word	0x200000a8

08000f7c <__malloc_unlock>:
 8000f7c:	4801      	ldr	r0, [pc, #4]	; (8000f84 <__malloc_unlock+0x8>)
 8000f7e:	f000 b80c 	b.w	8000f9a <__retarget_lock_release_recursive>
 8000f82:	bf00      	nop
 8000f84:	200000a8 	.word	0x200000a8

08000f88 <_malloc_usable_size_r>:
 8000f88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000f8c:	1f18      	subs	r0, r3, #4
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	bfbc      	itt	lt
 8000f92:	580b      	ldrlt	r3, [r1, r0]
 8000f94:	18c0      	addlt	r0, r0, r3
 8000f96:	4770      	bx	lr

08000f98 <__retarget_lock_acquire_recursive>:
 8000f98:	4770      	bx	lr

08000f9a <__retarget_lock_release_recursive>:
 8000f9a:	4770      	bx	lr

08000f9c <_init>:
 8000f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9e:	bf00      	nop
 8000fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fa2:	bc08      	pop	{r3}
 8000fa4:	469e      	mov	lr, r3
 8000fa6:	4770      	bx	lr

08000fa8 <_fini>:
 8000fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000faa:	bf00      	nop
 8000fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fae:	bc08      	pop	{r3}
 8000fb0:	469e      	mov	lr, r3
 8000fb2:	4770      	bx	lr
