attach c_make_attach.so
attach lang_adms.so

options trace
options numdgt 3

adms
`include "discipline.h"
module va_cap(p,n);
	inout p,n;
	electrical p,n;

	parameter real capacitance = 1 from [0:inf);

	analog begin	
		I(p,n) <+ capacitance*ddt(V(p,n));
	end
endmodule
endadms

verilog
paramset mycap va_cap;
	.capacitance = 4u;
endparamset
mycap c1 (0,n1);

spice ; outputstart
.options nopicky

v1 nv 0 pulse iv=0 pv=1 rise=1m delay=1m width=3m fall=1m
r1 nv n1 .3k

.print tran v(nodes)
.tran 0 10m .5m
.stat notime
.end
