DSCH 3.5
VERSION 7/8/2023 5:48:54 PM
BB(-14,40,254,135)
SYM  #nand2
BB(125,50,160,70)
TITLE 137 61  #&
MODEL 202
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(125,65,0.000,0.000)b
PIN(125,55,0.000,0.000)a
PIN(160,60,0.006,0.002)s
LIG(125,65,133,65)
LIG(133,50,133,70)
LIG(152,62,149,66)
LIG(153,60,152,62)
LIG(152,58,153,60)
LIG(149,54,152,58)
LIG(144,51,149,54)
LIG(149,66,144,69)
LIG(144,69,133,70)
LIG(133,50,144,51)
LIG(125,55,133,55)
LIG(157,60,160,60)
LIG(155,60,155,60)
VLG nand nand2(out,a,b);
FSYM
SYM  #light
BB(248,100,254,114)
TITLE 250 114  #nQ
MODEL 49
PROP                                                                                                                                   
REC(249,101,4,4,r)
VIS 1
PIN(250,115,0.000,0.000)nQ
LIG(253,106,253,101)
LIG(253,101,252,100)
LIG(249,101,249,106)
LIG(252,111,252,108)
LIG(251,111,254,111)
LIG(251,113,253,111)
LIG(252,113,254,111)
LIG(248,108,254,108)
LIG(250,108,250,115)
LIG(248,106,248,108)
LIG(254,106,248,106)
LIG(254,108,254,106)
LIG(250,100,249,101)
LIG(252,100,250,100)
FSYM
SYM  #nand2
BB(125,110,160,130)
TITLE 137 121  #&
MODEL 202
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(125,125,0.000,0.000)b
PIN(125,115,0.000,0.000)a
PIN(160,120,0.006,0.002)s
LIG(125,125,133,125)
LIG(133,110,133,130)
LIG(152,122,149,126)
LIG(153,120,152,122)
LIG(152,118,153,120)
LIG(149,114,152,118)
LIG(144,111,149,114)
LIG(149,126,144,129)
LIG(144,129,133,130)
LIG(133,110,144,111)
LIG(125,115,133,115)
LIG(157,120,160,120)
LIG(155,120,155,120)
VLG nand nand2(out,a,b);
FSYM
SYM  #light
BB(248,50,254,64)
TITLE 250 64  #Q
MODEL 49
PROP                                                                                                                                   
REC(249,51,4,4,r)
VIS 1
PIN(250,65,0.000,0.000)Q
LIG(253,56,253,51)
LIG(253,51,252,50)
LIG(249,51,249,56)
LIG(252,61,252,58)
LIG(251,61,254,61)
LIG(251,63,253,61)
LIG(252,63,254,61)
LIG(248,58,254,58)
LIG(250,58,250,65)
LIG(248,56,248,58)
LIG(254,56,248,56)
LIG(254,58,254,56)
LIG(250,50,249,51)
LIG(252,50,250,50)
FSYM
SYM  #nand2
BB(200,105,235,125)
TITLE 212 116  #&
MODEL 202
PROP                                                                                                                                   
REC(10,5,0,0, )
VIS 0
PIN(200,120,0.000,0.000)b
PIN(200,110,0.000,0.000)a
PIN(235,115,0.006,0.003)s
LIG(200,120,208,120)
LIG(208,105,208,125)
LIG(227,117,224,121)
LIG(228,115,227,117)
LIG(227,113,228,115)
LIG(224,109,227,113)
LIG(219,106,224,109)
LIG(224,121,219,124)
LIG(219,124,208,125)
LIG(208,105,219,106)
LIG(200,110,208,110)
LIG(232,115,235,115)
LIG(230,115,230,115)
VLG nand nand2(out,a,b);
FSYM
SYM  #nand2
BB(200,55,235,75)
TITLE 212 66  #&
MODEL 202
PROP                                                                                                                                   
REC(5,0,0,0, )
VIS 0
PIN(200,70,0.000,0.000)b
PIN(200,60,0.000,0.000)a
PIN(235,65,0.006,0.003)s
LIG(200,70,208,70)
LIG(208,55,208,75)
LIG(227,67,224,71)
LIG(228,65,227,67)
LIG(227,63,228,65)
LIG(224,59,227,63)
LIG(219,56,224,59)
LIG(224,71,219,74)
LIG(219,74,208,75)
LIG(208,55,219,56)
LIG(200,60,208,60)
LIG(232,65,235,65)
LIG(230,65,230,65)
VLG nand nand2(out,a,b);
FSYM
SYM  #button
BB(36,56,45,64)
TITLE 40 60  #D
MODEL 59
PROP                                                                                                                                   
REC(37,57,6,6,r)
VIS 1
PIN(45,60,0.000,0.000)D
LIG(44,60,45,60)
LIG(36,64,36,56)
LIG(44,64,36,64)
LIG(44,56,44,64)
LIG(36,56,44,56)
LIG(37,63,37,57)
LIG(43,63,37,63)
LIG(43,57,43,63)
LIG(37,57,43,57)
FSYM
SYM  #button
BB(-14,46,-5,54)
TITLE -10 50  #R
MODEL 59
PROP                                                                                                                                   
REC(-13,47,6,6,r)
VIS 1
PIN(-5,50,0.000,0.000)R
LIG(-6,50,-5,50)
LIG(-14,54,-14,46)
LIG(-6,54,-14,54)
LIG(-6,46,-6,54)
LIG(-14,46,-6,46)
LIG(-13,53,-13,47)
LIG(-7,53,-13,53)
LIG(-7,47,-7,53)
LIG(-13,47,-7,47)
FSYM
SYM  #inv
BB(0,40,35,60)
TITLE 15 50  #~
MODEL 101
PROP                                                                                                                                   
REC(-20,5,0,0, )
VIS 0
PIN(0,50,0.000,0.000)in
PIN(35,50,0.003,0.002)out
LIG(0,50,10,50)
LIG(10,40,10,60)
LIG(10,40,25,50)
LIG(10,60,25,50)
LIG(27,50,27,50)
LIG(29,50,35,50)
VLG not not1(out,in);
FSYM
SYM  #clock
BB(110,87,125,93)
TITLE 115 90  #clock2
MODEL 69
PROP   20.00 20.00                                                                                                                               
REC(112,88,6,4,r)
VIS 1
PIN(125,90,0.150,0.003)clk2
LIG(120,90,125,90)
LIG(115,88,113,88)
LIG(119,88,117,88)
LIG(120,87,120,93)
LIG(110,93,110,87)
LIG(115,92,115,88)
LIG(117,88,117,92)
LIG(117,92,115,92)
LIG(113,92,111,92)
LIG(113,88,113,92)
LIG(120,93,110,93)
LIG(120,87,110,87)
FSYM
SYM  #inv
BB(90,115,125,135)
TITLE 105 125  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(90,125,0.000,0.000)in
PIN(125,125,0.003,0.002)out
LIG(90,125,100,125)
LIG(100,115,100,135)
LIG(100,115,115,125)
LIG(100,135,115,125)
LIG(117,125,117,125)
LIG(119,125,125,125)
VLG not not1(out,in);
FSYM
SYM  #and2
BB(55,45,90,65)
TITLE 67 56  #&
MODEL 402
PROP                                                                                                                                   
REC(-30,20,0,0, )
VIS 0
PIN(55,60,0.000,0.000)b
PIN(55,50,0.000,0.000)a
PIN(90,55,0.009,0.003)s
LIG(55,60,63,60)
LIG(63,45,63,65)
LIG(83,55,90,55)
LIG(82,57,79,61)
LIG(83,55,82,57)
LIG(82,53,83,55)
LIG(79,49,82,53)
LIG(74,46,79,49)
LIG(79,61,74,64)
LIG(74,64,63,65)
LIG(63,45,74,46)
LIG(55,50,63,50)
VLG and and2(out,a,b);
FSYM
CNC(240 115)
CNC(240 115)
LIG(235,65,250,65)
LIG(45,60,55,60)
LIG(35,50,55,50)
LIG(-5,50,0,50)
LIG(160,120,200,120)
LIG(160,60,200,60)
LIG(125,55,90,55)
LIG(90,125,90,55)
LIG(235,65,235,100)
LIG(235,100,200,100)
LIG(200,100,200,110)
LIG(200,70,200,85)
LIG(200,85,240,85)
LIG(240,85,240,115)
LIG(125,65,125,115)
LIG(240,115,250,115)
LIG(235,115,240,115)
FFIG D:\VLSI_COURSE\D_flipflop_with_reset.sch
