Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d5fa550f46b4400a5f99733fb57697f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN1' [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Top.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN2' [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Top.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WE2' [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Top.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'MEM_SIZE' [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Top.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_SIGN' [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Top.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC(n=32)
Compiling module xil_defaultlib.PC_mux(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Branch_Adder_Gen
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
