Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec 31 16:14:50 2023
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (153)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (153)
--------------------------------
 There are 153 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.849        0.000                      0                 1536        0.018        0.000                      0                 1536        2.000        0.000                       0                   803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   11.332        0.000                      0                 1263        0.040        0.000                      0                 1263        9.020        0.000                       0                   644  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       59.683        0.000                      0                  273        0.145        0.000                      0                  273       32.052        0.000                       0                   155  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         75.953        0.000                      0                  273        0.145        0.000                      0                  273       40.190        0.000                       0                   155  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       10.849        0.000                      0                  273        0.018        0.000                      0                  273  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         10.849        0.000                      0                  273        0.018        0.000                      0                  273  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_fpga_0                                  
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 2.502ns (30.931%)  route 5.587ns (69.069%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.025 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.918    10.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.331    11.274 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.075    22.606    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.383ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 2.635ns (32.800%)  route 5.399ns (67.200%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.826    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.160 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.729    10.890    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.329    11.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    11.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.521    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    22.602    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                 11.383    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.519ns (31.537%)  route 5.468ns (68.463%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.826    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.799    10.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.325    11.172 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    11.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.521    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    22.602    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.533ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 2.591ns (33.052%)  route 5.248ns (66.948%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.826    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.139 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.579    10.718    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.306    11.024 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    11.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.521    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.031    22.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 11.533    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 2.379ns (31.152%)  route 5.258ns (68.848%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.934 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.588    10.523    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.299    10.822 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.822    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.031    22.562    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.770ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.513ns (33.065%)  route 5.087ns (66.935%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.826    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.418    10.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.302    10.785 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000    10.785    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.521    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.029    22.556    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 11.770    

Slack (MET) :             11.787ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 2.495ns (32.870%)  route 5.096ns (67.130%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.426    10.473    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.303    10.776 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.032    22.563    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 11.787    

Slack (MET) :             11.918ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.264ns (30.175%)  route 5.239ns (69.825%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.786 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.569    10.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.688 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.075    22.606    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 11.918    

Slack (MET) :             11.939ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 2.395ns (32.012%)  route 5.087ns (67.988%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.712 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.951 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.417    10.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.298    10.667 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.667    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.075    22.606    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 11.939    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 2.175ns (29.333%)  route 5.240ns (70.667%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.891     3.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.008     4.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y100        LUT3 (Prop_lut3_I1_O)        0.299     4.911 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.025     5.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.281     7.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.152     7.493 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.355     8.848    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.332     9.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.727 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.570    10.298    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.302    10.600 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.600    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.031    22.562    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                 11.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.115     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.003%)  route 0.140ns (45.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=28, routed)          0.140     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.818%)  route 0.264ns (65.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.264     1.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.818%)  route 0.264ns (65.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.264     1.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.116     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.982%)  route 0.300ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.300     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y103        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.982%)  route 0.300ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.300     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y103        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y90    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y92    design_1_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y92    design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X34Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y93    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       59.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.683ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524    63.605    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                         63.605    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 59.683    

Slack (MET) :             59.683ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    63.605    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]
  -------------------------------------------------------------------
                         required time                         63.605    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 59.683    

Slack (MET) :             59.683ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    63.605    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         63.605    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 59.683    

Slack (MET) :             59.683ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    63.605    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         63.605    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 59.683    

Slack (MET) :             59.683ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    63.605    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         63.605    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 59.683    

Slack (MET) :             59.683ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524    63.605    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         63.605    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 59.683    

Slack (MET) :             60.105ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    63.700    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 60.105    

Slack (MET) :             60.105ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    63.700    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 60.105    

Slack (MET) :             60.105ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    63.700    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 60.105    

Slack (MET) :             60.105ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    63.643    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    63.700    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         63.700    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 60.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[5]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.076    -0.465    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/Q
                         net (fo=1, routed)           0.049    -0.359    design_1_i/top_0/inst/inst_pipe/dist_data_reg[1][5]
    SLICE_X113Y59        LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  design_1_i/top_0/inst/inst_pipe/reg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    design_1_i/top_0/inst/inst_i2s/reg_out_reg[8]_0[2]
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.907    -0.808    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.092    -0.468    design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.315    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.071    -0.470    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/Q
                         net (fo=3, routed)           0.126    -0.308    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[12]
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X110Y63        FDRE (Hold_fdre_C_D)         0.071    -0.468    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.070    -0.489    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.336    design_1_i/top_0/inst/inst_i2s/temp_in[11]
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.057    -0.504    design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/Q
                         net (fo=1, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_i2s/reg_in[13]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.494    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.321    design_1_i/top_0/inst/inst_i2s/reg_in[12]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.494    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/Q
                         net (fo=2, routed)           0.126    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[8]
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.076    -0.484    design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[0]
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.059    -0.500    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         65.104      62.949     BUFGCTRL_X0Y17   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         65.104      63.855     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y53    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.953ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 75.953    

Slack (MET) :             75.953ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 75.953    

Slack (MET) :             75.953ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 75.953    

Slack (MET) :             75.953ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 75.953    

Slack (MET) :             75.953ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 75.953    

Slack (MET) :             75.953ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899     3.923    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 75.953    

Slack (MET) :             76.375ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 76.375    

Slack (MET) :             76.375ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 76.375    

Slack (MET) :             76.375ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 76.375    

Slack (MET) :             76.375ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127     0.755    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.879 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.411 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.525 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375     2.900    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124     3.024 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571     3.595    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 76.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[5]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.076    -0.465    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/Q
                         net (fo=1, routed)           0.049    -0.359    design_1_i/top_0/inst/inst_pipe/dist_data_reg[1][5]
    SLICE_X113Y59        LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  design_1_i/top_0/inst/inst_pipe/reg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    design_1_i/top_0/inst/inst_i2s/reg_out_reg[8]_0[2]
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.907    -0.808    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.092    -0.468    design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.315    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.071    -0.470    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/Q
                         net (fo=3, routed)           0.126    -0.308    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[12]
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X110Y63        FDRE (Hold_fdre_C_D)         0.071    -0.468    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.070    -0.489    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.336    design_1_i/top_0/inst/inst_i2s/temp_in[11]
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.057    -0.504    design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/Q
                         net (fo=1, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_i2s/reg_in[13]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.494    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.321    design_1_i/top_0/inst/inst_i2s/reg_in[12]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.494    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/Q
                         net (fo=2, routed)           0.126    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[8]
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.076    -0.484    design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[0]
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.059    -0.500    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y17   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y53    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y63    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X113Y60    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y61    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899   248.063    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524   258.912    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                        258.912    
                         arrival time                        -248.063    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899   248.063    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524   258.912    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]
  -------------------------------------------------------------------
                         required time                        258.912    
                         arrival time                        -248.063    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899   248.063    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524   258.912    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                        258.912    
                         arrival time                        -248.063    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899   248.063    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524   258.912    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                        258.912    
                         arrival time                        -248.063    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899   248.063    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524   258.912    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                        258.912    
                         arrival time                        -248.063    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899   248.063    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524   258.912    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                        258.912    
                         arrival time                        -248.063    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571   247.736    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429   259.007    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                        259.007    
                         arrival time                        -247.736    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571   247.736    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429   259.007    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                        259.007    
                         arrival time                        -247.736    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571   247.736    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429   259.007    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                        259.007    
                         arrival time                        -247.736    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 243.312 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864   243.312    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456   243.768 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127   244.896    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124   245.020 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000   245.020    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   245.552 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.552    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.666 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375   247.040    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124   247.164 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571   247.736    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684   258.955    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429   259.007    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                        259.007    
                         arrival time                        -247.736    
  -------------------------------------------------------------------
                         slack                                 11.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[5]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.076    -0.338    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/Q
                         net (fo=1, routed)           0.049    -0.359    design_1_i/top_0/inst/inst_pipe/dist_data_reg[1][5]
    SLICE_X113Y59        LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  design_1_i/top_0/inst/inst_pipe/reg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    design_1_i/top_0/inst/inst_i2s/reg_out_reg[8]_0[2]
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.907    -0.808    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.127    -0.433    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.092    -0.341    design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.315    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.071    -0.343    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/Q
                         net (fo=3, routed)           0.126    -0.308    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[12]
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.127    -0.412    
    SLICE_X110Y63        FDRE (Hold_fdre_C_D)         0.071    -0.341    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.127    -0.432    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.070    -0.362    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.336    design_1_i/top_0/inst/inst_i2s/temp_in[11]
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.127    -0.434    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.057    -0.377    design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/Q
                         net (fo=1, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_i2s/reg_in[13]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.367    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.321    design_1_i/top_0/inst/inst_i2s/reg_in[12]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.367    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/Q
                         net (fo=2, routed)           0.126    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[8]
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.127    -0.433    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.076    -0.357    design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[0]
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.127    -0.432    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.059    -0.373    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899    69.027    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                         -69.027    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899    69.027    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                         -69.027    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899    69.027    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                         -69.027    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899    69.027    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                         -69.027    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899    69.027    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDSE (Setup_fdse_C_S)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                         -69.027    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             10.849ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.751ns  (logic 1.350ns (28.417%)  route 3.401ns (71.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.899    69.027    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X112Y59        FDRE (Setup_fdre_C_R)       -0.524    79.875    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         79.875    
                         arrival time                         -69.027    
  -------------------------------------------------------------------
                         slack                                 10.849    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571    68.699    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                         -68.699    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571    68.699    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                         -68.699    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571    68.699    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                         -68.699    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        4.423ns  (logic 1.350ns (30.521%)  route 3.073ns (69.479%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 64.276 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    64.276    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.456    64.732 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][1]/Q
                         net (fo=6, routed)           1.127    65.859    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[0][1]
    SLICE_X109Y59        LUT2 (Prop_lut2_I0_O)        0.124    65.983 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8/O
                         net (fo=1, routed)           0.000    65.983    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_8_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.515 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.515    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.629 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[3]
                         net (fo=17, routed)          1.375    68.004    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_0
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.124    68.128 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1/O
                         net (fo=13, routed)          0.571    68.699    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[1][15]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.684    79.919    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y59        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X110Y59        FDRE (Setup_fdre_C_R)       -0.429    79.970    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                         -68.699    
  -------------------------------------------------------------------
                         slack                                 11.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[5]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.076    -0.338    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y59        FDSE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][5]/Q
                         net (fo=1, routed)           0.049    -0.359    design_1_i/top_0/inst/inst_pipe/dist_data_reg[1][5]
    SLICE_X113Y59        LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  design_1_i/top_0/inst/inst_pipe/reg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    design_1_i/top_0/inst/inst_i2s/reg_out_reg[8]_0[2]
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.907    -0.808    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y59        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.127    -0.433    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.092    -0.341    design_1_i/top_0/inst/inst_i2s/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.315    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.071    -0.343    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/Q
                         net (fo=3, routed)           0.126    -0.308    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[12]
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.127    -0.412    
    SLICE_X110Y63        FDRE (Hold_fdre_C_D)         0.071    -0.341    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.127    -0.432    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.070    -0.362    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.336    design_1_i/top_0/inst/inst_i2s/temp_in[11]
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.127    -0.434    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.057    -0.377    design_1_i/top_0/inst/inst_i2s/reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[13]/Q
                         net (fo=1, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_i2s/reg_in[13]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.367    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.321    design_1_i/top_0/inst/inst_i2s/reg_in[12]
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.047    -0.367    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/Q
                         net (fo=2, routed)           0.126    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[8]
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.127    -0.433    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.076    -0.357    design_1_i/top_0/inst/inst_i2s/reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.111    -0.322    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[0]
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X108Y60        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.127    -0.432    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.059    -0.373    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.051    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.597ns  (logic 1.485ns (26.527%)  route 4.112ns (73.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.112     5.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X36Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.475     2.654    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.510ns (27.650%)  route 3.951ns (72.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.951     5.461    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X40Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.478     2.657    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.489ns (27.594%)  route 3.907ns (72.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.907     5.396    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y94         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.479     2.658    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.776ns  (logic 1.569ns (32.857%)  route 3.207ns (67.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.207     4.776    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X38Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.477     2.656    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 0.124ns (7.868%)  route 1.452ns (92.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.452     1.452    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.576 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.576    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.473     2.652    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.045ns (7.329%)  route 0.569ns (92.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.569     0.569    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.614 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.614    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.819     1.185    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.336ns (18.133%)  route 1.518ns (81.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.518     1.854    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X38Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.822     1.188    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.084ns  (logic 0.257ns (12.312%)  route 1.828ns (87.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.828     2.084    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y94         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.824     1.190    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.278ns (12.951%)  route 1.866ns (87.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.866     2.144    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X40Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.191ns  (logic 0.252ns (11.525%)  route 1.938ns (88.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.938     2.191    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X36Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.820     1.186    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 3.956ns (42.944%)  route 5.256ns (57.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.652     2.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.256     8.658    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.159 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.159    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 3.946ns (43.990%)  route 5.024ns (56.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.652     2.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.024     8.426    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.916 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.916    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.175ns (50.889%)  route 4.029ns (49.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.652     2.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.029     7.394    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.756    11.150 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.150    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.174ns (56.226%)  route 3.249ns (43.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.652     2.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.249     6.614    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.755    10.369 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.369    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.464ns (58.835%)  route 1.024ns (41.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.556     0.892    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.024     2.044    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.336     3.380 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.380    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.462ns (49.632%)  route 1.484ns (50.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.556     0.892    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.484     2.504    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.838 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.838    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.230ns  (logic 1.332ns (41.253%)  route 1.897ns (58.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.556     0.892    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.897     2.930    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.121 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.121    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.342ns (39.415%)  route 2.063ns (60.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.556     0.892    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.063     3.096    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.298 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.298    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    42.165 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    43.450    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    35.691 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    37.897    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    37.998 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         3.166    41.164    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    44.692 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    44.692    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.697ns  (logic 5.505ns (47.062%)  route 6.192ns (52.938%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.646     0.270    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X107Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.394 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.338     0.733    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.313 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.313    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.740 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.942     2.682    design_1_i/top_0/inst/inst_i2s/abs_data0[12]
    SLICE_X110Y63        LUT3 (Prop_lut3_I0_O)        0.306     2.988 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           4.265     7.253    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.612    10.865 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.865    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 5.400ns (46.640%)  route 6.178ns (53.360%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.646     0.270    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X107Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.394 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.338     0.733    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.313 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.313    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.763 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.667     2.429    design_1_i/top_0/inst/inst_i2s/abs_data0[13]
    SLICE_X110Y63        LUT3 (Prop_lut3_I0_O)        0.299     2.728 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           4.526     7.254    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.491    10.745 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.745    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.629ns  (logic 4.026ns (37.881%)  route 6.602ns (62.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y58        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           6.602     6.230    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570     9.801 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.801    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 4.044ns (38.523%)  route 6.454ns (61.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y58        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           6.454     6.082    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     9.670 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.670    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.058ns (42.246%)  route 5.548ns (57.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y57        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           5.548     5.175    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     8.777 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.777    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 5.810ns (63.756%)  route 3.303ns (36.244%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.646     0.270    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X107Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.394 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.338     0.733    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.313 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.313    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.875 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.505     2.380    design_1_i/top_0/inst/inst_i2s/abs_data0[14]
    SLICE_X110Y63        LUT3 (Prop_lut3_I0_O)        0.332     2.712 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           1.813     4.525    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.756     8.281 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.281    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 3.997ns (58.684%)  route 2.814ns (41.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=11, routed)          2.814     2.438    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.980 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.980    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.247ns  (logic 3.997ns (63.983%)  route 2.250ns (36.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           2.250     1.874    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.415 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.415    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.035ns (66.336%)  route 2.048ns (33.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           2.048     1.672    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.251 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.251    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.392ns (80.616%)  route 0.335ns (19.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y60        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           0.335    -0.075    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.153 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.153    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.421ns (73.174%)  route 0.521ns (26.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           0.521     0.087    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.367 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.367    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.383ns (69.809%)  route 0.598ns (30.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           0.598     0.165    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.407 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.407    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.511ns (71.292%)  route 0.608ns (28.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.631    -0.577    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=4, routed)           0.230    -0.206    design_1_i/top_0/inst/inst_i2s/Q[15]
    SLICE_X110Y63        LUT3 (Prop_lut3_I2_O)        0.051    -0.155 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           0.379     0.224    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.319     1.543 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.543    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.383ns (62.828%)  route 0.818ns (37.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=11, routed)          0.818     0.384    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.626 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.626    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.378ns (43.129%)  route 1.817ns (56.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/Q
                         net (fo=3, routed)           0.225    -0.210    design_1_i/top_0/inst/inst_i2s/Q[13]
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.045    -0.165 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           1.592     1.428    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.192     2.620 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.620    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.498ns (46.260%)  route 1.740ns (53.740%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/Q
                         net (fo=3, routed)           0.276    -0.158    design_1_i/top_0/inst/inst_i2s/Q[12]
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.045    -0.113 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           1.464     1.351    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.312     2.662 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.662    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.618ns  (logic 1.443ns (39.891%)  route 2.175ns (60.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y57        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           2.175     1.743    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.045 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.045    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.089ns  (logic 1.429ns (34.956%)  route 2.660ns (65.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y58        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           2.660     2.228    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     3.517 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     32.552    32.552 f  
    K17                                               0.000    32.552 f  sysclk (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    34.027 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.312    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    27.553 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    29.759    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.860 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         3.166    33.026    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    36.554 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    36.554    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.697ns  (logic 5.505ns (47.062%)  route 6.192ns (52.938%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.646     0.270    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X107Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.394 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.338     0.733    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.313 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.313    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.740 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.942     2.682    design_1_i/top_0/inst/inst_i2s/abs_data0[12]
    SLICE_X110Y63        LUT3 (Prop_lut3_I0_O)        0.306     2.988 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           4.265     7.253    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.612    10.865 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.865    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 5.400ns (46.640%)  route 6.178ns (53.360%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.646     0.270    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X107Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.394 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.338     0.733    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.313 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.313    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.763 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.667     2.429    design_1_i/top_0/inst/inst_i2s/abs_data0[13]
    SLICE_X110Y63        LUT3 (Prop_lut3_I0_O)        0.299     2.728 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           4.526     7.254    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.491    10.745 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.745    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.629ns  (logic 4.026ns (37.881%)  route 6.602ns (62.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y58        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           6.602     6.230    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570     9.801 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.801    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 4.044ns (38.523%)  route 6.454ns (61.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y58        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           6.454     6.082    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     9.670 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.670    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.058ns (42.246%)  route 5.548ns (57.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.864    -0.828    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y57        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           5.548     5.175    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     8.777 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.777    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 5.810ns (63.756%)  route 3.303ns (36.244%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.646     0.270    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X107Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.394 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.338     0.733    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.313 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.313    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.875 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.505     2.380    design_1_i/top_0/inst/inst_i2s/abs_data0[14]
    SLICE_X110Y63        LUT3 (Prop_lut3_I0_O)        0.332     2.712 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           1.813     4.525    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.756     8.281 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.281    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 3.997ns (58.684%)  route 2.814ns (41.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=11, routed)          2.814     2.438    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.980 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.980    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.247ns  (logic 3.997ns (63.983%)  route 2.250ns (36.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           2.250     1.874    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.415 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.415    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.035ns (66.336%)  route 2.048ns (33.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.860    -0.832    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           2.048     1.672    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.251 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.251    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.392ns (80.616%)  route 0.335ns (19.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.634    -0.574    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y60        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           0.335    -0.075    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.153 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.153    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.421ns (73.174%)  route 0.521ns (26.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           0.521     0.087    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.367 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.367    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.383ns (69.809%)  route 0.598ns (30.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.633    -0.575    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=6, routed)           0.598     0.165    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.407 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.407    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.511ns (71.292%)  route 0.608ns (28.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.631    -0.577    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=4, routed)           0.230    -0.206    design_1_i/top_0/inst/inst_i2s/Q[15]
    SLICE_X110Y63        LUT3 (Prop_lut3_I2_O)        0.051    -0.155 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           0.379     0.224    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.319     1.543 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.543    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.383ns (62.828%)  route 0.818ns (37.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y63        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=11, routed)          0.818     0.384    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.626 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.626    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.378ns (43.129%)  route 1.817ns (56.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[13]/Q
                         net (fo=3, routed)           0.225    -0.210    design_1_i/top_0/inst/inst_i2s/Q[13]
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.045    -0.165 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           1.592     1.428    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.192     2.620 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.620    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.498ns (46.260%)  route 1.740ns (53.740%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.632    -0.576    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/Q
                         net (fo=3, routed)           0.276    -0.158    design_1_i/top_0/inst/inst_i2s/Q[12]
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.045    -0.113 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           1.464     1.351    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.312     2.662 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.662    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.618ns  (logic 1.443ns (39.891%)  route 2.175ns (60.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y57        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           2.175     1.743    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.045 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.045    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.089ns  (logic 1.429ns (34.956%)  route 2.660ns (65.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.635    -0.573    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y58        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           2.660     2.228    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     3.517 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K17                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    26.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    20.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    22.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    22.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    24.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.654ns (30.016%)  route 3.857ns (69.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  rst_IBUF_inst/O
                         net (fo=83, routed)          2.708     4.238    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          1.149     5.511    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.683    -1.462    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.654ns (30.016%)  route 3.857ns (69.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  rst_IBUF_inst/O
                         net (fo=83, routed)          2.708     4.238    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          1.149     5.511    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.683    -1.462    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.654ns (30.016%)  route 3.857ns (69.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  rst_IBUF_inst/O
                         net (fo=83, routed)          2.708     4.238    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          1.149     5.511    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.683    -1.462    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.292ns (39.829%)  route 0.441ns (60.171%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.441     0.688    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.045     0.733 r  design_1_i/top_0/inst/inst_i2s/temp_in[8]_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/top_0/inst/inst_i2s/temp_in[8]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.292ns (38.723%)  route 0.462ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.462     0.709    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.045     0.754 r  design_1_i/top_0/inst/inst_i2s/temp_in[14]_i_1/O
                         net (fo=1, routed)           0.000     0.754    design_1_i/top_0/inst/inst_i2s/temp_in[14]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.293ns (38.804%)  route 0.462ns (61.196%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.462     0.709    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.046     0.755 r  design_1_i/top_0/inst/inst_i2s/temp_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.755    design_1_i/top_0/inst/inst_i2s/temp_in[6]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.247ns (31.175%)  route 0.545ns (68.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.545     0.792    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.292ns (35.969%)  route 0.519ns (64.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.519     0.766    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.045     0.811 r  design_1_i/top_0/inst/inst_i2s/temp_in[9]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/top_0/inst/inst_i2s/temp_in[9]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.292ns (35.876%)  route 0.522ns (64.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.522     0.768    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT3 (Prop_lut3_I0_O)        0.045     0.813 r  design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.813    design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.292ns (35.831%)  route 0.523ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.523     0.769    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.045     0.814 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_2/O
                         net (fo=1, routed)           0.000     0.814    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_2_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.294ns (35.989%)  route 0.523ns (64.011%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.523     0.769    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.047     0.816 r  design_1_i/top_0/inst/inst_i2s/temp_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.816    design_1_i/top_0/inst/inst_i2s/temp_in[7]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.292ns (35.565%)  route 0.529ns (64.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.529     0.776    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.045     0.821 r  design_1_i/top_0/inst/inst_i2s/temp_in[11]_i_1/O
                         net (fo=1, routed)           0.000     0.821    design_1_i/top_0/inst/inst_i2s/temp_in[11]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.293ns (35.643%)  route 0.529ns (64.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.529     0.776    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.046     0.822 r  design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.822    design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.759ns  (logic 1.654ns (28.725%)  route 4.104ns (71.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.048     4.578    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X107Y59        LUT1 (Prop_lut1_I0_O)        0.124     4.702 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=17, routed)          1.056     5.759    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.685    -1.460    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X112Y58        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.654ns (30.016%)  route 3.857ns (69.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  rst_IBUF_inst/O
                         net (fo=83, routed)          2.708     4.238    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          1.149     5.511    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.683    -1.462    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.654ns (30.016%)  route 3.857ns (69.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  rst_IBUF_inst/O
                         net (fo=83, routed)          2.708     4.238    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          1.149     5.511    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.683    -1.462    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.654ns (30.016%)  route 3.857ns (69.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  rst_IBUF_inst/O
                         net (fo=83, routed)          2.708     4.238    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          1.149     5.511    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         1.683    -1.462    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.292ns (39.829%)  route 0.441ns (60.171%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.441     0.688    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.045     0.733 r  design_1_i/top_0/inst/inst_i2s/temp_in[8]_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/top_0/inst/inst_i2s/temp_in[8]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[8]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.292ns (38.723%)  route 0.462ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.462     0.709    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.045     0.754 r  design_1_i/top_0/inst/inst_i2s/temp_in[14]_i_1/O
                         net (fo=1, routed)           0.000     0.754    design_1_i/top_0/inst/inst_i2s/temp_in[14]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.293ns (38.804%)  route 0.462ns (61.196%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.462     0.709    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.046     0.755 r  design_1_i/top_0/inst/inst_i2s/temp_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.755    design_1_i/top_0/inst/inst_i2s/temp_in[6]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.247ns (31.175%)  route 0.545ns (68.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.545     0.792    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.901    -0.814    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X107Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.292ns (35.969%)  route 0.519ns (64.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.519     0.766    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.045     0.811 r  design_1_i/top_0/inst/inst_i2s/temp_in[9]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/top_0/inst/inst_i2s/temp_in[9]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.292ns (35.876%)  route 0.522ns (64.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.522     0.768    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT3 (Prop_lut3_I0_O)        0.045     0.813 r  design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.813    design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.292ns (35.831%)  route 0.523ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.523     0.769    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.045     0.814 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_2/O
                         net (fo=1, routed)           0.000     0.814    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_2_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.294ns (35.989%)  route 0.523ns (64.011%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.523     0.769    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y62        LUT4 (Prop_lut4_I0_O)        0.047     0.816 r  design_1_i/top_0/inst/inst_i2s/temp_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.816    design_1_i/top_0/inst/inst_i2s/temp_in[7]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.904    -0.811    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y62        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.292ns (35.565%)  route 0.529ns (64.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.529     0.776    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.045     0.821 r  design_1_i/top_0/inst/inst_i2s/temp_in[11]_i_1/O
                         net (fo=1, routed)           0.000     0.821    design_1_i/top_0/inst/inst_i2s/temp_in[11]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[11]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.293ns (35.643%)  route 0.529ns (64.357%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.529     0.776    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.046     0.822 r  design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.822    design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.809    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y61        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/C





