# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 992222684 # Weave simulation time
 time: # Simulator time breakdown
  init: 45778447383572
  bound: 61325451309
  weave: 35260877823
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8291 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 82910730 # Simulated unhalted cycles
   cCycles: 9186077 # Cycles due to contention stalls
   instrs: 100011970 # Simulated instructions
   uops: 132229215 # Retired micro-ops
   bbls: 1458115 # Basic blocks
   approxInstrs: 967664 # Instrs with approx uop decoding
   mispredBranches: 1055 # Mispredicted branches
   condBranches: 120272 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6773909 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4032916 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1383 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1172 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 170322 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37116682 # Filtered GETS hits
   fhGETX: 9788744 # Filtered GETX hits
   hGETS: 5086428 # GETS hits
   hGETX: 1419861 # GETX hits
   mGETS: 621306 # GETS misses
   mGETXIM: 141063 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 80293 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 59772738 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 240764 # GETS hits
   hGETX: 3 # GETX hits
   mGETS: 381925 # GETS misses
   mGETXIM: 141060 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 555861 # Clean evictions (from lower level)
   PUTX: 125704 # Dirty evictions (from lower level)
   INV: 165606 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 52305540 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 62929 # GETS hits
   hGETX: 18346 # GETX hits
   mGETS: 318996 # GETS misses
   mGETXIM: 122714 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 255267 # Clean evictions (from lower level)
   PUTX: 98157 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 39753900 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 110517 # Read requests
   wr: 31275 # Write requests
   rdlat: 16245708 # Total latency experienced by read requests
   wrlat: 5099292 # Total latency experienced by write requests
   rdhits: 32 # Read row hits
   wrhits: 69 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 4
    13: 73427
    14: 14536
    15: 5827
    16: 1478
    17: 5045
    18: 1992
    19: 1509
    20: 518
    21: 311
    22: 840
    23: 119
    24: 515
    25: 2654
    26: 564
    27: 59
    28: 61
    29: 52
    30: 46
    31: 52
    32: 51
    33: 43
    34: 50
    35: 79
    36: 62
    37: 62
    38: 50
    39: 61
    40: 71
    41: 52
    42: 64
    43: 54
    44: 35
    45: 20
    46: 10
    47: 26
    48: 31
    49: 21
    50: 10
    51: 10
    52: 7
    53: 3
    54: 6
    55: 14
    56: 8
    57: 3
    58: 0
    59: 3
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 110793 # Read requests
   wr: 31130 # Write requests
   rdlat: 16268285 # Total latency experienced by read requests
   wrlat: 5053683 # Total latency experienced by write requests
   rdhits: 38 # Read row hits
   wrhits: 68 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 6
    13: 73772
    14: 14542
    15: 5740
    16: 1454
    17: 5060
    18: 1982
    19: 1597
    20: 475
    21: 380
    22: 869
    23: 111
    24: 459
    25: 2635
    26: 561
    27: 32
    28: 63
    29: 73
    30: 66
    31: 61
    32: 48
    33: 51
    34: 55
    35: 51
    36: 63
    37: 51
    38: 65
    39: 54
    40: 59
    41: 60
    42: 63
    43: 38
    44: 28
    45: 17
    46: 15
    47: 27
    48: 28
    49: 22
    50: 13
    51: 6
    52: 11
    53: 5
    54: 4
    55: 8
    56: 4
    57: 2
    58: 2
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 110436 # Read requests
   wr: 31195 # Write requests
   rdlat: 16248046 # Total latency experienced by read requests
   wrlat: 5086786 # Total latency experienced by write requests
   rdhits: 56 # Read row hits
   wrhits: 74 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 4
    13: 73452
    14: 14488
    15: 5710
    16: 1522
    17: 4980
    18: 1912
    19: 1544
    20: 507
    21: 357
    22: 875
    23: 171
    24: 456
    25: 2662
    26: 559
    27: 38
    28: 66
    29: 66
    30: 64
    31: 67
    32: 49
    33: 52
    34: 54
    35: 79
    36: 68
    37: 55
    38: 60
    39: 64
    40: 69
    41: 52
    42: 61
    43: 55
    44: 27
    45: 21
    46: 17
    47: 25
    48: 36
    49: 19
    50: 14
    51: 8
    52: 11
    53: 5
    54: 5
    55: 13
    56: 5
    57: 5
    58: 3
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 109963 # Read requests
   wr: 31089 # Write requests
   rdlat: 16150089 # Total latency experienced by read requests
   wrlat: 5046838 # Total latency experienced by write requests
   rdhits: 59 # Read row hits
   wrhits: 40 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 72998
    14: 14591
    15: 5806
    16: 1402
    17: 4999
    18: 1995
    19: 1556
    20: 466
    21: 363
    22: 855
    23: 171
    24: 462
    25: 2627
    26: 587
    27: 48
    28: 51
    29: 62
    30: 44
    31: 52
    32: 45
    33: 40
    34: 46
    35: 51
    36: 60
    37: 53
    38: 64
    39: 52
    40: 60
    41: 55
    42: 51
    43: 49
    44: 29
    45: 12
    46: 18
    47: 30
    48: 36
    49: 16
    50: 13
    51: 6
    52: 4
    53: 5
    54: 7
    55: 9
    56: 4
    57: 5
    58: 3
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8291
  rqSzHist: # Run queue size histogram
   0: 8291
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 82910730
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100011970
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
