<stg><name>guitar_effects_Pipeline_LPF_Loop</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %sext_ln67_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln67

]]></Node>
<StgValue><ssdm name="sext_ln67_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="10">
<![CDATA[
newFuncRoot:3 %sext_ln67_cast = sext i10 %sext_ln67_read

]]></Node>
<StgValue><ssdm name="sext_ln67_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i = load i9 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:1 %icmp_ln173 = icmp_eq  i9 %i, i9 441

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:3 %add_ln173 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln173 = br i1 %icmp_ln173, void %for.inc.i.split, void %for.end.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="9">
<![CDATA[
for.inc.i.split:4 %zext_ln176 = zext i9 %i

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:5 %add_ln176 = add i11 %zext_ln176, i11 %sext_ln67_cast

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:39 %store_ln173 = store i9 %add_ln173, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="55" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="56" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="58" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="59" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="60" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="61" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="62" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="63" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="64" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="65" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="66" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:6 %coeff_index = srem i11 %add_ln176, i11 441

]]></Node>
<StgValue><ssdm name="coeff_index"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9">
<![CDATA[
for.inc.i.split:7 %trunc_ln177 = trunc i9 %coeff_index

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:8 %zext_ln177 = zext i9 %trunc_ln177

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:9 %compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="compression_buffer_addr"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:10 %compression_buffer_load = load i9 %compression_buffer_addr

]]></Node>
<StgValue><ssdm name="compression_buffer_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="71" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:1 %zext_ln173 = zext i9 %i

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:10 %compression_buffer_load = load i9 %compression_buffer_addr

]]></Node>
<StgValue><ssdm name="compression_buffer_load"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:12 %lpf_coefficients_addr = getelementptr i32 %lpf_coefficients, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="lpf_coefficients_addr"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:13 %lpf_coefficients_load = load i9 %lpf_coefficients_addr

]]></Node>
<StgValue><ssdm name="lpf_coefficients_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="75" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:11 %conv_i = sitofp i32 %compression_buffer_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:13 %lpf_coefficients_load = load i9 %lpf_coefficients_addr

]]></Node>
<StgValue><ssdm name="lpf_coefficients_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="77" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:11 %conv_i = sitofp i32 %compression_buffer_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="78" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:11 %conv_i = sitofp i32 %compression_buffer_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.i.exitStub:0 %ret_load = load i32 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %ret_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="79" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %ret_load_1 = load i32 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:11 %conv_i = sitofp i32 %compression_buffer_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:15 %conv8_i = sitofp i32 %ret_load_1

]]></Node>
<StgValue><ssdm name="conv8_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="82" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:11 %conv_i = sitofp i32 %compression_buffer_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:15 %conv8_i = sitofp i32 %ret_load_1

]]></Node>
<StgValue><ssdm name="conv8_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="84" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:11 %conv_i = sitofp i32 %compression_buffer_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="85" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:15 %conv8_i = sitofp i32 %ret_load_1

]]></Node>
<StgValue><ssdm name="conv8_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="86" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:14 %mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="87" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:15 %conv8_i = sitofp i32 %ret_load_1

]]></Node>
<StgValue><ssdm name="conv8_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="88" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:14 %mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:15 %conv8_i = sitofp i32 %ret_load_1

]]></Node>
<StgValue><ssdm name="conv8_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="90" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:14 %mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="91" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:15 %conv8_i = sitofp i32 %ret_load_1

]]></Node>
<StgValue><ssdm name="conv8_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="92" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:14 %mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="93" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:16 %dc = fadd i32 %conv8_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="94" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:16 %dc = fadd i32 %conv8_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="95" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:16 %dc = fadd i32 %conv8_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="96" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:16 %dc = fadd i32 %conv8_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="97" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:16 %dc = fadd i32 %conv8_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="98" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:17 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="99" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:18 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="100" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:19 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="101" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
for.inc.i.split:20 %p_Result_8 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="102" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
for.inc.i.split:23 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="103" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:24 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="104" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc.i.split:25 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="105" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:26 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="106" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
for.inc.i.split:27 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="107" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc.i.split:28 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="108" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc.i.split:21 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_8, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="109" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="79" op_0_bw="25">
<![CDATA[
for.inc.i.split:22 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:29 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="111" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="79" op_0_bw="32">
<![CDATA[
for.inc.i.split:30 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="112" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc.i.split:31 %r_V = lshr i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="113" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc.i.split:32 %r_V_2 = shl i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="114" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc.i.split:33 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1">
<![CDATA[
for.inc.i.split:34 %zext_ln818 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="116" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:35 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_2, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="117" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:36 %val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="118" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:2 %specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 15, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln174"/></StgValue>
</operation>

<operation id="119" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln173"/></StgValue>
</operation>

<operation id="120" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:37 %result_V_3 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="121" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:38 %result_V = select i1 %p_Result_s, i32 %result_V_3, i32 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="122" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:40 %store_ln173 = store i32 %result_V, i32 %ret

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="123" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:41 %br_ln173 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
