Vivado Simulator 2018.1
Time resolution is 1 ps
Block Memory Generator module tb_TOP.fpga_top.mcu_wrapper.MCU_i.localmemory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
