// Seed: 1157399727
module module_0 #(
    parameter id_32 = 32'd79
) (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output wand id_7,
    input supply0 id_8,
    output wire id_9,
    input supply0 id_10,
    input wor id_11
    , _id_32,
    input supply1 id_12,
    input supply0 id_13,
    output tri id_14,
    input tri id_15,
    output uwire id_16,
    input wor id_17,
    input wire id_18,
    input wand id_19,
    input wand id_20,
    output tri0 id_21,
    output tri0 id_22,
    output wor id_23,
    input tri id_24,
    input wand id_25,
    output tri1 id_26,
    output wor id_27,
    input wand id_28,
    output tri1 id_29,
    input wand id_30
);
  assign id_26 = -1;
  logic id_33;
  ;
  assign id_22 = 1;
  localparam id_34 = "";
  assign id_9 = {1, id_17};
  wire id_35;
  assign id_7 = -1;
  genvar id_36;
  logic [1  +  1 : id_32] id_37;
  wire id_38;
  final $unsigned(90);
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output tri id_6
);
  assign id_2#(
      .id_1(""),
      .id_3(1)
  ) = (1'd0) ? 1 : -1;
  logic id_8;
  ;
  wire id_9;
  always_latch @(posedge -1) begin : LABEL_0
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_2,
      id_0,
      id_2,
      id_4,
      id_1,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_6,
      id_6,
      id_3,
      id_6,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
