####################################################################
# NEVER CHANGE THIS FILE
#
# Definitions of register values and partial register values.
#
####################################################################
HEADER
DESCRIPTION This is the ASIC register definition for the CTargetC ASIC.
RESPONSIBLE_AUTHOR Adrian Zink
NUM_REGISTERS 0x5d
##############################################################################################
# Setting layout: All fields must be filled, use 0 for default value.
# The uint*_t fields are  given in hexidecimal notation
#
# Field and Type:
# Name       			RegAddr nBits   startBit value    isReadOnly lowerBound upperBound multiplier offset description
# string     			uint8_t uint8_t uint8_t  uint32_t bool       uint32_t   uint32_t   float      float  strings
##############################################################################################
SETTINGS
Unused_0x00  			0x00    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x01  			0x01    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x02  			0x02    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x03  			0x03    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x04  			0x04    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x05  			0x05    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x06  			0x06    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x07  			0x07    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x08  			0x08    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x09  			0x09    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x0a  			0x0a    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x0b  			0x0b    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x0c  			0x0c    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x0d 			0x0d    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x0e 			0x0e    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x0f 			0x0f    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x10 			0x10    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x11 			0x11    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x12 			0x12    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x13 			0x13    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x14 			0x14    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x15 			0x15    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x16 			0x16    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x17 			0x17    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x18 			0x18    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x19 			0x19    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x1a 			0x1a    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x1b 			0x1b    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x1c 			0x1c    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x1d 			0x1d    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x1e 			0x1e    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x1f 			0x1f    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x20 				0x20    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x21 				0x21    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x22 				0x22    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x23 				0x23    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x24 				0x24    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x25 				0x25    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x26 				0x26    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x27 				0x27    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x28 				0x28    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x29 				0x29    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x2a 			0x2a    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x2b 			0x2b    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x2c 			0x2c    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x2d 			0x2d    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x2e 			0x2e    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x2f 			0x2f    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x30 			0x30    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x31 			0x31    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x32 			0x32    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x33 			0x33    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x34 			0x34    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x35 			0x35    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x36				0x36    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x37				0x37    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x38				0x38    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x39				0x39    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x3a				0x3a    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x3b				0x3b    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x3c				0x3c    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x3d				0x3d    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x3e				0x3e    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
Unused_0x3f				0x3f    12      0        0x0    	1          0x0        0xFF      1.0	 	   0.0   # Unused
SSToutFB_Delay			0x40	7		0		 0x0		0          0x0        0x7F		1.0		   0.0	 # Bit pattern, control delay of SST_FB, 000000 corresponds to minimum delay - 111111 to maximum delay,
SSToutFB_SGN			0x40	1		7		 0x0		0          0x0        0x1		1.0		   0.0	 # Sign of SSToutFB delay
SSToutFB_Unused1		0x40	4		8		 0x0		0          0x0        0x0		1.0	   	   0.0	 # Unused bits
SSPinLE_Delay			0x41	6		0		 0x0		0          0x0        0x7F		1.0		   0.0	 # Bit pattern, control delay of SSP leading edge, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x41_0			0x41	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
SSPinLE_SGN			0x41	1		7		 0x0	0          	   0x0        0x1		1.0	   	   0.0   # Bit, select rising(0) or falling(1) edge for leading edge of SSP
Unused_0x41_1			0x41	4		8		 0x0	0              0x0        0xF		1.0		   0.0	 # Unused bits
SSPinTE_Delay			0x42	6		0		 0x0	0              0x0        0xFFF		1.0		   0.0	 # Bit pattern, control delay of SSP trailing edge, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x42_0			0x42	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
SSPinTE_SGN			0x42	1		7		 0x0	0              0x0        0xFFF		1.0		   0.0   # Bit, select rising(0) or falling(1) edge for trailing edge of SSP
Unused_0x42_1			0x42	4		8        0x0	0              0x0        0xFFF		1.0		   0.0	 # Unused bits
WR_STRB2LE_Delay		0x43	6		0		 0x0	0              0x0        0xFFF		1.0		   0.0	 # Bit pattern, control delay of leading edge of second write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x43_0			0x43	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_STRB2LE_SGN			0x43	1		7		 0x0	0          	   0x0        0xFFF		 1.0	   0.0   # Bit, select rising(0) or falling(0) edge for leading edge of second write strobe
Unused_0x43_1			0x43	4		8		 0x0	0          	   0x0        0xFFF		 1.0	   0.0	 # Unused bits
WR_STRB2TE_Delay		0x44	6		0		 0x0	0         	   0x0        0xFFF		 1.0	   0.0	 # Unused bits, control delay of trailing edge of second write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x44_0			0x44	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_STRB2TE_SGN			0x44	1		7		 0x0	0          	   0x0        0xFFF		 1.0	   0.0   # Bit, select rising(0) or falling(0) edge for trailingedge of second write strobe
Unused_0x44_1			0x44	4		8		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Unused bits
WR_ADDR_Incr2LE_Delay		0x45	6		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit pattern, control delay of leading edge of second address selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x45_0			0x45	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_ADDR_Incr2LE_SGN		0x45	1		7		 0x0	0              0x0        0xFFF		 1.0	   0.0   # Bit, select rising(0) or falling(0) edge for leading edge of second adress selection strobe
Unused_0x45_1			0x45	4		8		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Unused bits
WR_ADDR_Incr2TE_Delay		0x46	6		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit pattern, control delay of trailing edge of second address selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x46_0			0x46	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_ADDR_Incr2TE_SGN		0x46	1		7		 0x0	0              0x0        0xFFF		 1.0	   0.0   # Bit, select rising(0) or falling(0) edge for trailing edge of second adress selection strobe
Unused_0x46_1			0x46	4		8		 0x0	0          	   0x0        0xFFF		 1.0       0.0	 # Unused bits
WR_STRB1LE_Delay		0x47	6		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit pattern, control delay of leading edge of first write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x47_0			0x47	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_STRB1LE_SGN			0x47	1		7		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit, select rising(0) or falling(0) edge for leading edge of first write strobe
Unused_0x47_1			0x47	4		8        0x0	0          0x0        0xFFF		 1.0	   0.0	 # Unused bits
WR_STRB1TE_Delay		0x48	6		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit pattern, control delay of trailing edge of first write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x48_0			0x48	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_STRB1TE_SGN			0x48	1		7		 0x0	0              0x0        0xFFF		 1.0	   0.0   # Bit, select rising(0) or falling(0) edge for trailing edge of first write strobe
Unused_0x48_1			0x48	4		8		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Unused bits
WR_ADDR_Incr1LE_Delay		0x49	6		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit pattern, control delay of leading edge of first adress selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x49_0			0x49	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_ADDR_Incr1LE_SGN		0x49	1		7		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit, select rising(0) or falling(0) edge for leading edge of first address selection strobe
Unused_0x49_1			0x49	4		8		 0x0	0              0x0        0xFFF      1.0	   0.0	 # Unused bits
WR_ADDR_Incr1TE_Delay		0x4a	6		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit pattern, control delay of trailing edge of first adress selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x4a_0			0x4a	1		6		 0x0 		0	   0x0 		0x0 		0.0 		0.0 #unused
WR_ADDR_Incr1TE_SGN		0x4a	1		7		 0x0	0              0x0        0xFFF		 1.0       0.0	 # Bit, select rising(0) or falling(0) edge for trailing edge of first address selection strobe
Unused_0x4a_1				0x4a	4		8		 0x0	0          0x0        0xFFF		 1.0	   0.0	 # Unused bits
Unused_0x4b_0				0x4b	2		0		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Unused bits
Cload					0x4b	1		2		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Bit, select additional load capacitor for sampling logic, 0 - 1GHz sampling, 1 - 500MHz sampling
RCO_Gen					0x4b	1		3		 0x0	0              0x0        0xFFF		 1.0	   0.0   # Bit, Disable(0) or Enable(1) RCO (Reconfigurable Concurrent Oscillator) signal generation
MonTimingSEL				0x4b	4		4		 0x0	0              0x0        0xFFF		 1.0       0.0	 # Bit pattern, select output signal, choose between SSPout, SSTout, SSToutFB, SSTPin, RCO and Write Adress strobes
Unused_0x4b_1				0x4b	4		8		 0x0	0              0x0        0xFFF		 1.0	   0.0	 # Unused bits
Vqbuff					0x4c	12      0		 0x0	0              0x0        0xFFF 	 6.104e-4  0.0	 # DAC value, control supply for Qbias and VtrimT. If external source of VadjN or external FB for VadjN source selected -> disable Vqbuff supply by setting to 0
Qbias					0x4d    12      0 		 0x0  0                0x0        0xFFF		 6.104e-4  0.0	 # DAC value, control supply for charge pump of DLL, supplied by Vqbuff, generates VadjN
VtrimT					0x4e	12      0		 0x0 	0              0x0        0xFFF		 6.104e-4  0.0	 # DAC value, control N-side of buffer in SST_FB pass, supplied by Vqbuff
Vbias					0x4f	12      0		 0x4B0	0              0x0        0xFFF		 6.104e-4  0.0	 # DAC value, control supply bias for the first preamp of the data input
VAPbuff					0x50	12      0        0x3D9	0              0x0        0xFFF		 6.104e-4  0.0   # DAC value, control supply bias for VadjP, if external source of VadjP selected -> disable VAPbuff supply by setting to 0
VadjP					0x51	12      0		 0x480	0              0x0        0xFFF	 	 6.104e-4  0.0	 # DAC value, control delay on high to low transition of sampling delay circuit comparator logic and as a result control relative voltage switch point, supplied by VAPbuff
VANbuff					0x52	12      0		 0x426	0              0x0        0xFFF	 	 6.104e-4  0.0   # DAC value, control supply bias for VadjN, if external source of VadjN or internal DLL source selected  > disable VANbuff by setting to 0
VadjN					0x53	12      0		 0x8BB	0          0x0        0xFFF		 6.104e-4	0.0   # DAC value, control delay on low to high transition of sampling delay circuit, supplied by VANbuff. Value is hardcoded on EnableDLLFeeback function in TargerModule.cc. When this function is called this setting it here does not influence the behavior
SBbias					0x54    12      0        0x78E  0              0x0        0xFFF      6.104e-4  0.0   # DAC value, control supply bias for ramp buffer and all compactor biases CMPbias, CMPbias2 and PUbias, supplied by DBbias
Vdischarge				0x55    12      0 		 0x0 	0              0x0        0xFFF		 6.104e-4  0.0	 # DAC value, control starting voltage of ramp, supplied by DBbias
Isel					0x56    12      0		 0x8fc  0              0x0        0xFFF		 0.0	   0.0	 # DAC value, control current to ramp slope circuit, supplied by DBbias
DBbias					0x57    12      0 		 0x690	0              0x0        0xFFF		 6.104e-4  0.0	 # DAC value, control supply bias for SBbias, Isel and Vdischarge
CMPbias2				0x58	12		0		 0x2D6	0              0x0        0xFFF		 0.0	   0.0   # DAC value, control current through ramp comparator logic, supplied by SBbias
PUbias					0x59	12		0		 0xBCA	0              0x0        0xFFF		 0.0	   0.0   # DAC value, control load of pull-up of ramp comparator logic and as a result control relative voltage switch point, supplied by SBbias
CMPbias					0x5a	12		0		 0x654	0              0x0        0xFFF		 0.0	   0.0	 # DAC value, control current through ramp comparator logic, supplied by SBbias
ReadDisable				0x5b 	1		0		 0x0	0		       0x0		  0x1		 0.0	   0.0   # Bit, 1 - Disable Reading, 0 - Normal Operation
Write1Disable			0x5b 	1		1		 0x0	0		       0x0		  0x1		 0.0	   0.0   # Bit, 1 - Disable Writing 1st buffer, 0 - Normal Operation
Write2Disable			0x5b 	1		2		 0x0	0		       0x0		  0x1		 0.0	   0.0   # Bit, 1 - Disable Writing 2nd buffer, 0 - Normal Operation
ShiftRegisterOut		0x5b 	2		3		 0x0	0		       0x0		  0x3		 0.0	   0.0   # Bit pattern, 00 or 10 - Programming Register, 01 - Read Address Shift Out, 11 - Sample Select Shift Out
ShiftOut_Unused			0x5b 	7		5		 0x0	0		       0x0		  0x0		 0.0	   0.0   # Unused
Test_Output				0x5c	12		0		 0x555	0              0x0        0xFFF		 1.0	   0.0	  # Test output value, sent instead of data if select_any signal is 0
