#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jul 28 15:22:44 2017
# Process ID: 9836
# Current directory: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.runs/synth_1
# Command line: vivado.exe -log ESP8266_Config.vds -mode batch -messageDb vivado.pb -notrace -source ESP8266_Config.tcl
# Log file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.runs/synth_1/ESP8266_Config.vds
# Journal file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ESP8266_Config.tcl -notrace
Command: synth_design -top ESP8266_Config -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 296.098 ; gain = 123.445
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] model_sel is already declared in this region [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.srcs/sources_1/ESP8266_Config.vhd:158]
ERROR: [Synth 8-1031] rec_data_en is not declared [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.srcs/sources_1/ESP8266_Config.vhd:231]
ERROR: [Synth 8-1568] actual of formal out port rec_data_en cannot be an expression [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.srcs/sources_1/ESP8266_Config.vhd:231]
ERROR: [Synth 8-1031] n5 is not declared [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.srcs/sources_1/ESP8266_Config.vhd:257]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_2.1/ESP8266_Config_2.1.srcs/sources_1/ESP8266_Config.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 330.211 ; gain = 157.559
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 15:22:50 2017...
