<module name="TPCC0_TPCC0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TPCC0_PID" acronym="TPCC0_PID" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID Scheme:  Used to distinguish between old ID scheme and  current. Spare bit to encode future schemes EDMA uses 'new  scheme' indicated with value of 0x1." range="31 - 30" rwaccess="RO"/> 
		<bitfield id="RES1" width="2" begin="29" end="28" resetval="0x0" description="RESERVE FIELD" range="29 - 28" rwaccess="RO"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1" description="Function indicates a software compatible module family." range="27 - 16" rwaccess="RO"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x21" description="RTL Version" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x3" description="Major Revision" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision field:  Not used on this version of EDMA." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_CCCFG" acronym="TPCC0_CCCFG" offset="0x4" width="32" description="">
		<bitfield id="RES2" width="6" begin="31" end="26" resetval="0x0" description="RESERVE FIELD" range="31 - 26" rwaccess="RO"/> 
		<bitfield id="MPEXIST" width="1" begin="25" end="25" resetval="0x0" description="Memory Protection Existence MPEXIST = 0 : No memory  protection. MPEXIST = 1 : Memory Protection logic included." range="25" rwaccess="RO"/> 
		<bitfield id="CHMAPEXIST" width="1" begin="24" end="24" resetval="0x0" description="Channel Mapping Existence CHMAPEXIST = 0 : No Channel  mapping. CHMAPEXIST = 1 : Channel mapping logic included." range="24" rwaccess="RO"/> 
		<bitfield id="RES3" width="2" begin="23" end="22" resetval="0x0" description="RESERVE FIELD" range="23 - 22" rwaccess="RO"/> 
		<bitfield id="NUMREGN" width="2" begin="21" end="20" resetval="0x2" description="Number of MP and Shadow regions" range="21 - 20" rwaccess="RO"/> 
		<bitfield id="RES4" width="1" begin="19" end="19" resetval="0x0" description="RESERVE FIELD" range="19" rwaccess="RO"/> 
		<bitfield id="NUMTC" width="3" begin="18" end="16" resetval="0x1" description="Number of Queues/Number of TCs" range="18 - 16" rwaccess="RO"/> 
		<bitfield id="RES5" width="1" begin="15" end="15" resetval="0x0" description="RESERVE FIELD" range="15" rwaccess="RO"/> 
		<bitfield id="NUMPAENTRY" width="3" begin="14" end="12" resetval="0x3" description="Number of PaRAM entries" range="14 - 12" rwaccess="RO"/> 
		<bitfield id="RES6" width="1" begin="11" end="11" resetval="0x0" description="RESERVE FIELD" range="11" rwaccess="RO"/> 
		<bitfield id="NUMINTCH" width="3" begin="10" end="8" resetval="0x4" description="Number of Interrupt Channels" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="RES7" width="1" begin="7" end="7" resetval="0x0" description="RESERVE FIELD" range="7" rwaccess="RO"/> 
		<bitfield id="NUMQDMACH" width="3" begin="6" end="4" resetval="0x4" description="Number of QDMA Channels" range="6 - 4" rwaccess="RO"/> 
		<bitfield id="RES8" width="1" begin="3" end="3" resetval="0x0" description="RESERVE FIELD" range="3" rwaccess="RO"/> 
		<bitfield id="NUMDMACH" width="3" begin="2" end="0" resetval="0x5" description="Number of DMA Channels" range="2 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QCHMAPN" acronym="TPCC0_QCHMAPN" offset="0x200" width="32" description="">
		<bitfield id="RES10" width="18" begin="31" end="14" resetval="0x0" description="RESERVE FIELD" range="31 - 14" rwaccess="RO"/> 
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for QDMA Channel N." range="13 - 5" rwaccess="RW"/> 
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM  Entry defined by PAENTRY. A write to the trigger word  results in a QDMA Event being recognized." range="4 - 2" rwaccess="RW"/>
	</register>
	<register id="TPCC0_DMAQNUMN" acronym="TPCC0_DMAQNUMN" offset="0x240" width="32" description="">
		<bitfield id="RES11" width="1" begin="31" end="31" resetval="0x0" description="RESERVE FIELD" range="31" rwaccess="RO"/> 
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="30 - 28" rwaccess="RW"/> 
		<bitfield id="RES12" width="1" begin="27" end="27" resetval="0x0" description="RESERVE FIELD" range="27" rwaccess="RO"/> 
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="RES13" width="1" begin="23" end="23" resetval="0x0" description="RESERVE FIELD" range="23" rwaccess="RO"/> 
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="RES14" width="1" begin="19" end="19" resetval="0x0" description="RESERVE FIELD" range="19" rwaccess="RO"/> 
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="RES15" width="1" begin="15" end="15" resetval="0x0" description="RESERVE FIELD" range="15" rwaccess="RO"/> 
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="RES16" width="1" begin="11" end="11" resetval="0x0" description="RESERVE FIELD" range="11" rwaccess="RO"/> 
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="RES17" width="1" begin="7" end="7" resetval="0x0" description="RESERVE FIELD" range="7" rwaccess="RO"/> 
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="RES18" width="1" begin="3" end="3" resetval="0x0" description="RESERVE FIELD" range="3" rwaccess="RO"/> 
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_QDMAQNUM" acronym="TPCC0_QDMAQNUM" offset="0x260" width="32" description="">
		<bitfield id="RES19" width="1" begin="31" end="31" resetval="0x0" description="RESERVE FIELD" range="31" rwaccess="RO"/> 
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="QDMA Queue Number for event #7" range="30 - 28" rwaccess="RW"/> 
		<bitfield id="RES20" width="1" begin="27" end="27" resetval="0x0" description="RESERVE FIELD" range="27" rwaccess="RO"/> 
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="QDMA Queue Number for event #6" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="RES21" width="1" begin="23" end="23" resetval="0x0" description="RESERVE FIELD" range="23" rwaccess="RO"/> 
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="QDMA Queue Number for event #5" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="RES22" width="1" begin="19" end="19" resetval="0x0" description="RESERVE FIELD" range="19" rwaccess="RO"/> 
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="QDMA Queue Number for event #4" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="RES23" width="1" begin="15" end="15" resetval="0x0" description="RESERVE FIELD" range="15" rwaccess="RO"/> 
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="QDMA Queue Number for event #3" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="RES24" width="1" begin="11" end="11" resetval="0x0" description="RESERVE FIELD" range="11" rwaccess="RO"/> 
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="QDMA Queue Number for event #2" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="RES25" width="1" begin="7" end="7" resetval="0x0" description="RESERVE FIELD" range="7" rwaccess="RO"/> 
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="QDMA Queue Number for event #1" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="RES26" width="1" begin="3" end="3" resetval="0x0" description="RESERVE FIELD" range="3" rwaccess="RO"/> 
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="QDMA Queue Number for event #0" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_QUETCMAP" acronym="TPCC0_QUETCMAP" offset="0x280" width="32" description="">
		<bitfield id="RES27" width="25" begin="31" end="7" resetval="0x0" description="RESERVE FIELD" range="31 - 7" rwaccess="RO"/> 
		<bitfield id="TCNUMQ1" width="3" begin="6" end="4" resetval="0x1" description="TC Number for Queue N: Defines the TC number that Event  Queue N TRs are written to." range="6 - 4" rwaccess="RW"/> 
		<bitfield id="RES28" width="1" begin="3" end="3" resetval="0x0" description="RESERVE FIELD" range="3" rwaccess="RO"/> 
		<bitfield id="TCNUMQ0" width="3" begin="2" end="0" resetval="0x0" description="TC Number for Queue N: Defines the TC number that Event  Queue N TRs are written to." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_QUEPRI" acronym="TPCC0_QUEPRI" offset="0x284" width="32" description="">
		<bitfield id="RES29" width="25" begin="31" end="7" resetval="0x0" description="RESERVE FIELD" range="31 - 7" rwaccess="RO"/> 
		<bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0x0" description="Priority Level for Queue 1 Dictates the priority level used  for the OPTIONS field programmation for Qn TRs. Sets the  priority used for TC read and write commands." range="6 - 4" rwaccess="RW"/> 
		<bitfield id="RES30" width="1" begin="3" end="3" resetval="0x0" description="RESERVE FIELD" range="3" rwaccess="RO"/> 
		<bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0x0" description="Priority Level for Queue 0 Dictates the priority level used  for the OPTIONS field programmation for Qn TRs. Sets the  priority used for TC read and write commands." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_EMR" acronym="TPCC0_EMR" offset="0x300" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event Missed #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event Missed #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event Missed #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event Missed #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event Missed #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event Missed #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event Missed #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event Missed #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event Missed #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event Missed #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event Missed #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event Missed #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event Missed #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event Missed #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event Missed #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event Missed #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event Missed #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event Missed #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event Missed #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event Missed #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event Missed #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event Missed #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event Missed #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event Missed #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EMRH" acronym="TPCC0_EMRH" offset="0x304" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event Missed #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event Missed #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event Missed #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event Missed #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event Missed #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event Missed #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event Missed #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event Missed #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event Missed #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event Missed #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event Missed #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event Missed #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event Missed #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event Missed #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event Missed #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event Missed #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event Missed #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event Missed #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event Missed #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event Missed #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event Missed #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event Missed #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event Missed #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event Missed #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event Missed #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event Missed #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event Missed #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event Missed #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event Missed #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event Missed #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event Missed #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event Missed #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EMCR" acronym="TPCC0_EMCR" offset="0x308" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event Missed Clear #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event Missed Clear #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event Missed Clear #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event Missed Clear #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event Missed Clear #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event Missed Clear #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event Missed Clear #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event Missed Clear #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event Missed Clear #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event Missed Clear #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event Missed Clear #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event Missed Clear #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event Missed Clear #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event Missed Clear #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event Missed Clear #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event Missed Clear #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event Missed Clear #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event Missed Clear #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event Missed Clear #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event Missed Clear #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event Missed Clear #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event Missed Clear #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event Missed Clear #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event Missed Clear #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed Clear #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed Clear #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed Clear #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed Clear #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed Clear #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed Clear #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed Clear #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed Clear #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EMCRH" acronym="TPCC0_EMCRH" offset="0x30C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event Missed Clear #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event Missed Clear #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event Missed Clear #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event Missed Clear #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event Missed Clear #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event Missed Clear #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event Missed Clear #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event Missed Clear #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event Missed Clear #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event Missed Clear #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event Missed Clear #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event Missed Clear #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event Missed Clear #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event Missed Clear #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event Missed Clear #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event Missed Clear #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event Missed Clear #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event Missed Clear #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event Missed Clear #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event Missed Clear #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event Missed Clear #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event Missed Clear #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event Missed Clear #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event Missed Clear #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event Missed Clear #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event Missed Clear #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event Missed Clear #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event Missed Clear #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event Missed Clear #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event Missed Clear #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event Missed Clear  #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event Missed Clear #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QEMR" acronym="TPCC0_QEMR" offset="0x310" width="32" description="">
		<bitfield id="RES31" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QEMCR" acronym="TPCC0_QEMCR" offset="0x314" width="32" description="">
		<bitfield id="RES32" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed Clear #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed Clear #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed Clear #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed Clear #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed Clear #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed Clear #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed Clear #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed Clear #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_CCERR" acronym="TPCC0_CCERR" offset="0x318" width="32" description="">
		<bitfield id="RES33" width="15" begin="31" end="17" resetval="0x0" description="RESERVE FIELD" range="31 - 17" rwaccess="RO"/> 
		<bitfield id="TCERR" width="1" begin="16" end="16" resetval="0x0" description="Transfer Completion Code Error:  TCCERR = 0 : Total number  of allowed TCCs outstanding has not been reached. TCCERR = 1  : Total number of allowed TCCs has been reached.  TCCERR can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors were previously clear) then an error will be  signaled with TPCC error interrupt." range="16" rwaccess="RO"/> 
		<bitfield id="RES34" width="8" begin="15" end="8" resetval="0x0" description="RESERVE FIELD" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="QTHRXCD7" width="1" begin="7" end="7" resetval="0x0" description="Queue Threshold Error for Q7:  QTHRXCD7 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD7 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD7 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="7" rwaccess="RO"/> 
		<bitfield id="QTHRXCD6" width="1" begin="6" end="6" resetval="0x0" description="Queue Threshold Error for Q6:  QTHRXCD6 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD6 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD6 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="6" rwaccess="RO"/> 
		<bitfield id="QTHRXCD5" width="1" begin="5" end="5" resetval="0x0" description="Queue Threshold Error for Q5:  QTHRXCD5 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD5 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD5 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="5" rwaccess="RO"/> 
		<bitfield id="QTHRXCD4" width="1" begin="4" end="4" resetval="0x0" description="Queue Threshold Error for Q4:  QTHRXCD4 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD4 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD4 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="4" rwaccess="RO"/> 
		<bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0x0" description="Queue Threshold Error for Q3:  QTHRXCD3 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD3 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD3 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="3" rwaccess="RO"/> 
		<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0x0" description="Queue Threshold Error for Q2:  QTHRXCD2 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD2 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD2 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="2" rwaccess="RO"/> 
		<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0x0" description="Queue Threshold Error for Q1:  QTHRXCD1 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD1 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD1 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="1" rwaccess="RO"/> 
		<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0x0" description="Queue Threshold Error for Q0:  QTHRXCD0 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD0 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD0 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt." range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_CCERRCLR" acronym="TPCC0_CCERRCLR" offset="0x31C" width="32" description="">
		<bitfield id="RES35" width="15" begin="31" end="17" resetval="0x0" description="RESERVE FIELD" range="31 - 17" rwaccess="RO"/> 
		<bitfield id="TCERR" width="1" begin="16" end="16" resetval="0x0" description="Clear Error for CCERR.TCERR:  Write of '1' clears the value  of CCERR bit N. Writes of '0' have no affect." range="16" rwaccess="WO"/> 
		<bitfield id="RES36" width="8" begin="15" end="8" resetval="0x0" description="RESERVE FIELD" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="QTHRXCD7" width="1" begin="7" end="7" resetval="0x0" description="Clear error for CCERR.QTHRXCD7:  Write of '1' clears the  values of QSTAT7.WM QSTAT7.THRXCD CCERR.QTHRXCD7 Writes of  '0' have no affect." range="7" rwaccess="WO"/> 
		<bitfield id="QTHRXCD6" width="1" begin="6" end="6" resetval="0x0" description="Clear error for CCERR.QTHRXCD6:  Write of '1' clears the  values of QSTAT6.WM QSTAT6.THRXCD CCERR.QTHRXCD6 Writes of  '0' have no affect." range="6" rwaccess="WO"/> 
		<bitfield id="QTHRXCD5" width="1" begin="5" end="5" resetval="0x0" description="Clear error for CCERR.QTHRXCD5:  Write of '1' clears the  values of QSTAT5.WM QSTAT5.THRXCD CCERR.QTHRXCD5 Writes of  '0' have no affect." range="5" rwaccess="WO"/> 
		<bitfield id="QTHRXCD4" width="1" begin="4" end="4" resetval="0x0" description="Clear error for CCERR.QTHRXCD4:  Write of '1' clears the  values of QSTAT4.WM QSTAT4.THRXCD CCERR.QTHRXCD4 Writes of  '0' have no affect." range="4" rwaccess="WO"/> 
		<bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0x0" description="Clear error for CCERR.QTHRXCD3:  Write of '1' clears the  values of QSTAT3.WM QSTAT3.THRXCD CCERR.QTHRXCD3 Writes of  '0' have no affect." range="3" rwaccess="WO"/> 
		<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0x0" description="Clear error for CCERR.QTHRXCD2:  Write of '1' clears the  values of QSTAT2.WM QSTAT2.THRXCD CCERR.QTHRXCD2 Writes of  '0' have no affect." range="2" rwaccess="WO"/> 
		<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0x0" description="Clear error for CCERR.QTHRXCD1:  Write of '1' clears the  values of QSTAT1.WM QSTAT1.THRXCD CCERR.QTHRXCD1 Writes of  '0' have no affect." range="1" rwaccess="WO"/> 
		<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0x0" description="Clear error for CCERR.QTHRXCD0:  Write of '1' clears the  values of QSTAT0.WM QSTAT0.THRXCD CCERR.QTHRXCD0 Writes of  '0' have no affect." range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EEVAL" acronym="TPCC0_EEVAL" offset="0x320" width="32" description="">
		<bitfield id="RES37" width="30" begin="31" end="2" resetval="0x0" description="RESERVE FIELD" range="31 - 2" rwaccess="RO"/> 
		<bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Error Interrupt Set:  CPU write of '1' to the SET bit causes  the TPCC error interrupt to be pulsed regardless of state of  EMR/EMRH QEMR or CCERR. CPU write of '0' has no effect." range="1" rwaccess="WO"/> 
		<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Error Interrupt Evaluate:  CPU write of '1' to the EVAL bit  causes the TPCC error interrupt to be pulsed if any errors  have not been cleared in the EMR/EMRH QEMR or CCERR  registers. CPU write of '0' has no effect." range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_DRAEM" acronym="TPCC0_DRAEM" offset="0x340" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="DMA Region Access enable for Region M bit #31" range="31" rwaccess="RW"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="DMA Region Access enable for Region M bit #30" range="30" rwaccess="RW"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="DMA Region Access enable for Region M bit #29" range="29" rwaccess="RW"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="DMA Region Access enable for Region M bit #28" range="28" rwaccess="RW"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="DMA Region Access enable for Region M bit #27" range="27" rwaccess="RW"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="DMA Region Access enable for Region M bit #26" range="26" rwaccess="RW"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="DMA Region Access enable for Region M bit #25" range="25" rwaccess="RW"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="DMA Region Access enable for Region M bit #24" range="24" rwaccess="RW"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="DMA Region Access enable for Region M bit #23" range="23" rwaccess="RW"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="DMA Region Access enable for Region M bit #22" range="22" rwaccess="RW"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="DMA Region Access enable for Region M bit #21" range="21" rwaccess="RW"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="DMA Region Access enable for Region M bit #20" range="20" rwaccess="RW"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="DMA Region Access enable for Region M bit #19" range="19" rwaccess="RW"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="DMA Region Access enable for Region M bit #18" range="18" rwaccess="RW"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="DMA Region Access enable for Region M bit #17" range="17" rwaccess="RW"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="DMA Region Access enable for Region M bit #16" range="16" rwaccess="RW"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="DMA Region Access enable for Region M bit #15" range="15" rwaccess="RW"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="DMA Region Access enable for Region M bit #14" range="14" rwaccess="RW"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="DMA Region Access enable for Region M bit #13" range="13" rwaccess="RW"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="DMA Region Access enable for Region M bit #12" range="12" rwaccess="RW"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="DMA Region Access enable for Region M bit #11" range="11" rwaccess="RW"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="DMA Region Access enable for Region M bit #10" range="10" rwaccess="RW"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="DMA Region Access enable for Region M bit #9" range="9" rwaccess="RW"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="DMA Region Access enable for Region M bit #8" range="8" rwaccess="RW"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="DMA Region Access enable for Region M bit #7" range="7" rwaccess="RW"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="DMA Region Access enable for Region M bit #6" range="6" rwaccess="RW"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="DMA Region Access enable for Region M bit #5" range="5" rwaccess="RW"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="DMA Region Access enable for Region M bit #4" range="4" rwaccess="RW"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="DMA Region Access enable for Region M bit #3" range="3" rwaccess="RW"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="DMA Region Access enable for Region M bit #2" range="2" rwaccess="RW"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="DMA Region Access enable for Region M bit #1" range="1" rwaccess="RW"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="DMA Region Access enable for Region M bit #0" range="0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_DRAEHM" acronym="TPCC0_DRAEHM" offset="0x344" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="DMA Region Access enable for Region M bit #63" range="31" rwaccess="RW"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="DMA Region Access enable for Region M bit #62" range="30" rwaccess="RW"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="DMA Region Access enable for Region M bit #61" range="29" rwaccess="RW"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="DMA Region Access enable for Region M bit #60" range="28" rwaccess="RW"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="DMA Region Access enable for Region M bit #59" range="27" rwaccess="RW"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="DMA Region Access enable for Region M bit #58" range="26" rwaccess="RW"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="DMA Region Access enable for Region M bit #57" range="25" rwaccess="RW"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="DMA Region Access enable for Region M bit #56" range="24" rwaccess="RW"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="DMA Region Access enable for Region M bit #55" range="23" rwaccess="RW"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="DMA Region Access enable for Region M bit #54" range="22" rwaccess="RW"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="DMA Region Access enable for Region M bit #53" range="21" rwaccess="RW"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="DMA Region Access enable for Region M bit #52" range="20" rwaccess="RW"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="DMA Region Access enable for Region M bit #51" range="19" rwaccess="RW"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="DMA Region Access enable for Region M bit #50" range="18" rwaccess="RW"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="DMA Region Access enable for Region M bit #49" range="17" rwaccess="RW"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="DMA Region Access enable for Region M bit #48" range="16" rwaccess="RW"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="DMA Region Access enable for Region M bit #47" range="15" rwaccess="RW"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="DMA Region Access enable for Region M bit #46" range="14" rwaccess="RW"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="DMA Region Access enable for Region M bit #45" range="13" rwaccess="RW"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="DMA Region Access enable for Region M bit #44" range="12" rwaccess="RW"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="DMA Region Access enable for Region M bit #43" range="11" rwaccess="RW"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="DMA Region Access enable for Region M bit #42" range="10" rwaccess="RW"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="DMA Region Access enable for Region M bit #41" range="9" rwaccess="RW"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="DMA Region Access enable for Region M bit #40" range="8" rwaccess="RW"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="DMA Region Access enable for Region M bit #39" range="7" rwaccess="RW"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="DMA Region Access enable for Region M bit #38" range="6" rwaccess="RW"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="DMA Region Access enable for Region M bit #37" range="5" rwaccess="RW"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="DMA Region Access enable for Region M bit #36" range="4" rwaccess="RW"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="DMA Region Access enable for Region M bit #35" range="3" rwaccess="RW"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="DMA Region Access enable for Region M bit #34" range="2" rwaccess="RW"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="DMA Region Access enable for Region M bit #33" range="1" rwaccess="RW"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="DMA Region Access enable for Region M bit #32" range="0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_QRAEN" acronym="TPCC0_QRAEN" offset="0x380" width="32" description="">
		<bitfield id="RES38" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M bit #7" range="7" rwaccess="RW"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M bit #6" range="6" rwaccess="RW"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M bit #5" range="5" rwaccess="RW"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M bit #4" range="4" rwaccess="RW"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M bit #3" range="3" rwaccess="RW"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M bit #2" range="2" rwaccess="RW"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M bit #1" range="1" rwaccess="RW"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M bit #0" range="0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_QNE0" acronym="TPCC0_QNE0" offset="0x400" width="32" description="">
		<bitfield id="RES39" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE1" acronym="TPCC0_QNE1" offset="0x404" width="32" description="">
		<bitfield id="RES40" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE2" acronym="TPCC0_QNE2" offset="0x408" width="32" description="">
		<bitfield id="RES41" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE3" acronym="TPCC0_QNE3" offset="0x40C" width="32" description="">
		<bitfield id="RES42" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE4" acronym="TPCC0_QNE4" offset="0x410" width="32" description="">
		<bitfield id="RES43" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE5" acronym="TPCC0_QNE5" offset="0x414" width="32" description="">
		<bitfield id="RES44" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE6" acronym="TPCC0_QNE6" offset="0x418" width="32" description="">
		<bitfield id="RES45" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE7" acronym="TPCC0_QNE7" offset="0x41C" width="32" description="">
		<bitfield id="RES46" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE8" acronym="TPCC0_QNE8" offset="0x420" width="32" description="">
		<bitfield id="RES47" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE9" acronym="TPCC0_QNE9" offset="0x424" width="32" description="">
		<bitfield id="RES48" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE10" acronym="TPCC0_QNE10" offset="0x428" width="32" description="">
		<bitfield id="RES49" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE11" acronym="TPCC0_QNE11" offset="0x42C" width="32" description="">
		<bitfield id="RES50" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE12" acronym="TPCC0_QNE12" offset="0x430" width="32" description="">
		<bitfield id="RES51" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE13" acronym="TPCC0_QNE13" offset="0x434" width="32" description="">
		<bitfield id="RES52" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE14" acronym="TPCC0_QNE14" offset="0x438" width="32" description="">
		<bitfield id="RES53" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QNE15" acronym="TPCC0_QNE15" offset="0x43C" width="32" description="">
		<bitfield id="RES54" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x0" description="Event Type: Specifies the specific Event Type for the given  entry in the Event Queue." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x0" description="Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7)." range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QSTATN" acronym="TPCC0_QSTATN" offset="0x600" width="32" description="">
		<bitfield id="RES55" width="7" begin="31" end="25" resetval="0x0" description="RESERVE FIELD" range="31 - 25" rwaccess="RO"/> 
		<bitfield id="THRXCD" width="1" begin="24" end="24" resetval="0x0" description="Threshold Exceeded:  THRXCD = 0 : Threshold specified by  QWMTHR(A  B).Qn has not been exceeded. THRXCD = 1 : Threshold  specified by QWMTHR(A  B).Qn has been exceeded.  QSTATn.THRXCD is cleared via  CCERR.WMCLRn bit." range="24" rwaccess="RO"/> 
		<bitfield id="RES56" width="3" begin="23" end="21" resetval="0x0" description="RESERVE FIELD" range="23 - 21" rwaccess="RO"/> 
		<bitfield id="WM" width="5" begin="20" end="16" resetval="0x0" description="Watermark for Maximum Queue Usage:  Watermark tracks the  most entries that have been in QueueN since reset or since  the last time that the watermark (WM) was cleared. QSTATn.WM  is cleared via CCERR.WMCLRn bit.  Legal values = 0x0 (empty)  to 0x10 (full)" range="20 - 16" rwaccess="RO"/> 
		<bitfield id="RES57" width="3" begin="15" end="13" resetval="0x0" description="RESERVE FIELD" range="15 - 13" rwaccess="RO"/> 
		<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0x0" description="Number of Valid Entries in QueueN:  Represents the total  number of entries residing in the Queue Manager FIFO at a  given instant. Always enabled. Legal values = 0x0 (empty) to  0x10 (full)" range="12 - 8" rwaccess="RO"/> 
		<bitfield id="RES58" width="4" begin="7" end="4" resetval="0x0" description="RESERVE FIELD" range="7 - 4" rwaccess="RO"/> 
		<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0x0" description="Start Pointer:  Represents the offset to the head entry of  QueueN in units of entries. Always enabled. Legal values  = 0x0 (0th entry) to 0xF (15th entry)" range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QWMTHRA" acronym="TPCC0_QWMTHRA" offset="0x620" width="32" description="">
		<bitfield id="RES59" width="19" begin="31" end="13" resetval="0x0" description="RESERVE FIELD" range="31 - 13" rwaccess="RO"/> 
		<bitfield id="Q1" width="5" begin="12" end="8" resetval="0x16" description="Queue Threshold for Q1 value" range="12 - 8" rwaccess="RW"/> 
		<bitfield id="RES60" width="3" begin="7" end="5" resetval="0x0" description="RESERVE FIELD" range="7 - 5" rwaccess="RO"/> 
		<bitfield id="Q0" width="5" begin="4" end="0" resetval="0x16" description="Queue Threshold for Q0 value" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_CCSTAT" acronym="TPCC0_CCSTAT" offset="0x640" width="32" description="">
		<bitfield id="RES61" width="8" begin="31" end="24" resetval="0x0" description="RESERVE FIELD" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="QUEACTV7" width="1" begin="23" end="23" resetval="0x0" description="Queue 7 Active QUEACTV7 = 0 : No Evts are queued in Q7.  QUEACTV7 = 1 : At least one TR is queued in Q7." range="23" rwaccess="RO"/> 
		<bitfield id="QUEACTV6" width="1" begin="22" end="22" resetval="0x0" description="Queue 6 Active QUEACTV6 = 0 : No Evts are queued in Q6.  QUEACTV6 = 1 : At least one TR is queued in Q6." range="22" rwaccess="RO"/> 
		<bitfield id="QUEACTV5" width="1" begin="21" end="21" resetval="0x0" description="Queue 5 Active QUEACTV5 = 0 : No Evts are queued in Q5.  QUEACTV5 = 1 : At least one TR is queued in Q5." range="21" rwaccess="RO"/> 
		<bitfield id="QUEACTV4" width="1" begin="20" end="20" resetval="0x0" description="Queue 4 Active QUEACTV4 = 0 : No Evts are queued in Q4.  QUEACTV4 = 1 : At least one TR is queued in Q4." range="20" rwaccess="RO"/> 
		<bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0x0" description="Queue 3 Active QUEACTV3 = 0 : No Evts are queued in Q3.  QUEACTV3 = 1 : At least one TR is queued in Q3." range="19" rwaccess="RO"/> 
		<bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0x0" description="Queue 2 Active QUEACTV2 = 0 : No Evts are queued in Q2.  QUEACTV2 = 1 : At least one TR is queued in Q2." range="18" rwaccess="RO"/> 
		<bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0x0" description="Queue 1 Active QUEACTV1 = 0 : No Evts are queued in Q1.  QUEACTV1 = 1 : At least one TR is queued in Q1." range="17" rwaccess="RO"/> 
		<bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0x0" description="Queue 0 Active QUEACTV0 = 0 : No Evts are queued in Q0.  QUEACTV0 = 1 : At least one TR is queued in Q0." range="16" rwaccess="RO"/> 
		<bitfield id="RES62" width="2" begin="15" end="14" resetval="0x0" description="RESERVE FIELD" range="15 - 14" rwaccess="RO"/> 
		<bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0x0" description="Completion Request Active:  Counter that tracks the total  number of completion requests submitted to the TC. The  counter increments when a TR is submitted with TCINTEN or  TCCHEN set to '1'. The counter decrements for every valid  completion code received from any of the external TCs. The  CC will not service new TRs if COMPACTV count is already at  the limit.   COMPACTV = 0 : No completion requests  outstanding. COMPACTV = 1: Total of '1' completion request  outstanding. ... COMPACTV = 63 : Total of 63 completion  requests are outstanding. No additional TRs will be  submitted until count is less than 63." range="13 - 8" rwaccess="RO"/> 
		<bitfield id="RES63" width="3" begin="7" end="5" resetval="0x0" description="RESERVE FIELD" range="7 - 5" rwaccess="RO"/> 
		<bitfield id="ACTV" width="1" begin="4" end="4" resetval="0x0" description="Channel Controller Active:  Channel Controller Active is a  logical-OR of each of the ACTV signals. The ACTV bit must  remain high through the life of a TR.  ACTV = 0 : Channel is  idle. ACTV = 1 : Channel is busy." range="4" rwaccess="RO"/> 
		<bitfield id="RES64" width="1" begin="3" end="3" resetval="0x0" description="RESERVE FIELD" range="3" rwaccess="RO"/> 
		<bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0x0" description="Transfer Request Active: TRACTV = 0 : Transfer Request  processing/submission logic is inactive. TRACTV = 1 :  Transfer Request processing/submission logic is active." range="2" rwaccess="RO"/> 
		<bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0x0" description="QDMA Event Active: QEVTACTV = 0 : No enabled QDMA Events are  active within the CC. QEVTACTV = 1 : At least one enabled  DMA Event (ER &#38; EER ESR CER) is active within the CC." range="1" rwaccess="RO"/> 
		<bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0x0" description="DMA Event Active: EVTACTV = 0 : No enabled DMA Events are  active within the CC. EVTACTV = 1 : At least one enabled DMA  Event (ER &#38; EER ESR CER) is active within the CC." range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_AETCTL" acronym="TPCC0_AETCTL" offset="0x700" width="32" description="">
		<bitfield id="EN" width="1" begin="31" end="31" resetval="0x0" description="AET Enable: EN = 0 : AET event generation is disabled. EN =  1 : AET event generation is enabled." range="31" rwaccess="RW"/> 
		<bitfield id="RES65" width="17" begin="30" end="14" resetval="0x0" description="RESERVE FIELD" range="30 - 14" rwaccess="RO"/> 
		<bitfield id="ENDINT" width="6" begin="13" end="8" resetval="0x0" description="AET End Interrupt: Dictates the completion interrupt number  that will force the tpcc_aet signal to be deasserted (low)" range="13 - 8" rwaccess="RW"/> 
		<bitfield id="RES66" width="1" begin="7" end="7" resetval="0x0" description="RESERVE FIELD" range="7" rwaccess="RO"/> 
		<bitfield id="TYPE" width="1" begin="6" end="6" resetval="0x0" description="AET Event Type: TYPE = 0 : Event specified by STARTEVT  applies to DMA Events (set by ER ESR or CER) TYPE = 1 :  Event specified by STARTEVT applies to QDMA Events" range="6" rwaccess="RW"/> 
		<bitfield id="STRTEVT" width="6" begin="5" end="0" resetval="0x0" description="AET Start Event: Dictates the Event Number that will force  the tpcc_aet signal to be asserted (high)" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_AETSTAT" acronym="TPCC0_AETSTAT" offset="0x704" width="32" description="">
		<bitfield id="RES67" width="31" begin="31" end="1" resetval="0x0" description="RESERVE FIELD" range="31 - 1" rwaccess="RO"/> 
		<bitfield id="STAT" width="1" begin="0" end="0" resetval="0x0" description="AET Status: AETSTAT = 0 : tpcc_aet is currently low. AETSTAT  = 1 : tpcc_aet is currently high." range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_AETCMD" acronym="TPCC0_AETCMD" offset="0x708" width="32" description="">
		<bitfield id="RES68" width="31" begin="31" end="1" resetval="0x0" description="RESERVE FIELD" range="31 - 1" rwaccess="RO"/> 
		<bitfield id="CLR" width="1" begin="0" end="0" resetval="0x0" description="AET Clear command: CPU write of '1' to the CLR bit causes  the tpcc_aet output signal and AETSTAT.STAT register to be  cleared. CPU write of '0' has no effect.." range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ER" acronym="TPCC0_ER" offset="0x1000" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_ERH" acronym="TPCC0_ERH" offset="0x1004" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_ECR" acronym="TPCC0_ECR" offset="0x1008" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ECRH" acronym="TPCC0_ECRH" offset="0x100C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ESR" acronym="TPCC0_ESR" offset="0x1010" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ESRH" acronym="TPCC0_ESRH" offset="0x1014" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_CER" acronym="TPCC0_CER" offset="0x1018" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_CERH" acronym="TPCC0_CERH" offset="0x101C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EER" acronym="TPCC0_EER" offset="0x1020" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EERH" acronym="TPCC0_EERH" offset="0x1024" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EECR" acronym="TPCC0_EECR" offset="0x1028" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EECRH" acronym="TPCC0_EECRH" offset="0x102C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EESR" acronym="TPCC0_EESR" offset="0x1030" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EESRH" acronym="TPCC0_EESRH" offset="0x1034" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_SER" acronym="TPCC0_SER" offset="0x1038" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_SERH" acronym="TPCC0_SERH" offset="0x103C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_SECR" acronym="TPCC0_SECR" offset="0x1040" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_SECRH" acronym="TPCC0_SECRH" offset="0x1044" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IER" acronym="TPCC0_IER" offset="0x1050" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="RO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="RO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="RO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="RO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="RO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="RO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="RO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="RO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="RO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="RO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="RO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="RO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="RO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="RO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="RO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="RO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="RO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="RO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="RO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="RO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="RO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="RO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="RO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="RO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="RO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="RO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="RO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="RO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="RO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="RO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="RO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_IERH" acronym="TPCC0_IERH" offset="0x1054" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="RO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="RO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="RO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="RO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="RO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="RO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="RO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="RO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="RO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="RO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="RO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="RO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="RO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="RO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="RO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="RO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="RO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="RO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="RO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="RO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="RO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="RO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="RO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="RO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="RO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="RO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="RO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="RO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="RO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="RO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="RO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_IECR" acronym="TPCC0_IECR" offset="0x1058" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="WO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="WO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="WO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="WO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="WO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="WO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="WO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="WO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="WO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="WO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="WO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="WO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="WO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="WO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="WO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="WO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="WO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="WO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="WO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="WO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="WO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="WO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="WO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="WO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="WO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="WO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="WO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="WO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="WO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="WO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="WO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IECRH" acronym="TPCC0_IECRH" offset="0x105C" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="WO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="WO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="WO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="WO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="WO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="WO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="WO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="WO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="WO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="WO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="WO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="WO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="WO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="WO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="WO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="WO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="WO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="WO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="WO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="WO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="WO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="WO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="WO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="WO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="WO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="WO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="WO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="WO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="WO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="WO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="WO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IESR" acronym="TPCC0_IESR" offset="0x1060" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="WO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="WO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="WO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="WO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="WO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="WO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="WO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="WO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="WO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="WO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="WO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="WO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="WO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="WO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="WO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="WO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="WO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="WO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="WO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="WO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="WO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="WO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="WO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="WO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="WO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="WO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="WO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="WO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="WO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="WO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="WO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IESRH" acronym="TPCC0_IESRH" offset="0x1064" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="WO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="WO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="WO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="WO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="WO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="WO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="WO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="WO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="WO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="WO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="WO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="WO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="WO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="WO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="WO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="WO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="WO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="WO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="WO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="WO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="WO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="WO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="WO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="WO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="WO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="WO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="WO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="WO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="WO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="WO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="WO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IPR" acronym="TPCC0_IPR" offset="0x1068" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="RO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="RO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="RO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="RO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="RO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="RO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="RO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="RO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="RO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="RO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="RO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="RO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="RO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="RO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="RO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="RO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="RO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="RO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="RO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="RO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="RO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="RO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="RO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="RO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="RO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="RO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="RO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="RO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="RO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="RO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="RO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_IPRH" acronym="TPCC0_IPRH" offset="0x106C" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="RO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="RO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="RO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="RO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="RO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="RO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="RO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="RO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="RO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="RO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="RO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="RO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="RO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="RO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="RO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="RO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="RO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="RO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="RO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="RO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="RO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="RO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="RO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="RO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="RO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="RO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="RO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="RO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="RO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="RO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="RO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_ICR" acronym="TPCC0_ICR" offset="0x1070" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="WO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="WO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="WO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="WO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="WO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="WO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="WO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="WO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="WO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="WO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="WO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="WO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="WO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="WO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="WO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="WO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="WO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="WO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="WO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="WO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="WO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="WO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="WO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="WO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="WO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="WO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="WO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="WO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="WO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="WO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="WO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ICRH" acronym="TPCC0_ICRH" offset="0x1074" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="WO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="WO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="WO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="WO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="WO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="WO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="WO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="WO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="WO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="WO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="WO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="WO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="WO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="WO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="WO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="WO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="WO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="WO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="WO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="WO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="WO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="WO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="WO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="WO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="WO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="WO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="WO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="WO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="WO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="WO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="WO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IEVAL" acronym="TPCC0_IEVAL" offset="0x1078" width="32" description="">
		<bitfield id="RES69" width="30" begin="31" end="2" resetval="0x0" description="RESERVE FIELD" range="31 - 2" rwaccess="RO"/> 
		<bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Set:  CPU write of '1' to the SETn bit causes the  tpcc_intN output signal to be pulsed egardless of state of  interrupts enable (IERn) and status (IPRn). CPU write of '0'  has no effect." range="1" rwaccess="WO"/> 
		<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Evaluate:  CPU write of '1' to the EVALn bit  causes the tpcc_intN output signal to be pulsed if any  enabled interrupts (IERn) are still pending (IPRn). CPU  write of '0' has no effect.." range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QER" acronym="TPCC0_QER" offset="0x1080" width="32" description="">
		<bitfield id="RES70" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QEER" acronym="TPCC0_QEER" offset="0x1084" width="32" description="">
		<bitfield id="RES71" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QEECR" acronym="TPCC0_QEECR" offset="0x1088" width="32" description="">
		<bitfield id="RES72" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QEESR" acronym="TPCC0_QEESR" offset="0x108C" width="32" description="">
		<bitfield id="RES73" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QSER" acronym="TPCC0_QSER" offset="0x1090" width="32" description="">
		<bitfield id="RES74" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QSECR" acronym="TPCC0_QSECR" offset="0x1094" width="32" description="">
		<bitfield id="RES75" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ER_RN" acronym="TPCC0_ER_RN" offset="0x2000" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_ERH_RN" acronym="TPCC0_ERH_RN" offset="0x2004" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_ECR_RN" acronym="TPCC0_ECR_RN" offset="0x2008" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ECRH_RN" acronym="TPCC0_ECRH_RN" offset="0x200C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ESR_RN" acronym="TPCC0_ESR_RN" offset="0x2010" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ESRH_RN" acronym="TPCC0_ESRH_RN" offset="0x2014" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_CER_RN" acronym="TPCC0_CER_RN" offset="0x2018" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_CERH_RN" acronym="TPCC0_CERH_RN" offset="0x201C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EER_RN" acronym="TPCC0_EER_RN" offset="0x2020" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EERH_RN" acronym="TPCC0_EERH_RN" offset="0x2024" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_EECR_RN" acronym="TPCC0_EECR_RN" offset="0x2028" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EECRH_RN" acronym="TPCC0_EECRH_RN" offset="0x202C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EESR_RN" acronym="TPCC0_EESR_RN" offset="0x2030" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_EESRH_RN" acronym="TPCC0_EESRH_RN" offset="0x2034" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_SER_RN" acronym="TPCC0_SER_RN" offset="0x2038" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="RO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="RO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="RO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="RO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="RO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="RO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="RO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="RO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="RO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="RO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="RO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="RO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="RO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="RO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="RO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="RO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="RO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="RO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="RO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="RO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="RO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="RO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="RO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_SERH_RN" acronym="TPCC0_SERH_RN" offset="0x203C" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="RO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="RO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="RO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="RO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="RO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="RO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="RO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="RO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="RO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="RO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="RO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="RO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="RO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="RO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="RO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="RO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="RO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="RO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="RO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="RO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="RO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="RO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="RO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="RO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="RO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="RO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="RO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="RO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="RO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="RO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="RO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_SECR_RN" acronym="TPCC0_SECR_RN" offset="0x2040" width="32" description="">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="31" rwaccess="WO"/> 
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="30" rwaccess="WO"/> 
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="29" rwaccess="WO"/> 
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="28" rwaccess="WO"/> 
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="27" rwaccess="WO"/> 
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="26" rwaccess="WO"/> 
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="25" rwaccess="WO"/> 
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="24" rwaccess="WO"/> 
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="23" rwaccess="WO"/> 
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="22" rwaccess="WO"/> 
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="21" rwaccess="WO"/> 
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="20" rwaccess="WO"/> 
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="19" rwaccess="WO"/> 
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="18" rwaccess="WO"/> 
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="17" rwaccess="WO"/> 
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="16" rwaccess="WO"/> 
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="15" rwaccess="WO"/> 
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="14" rwaccess="WO"/> 
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="13" rwaccess="WO"/> 
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="12" rwaccess="WO"/> 
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="11" rwaccess="WO"/> 
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="10" rwaccess="WO"/> 
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="9" rwaccess="WO"/> 
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="8" rwaccess="WO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_SECRH_RN" acronym="TPCC0_SECRH_RN" offset="0x2044" width="32" description="">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="31" rwaccess="WO"/> 
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="30" rwaccess="WO"/> 
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="29" rwaccess="WO"/> 
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="28" rwaccess="WO"/> 
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="27" rwaccess="WO"/> 
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="26" rwaccess="WO"/> 
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="25" rwaccess="WO"/> 
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="24" rwaccess="WO"/> 
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="23" rwaccess="WO"/> 
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="22" rwaccess="WO"/> 
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="21" rwaccess="WO"/> 
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="20" rwaccess="WO"/> 
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="19" rwaccess="WO"/> 
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="18" rwaccess="WO"/> 
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="17" rwaccess="WO"/> 
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="16" rwaccess="WO"/> 
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="15" rwaccess="WO"/> 
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="14" rwaccess="WO"/> 
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="13" rwaccess="WO"/> 
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="12" rwaccess="WO"/> 
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="11" rwaccess="WO"/> 
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="10" rwaccess="WO"/> 
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="9" rwaccess="WO"/> 
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="8" rwaccess="WO"/> 
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="7" rwaccess="WO"/> 
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="6" rwaccess="WO"/> 
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="5" rwaccess="WO"/> 
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="4" rwaccess="WO"/> 
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="3" rwaccess="WO"/> 
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="2" rwaccess="WO"/> 
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="1" rwaccess="WO"/> 
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IER_RN" acronym="TPCC0_IER_RN" offset="0x2050" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="RO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="RO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="RO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="RO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="RO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="RO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="RO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="RO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="RO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="RO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="RO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="RO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="RO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="RO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="RO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="RO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="RO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="RO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="RO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="RO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="RO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="RO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="RO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="RO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="RO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="RO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="RO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="RO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="RO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="RO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="RO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_IERH_RN" acronym="TPCC0_IERH_RN" offset="0x2054" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="RO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="RO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="RO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="RO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="RO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="RO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="RO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="RO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="RO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="RO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="RO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="RO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="RO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="RO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="RO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="RO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="RO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="RO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="RO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="RO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="RO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="RO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="RO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="RO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="RO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="RO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="RO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="RO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="RO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="RO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="RO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_IECR_RN" acronym="TPCC0_IECR_RN" offset="0x2058" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="WO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="WO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="WO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="WO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="WO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="WO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="WO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="WO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="WO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="WO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="WO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="WO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="WO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="WO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="WO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="WO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="WO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="WO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="WO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="WO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="WO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="WO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="WO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="WO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="WO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="WO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="WO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="WO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="WO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="WO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="WO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IECRH_RN" acronym="TPCC0_IECRH_RN" offset="0x205C" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="WO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="WO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="WO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="WO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="WO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="WO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="WO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="WO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="WO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="WO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="WO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="WO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="WO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="WO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="WO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="WO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="WO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="WO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="WO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="WO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="WO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="WO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="WO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="WO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="WO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="WO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="WO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="WO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="WO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="WO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="WO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IESR_RN" acronym="TPCC0_IESR_RN" offset="0x2060" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="WO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="WO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="WO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="WO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="WO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="WO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="WO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="WO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="WO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="WO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="WO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="WO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="WO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="WO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="WO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="WO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="WO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="WO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="WO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="WO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="WO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="WO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="WO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="WO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="WO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="WO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="WO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="WO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="WO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="WO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="WO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IESRH_RN" acronym="TPCC0_IESRH_RN" offset="0x2064" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="WO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="WO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="WO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="WO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="WO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="WO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="WO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="WO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="WO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="WO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="WO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="WO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="WO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="WO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="WO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="WO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="WO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="WO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="WO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="WO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="WO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="WO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="WO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="WO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="WO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="WO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="WO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="WO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="WO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="WO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="WO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IPR_RN" acronym="TPCC0_IPR_RN" offset="0x2068" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="RO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="RO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="RO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="RO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="RO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="RO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="RO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="RO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="RO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="RO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="RO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="RO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="RO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="RO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="RO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="RO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="RO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="RO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="RO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="RO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="RO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="RO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="RO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="RO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="RO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="RO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="RO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="RO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="RO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="RO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="RO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_IPRH_RN" acronym="TPCC0_IPRH_RN" offset="0x206C" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="RO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="RO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="RO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="RO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="RO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="RO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="RO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="RO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="RO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="RO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="RO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="RO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="RO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="RO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="RO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="RO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="RO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="RO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="RO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="RO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="RO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="RO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="RO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="RO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="RO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="RO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="RO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="RO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="RO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="RO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="RO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_ICR_RN" acronym="TPCC0_ICR_RN" offset="0x2070" width="32" description="">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="31" rwaccess="WO"/> 
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="30" rwaccess="WO"/> 
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="29" rwaccess="WO"/> 
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="28" rwaccess="WO"/> 
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="27" rwaccess="WO"/> 
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="26" rwaccess="WO"/> 
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="25" rwaccess="WO"/> 
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="24" rwaccess="WO"/> 
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="23" rwaccess="WO"/> 
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="22" rwaccess="WO"/> 
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="21" rwaccess="WO"/> 
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="20" rwaccess="WO"/> 
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="19" rwaccess="WO"/> 
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="18" rwaccess="WO"/> 
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="17" rwaccess="WO"/> 
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="16" rwaccess="WO"/> 
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="15" rwaccess="WO"/> 
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="14" rwaccess="WO"/> 
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="13" rwaccess="WO"/> 
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="12" rwaccess="WO"/> 
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="11" rwaccess="WO"/> 
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="10" rwaccess="WO"/> 
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="9" rwaccess="WO"/> 
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="8" rwaccess="WO"/> 
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="7" rwaccess="WO"/> 
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="6" rwaccess="WO"/> 
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="5" rwaccess="WO"/> 
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="4" rwaccess="WO"/> 
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="3" rwaccess="WO"/> 
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="2" rwaccess="WO"/> 
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="1" rwaccess="WO"/> 
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_ICRH_RN" acronym="TPCC0_ICRH_RN" offset="0x2074" width="32" description="">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="31" rwaccess="WO"/> 
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="30" rwaccess="WO"/> 
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="29" rwaccess="WO"/> 
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="28" rwaccess="WO"/> 
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="27" rwaccess="WO"/> 
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="26" rwaccess="WO"/> 
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="25" rwaccess="WO"/> 
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="24" rwaccess="WO"/> 
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="23" rwaccess="WO"/> 
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="22" rwaccess="WO"/> 
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="21" rwaccess="WO"/> 
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="20" rwaccess="WO"/> 
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="19" rwaccess="WO"/> 
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="18" rwaccess="WO"/> 
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="17" rwaccess="WO"/> 
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="16" rwaccess="WO"/> 
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="15" rwaccess="WO"/> 
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="14" rwaccess="WO"/> 
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="13" rwaccess="WO"/> 
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="12" rwaccess="WO"/> 
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="11" rwaccess="WO"/> 
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="10" rwaccess="WO"/> 
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="9" rwaccess="WO"/> 
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="8" rwaccess="WO"/> 
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="7" rwaccess="WO"/> 
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="6" rwaccess="WO"/> 
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="5" rwaccess="WO"/> 
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="4" rwaccess="WO"/> 
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="3" rwaccess="WO"/> 
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="2" rwaccess="WO"/> 
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="1" rwaccess="WO"/> 
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_IEVAL_RN" acronym="TPCC0_IEVAL_RN" offset="0x2078" width="32" description="">
		<bitfield id="RES76" width="30" begin="31" end="2" resetval="0x0" description="RESERVE FIELD" range="31 - 2" rwaccess="RO"/> 
		<bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Set:  CPU write of '1' to the SETn bit causes the  tpcc_intN output signal to be pulsed egardless of state of  interrupts enable (IERn) and status (IPRn). CPU write of '0'  has no effect." range="1" rwaccess="WO"/> 
		<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Evaluate:  CPU write of '1' to the EVALn bit  causes the tpcc_intN output signal to be pulsed if any  enabled interrupts (IERn) are still pending (IPRn). CPU  write of '0' has no effect.." range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QER_RN" acronym="TPCC0_QER_RN" offset="0x2080" width="32" description="">
		<bitfield id="RES77" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QEER_RN" acronym="TPCC0_QEER_RN" offset="0x2084" width="32" description="">
		<bitfield id="RES78" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QEECR_RN" acronym="TPCC0_QEECR_RN" offset="0x2088" width="32" description="">
		<bitfield id="RES79" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QEESR_RN" acronym="TPCC0_QEESR_RN" offset="0x208C" width="32" description="">
		<bitfield id="RES80" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_QSER_RN" acronym="TPCC0_QSER_RN" offset="0x2090" width="32" description="">
		<bitfield id="RES81" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="RO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="RO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="RO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="RO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="RO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="RO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="RO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="RO"/>
	</register>
	<register id="TPCC0_QSECR_RN" acronym="TPCC0_QSECR_RN" offset="0x2094" width="32" description="">
		<bitfield id="RES82" width="24" begin="31" end="8" resetval="0x0" description="RESERVE FIELD" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="7" rwaccess="WO"/> 
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="6" rwaccess="WO"/> 
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="5" rwaccess="WO"/> 
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="4" rwaccess="WO"/> 
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="3" rwaccess="WO"/> 
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="2" rwaccess="WO"/> 
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="1" rwaccess="WO"/> 
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="0" rwaccess="WO"/>
	</register>
	<register id="TPCC0_OPT" acronym="TPCC0_OPT" offset="0x4000" width="32" description="">
		<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level:  privilege level (supervisor vs. user) for  the host/cpu/dma that programmed this PaRAM Entry. Value is  set with the vbus priv value when any part of the PaRAM  Entry is written. Not writeable via vbus wdata bus. Is  readable via VBus rdata bus.  PRIV = 0 : User level  privilege PRIV = 1 : Supervisor level privilege" range="31" rwaccess="RO"/> 
		<bitfield id="RES83" width="3" begin="30" end="28" resetval="0x0" description="RESERVE FIELD" range="30 - 28" rwaccess="RO"/> 
		<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID:  Privilege ID for the external host/cpu/dma  that programmed this PaRAM Entry. This value is set with the  vbus privid value when any part of the PaRAM Entry is  written. Not writeable via vbus wdata bus. Is readable via  VBus rdata bus." range="27 - 24" rwaccess="RO"/> 
		<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable:  0:  Intermediate transfer complete chaining is disabled. 1:  Intermediate transfer complete chaining is enabled." range="23" rwaccess="RW"/> 
		<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable:  0: Transfer complete  chaining is disabled. 1: Transfer complete chaining is  enabled." range="22" rwaccess="RW"/> 
		<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable:  0:  Intermediate transfer complete interrupt is disabled. 1:  Intermediate transfer complete interrupt is enabled  (corresponding IER[TCC] bit must be set to 1 to generate  interrupt)" range="21" rwaccess="RW"/> 
		<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable:  0: Transfer complete  interrupt is disabled. 1: Transfer complete interrupt is  enabled (corresponding IER[TCC] bit must be set to 1 to  generate interrupt)" range="20" rwaccess="RW"/> 
		<bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode:  0: Normal operation 1 : WI  Backwards Compatibility mode forces BCNT to be adjusted by  '1' upon TR submission (0 means 1 1 means 2 ... ) and  forces ACNT to be treated as a word-count (left shifted by 2  by hardware to create byte cnt for TR submission)" range="19" rwaccess="RW"/> 
		<bitfield id="RES84" width="1" begin="18" end="18" resetval="0x0" description="RESERVE FIELD" range="18" rwaccess="RO"/> 
		<bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code:  The 6-bit code is used to set the  relevant bit in CER (bit CER[TCC]) for chaining or in IER  (bit IER[TCC]) for interrupts." range="17 - 12" rwaccess="RW"/> 
		<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode:  Indicates the point at which a  transfer is considered completed. Applies to both chaining  and interrupt.  0: Normal Completion A transfer is  considered completed after the transfer parameters are  returned to the CC from the TC (which was returned from the  peripheral). 1: Early Completion A transfer is considered  completed after the CC submits a TR to the TC. CC generates  completion code internally ." range="11" rwaccess="RW"/> 
		<bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width:  Applies if either SAM or DAM is set to FIFO  mode. Pass-thru to TC." range="10 - 8" rwaccess="RW"/> 
		<bitfield id="RES85" width="4" begin="7" end="4" resetval="0x0" description="RESERVE FIELD" range="7 - 4" rwaccess="RO"/> 
		<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry:  0: Entry is updated as normal 1: Entry is  static Count and Address updates are not updated after TRP  is submitted. Linking is not performed." range="3" rwaccess="RW"/> 
		<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:  0: A-Sync Each event  triggers the transfer of ACNT elements. 1: AB-Sync Each  event triggers the transfer of BCNT arrays of ACNT elements" range="2" rwaccess="RW"/> 
		<bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode:  Destination Address Mode within  an array. Pass-thru to TC.  0: INCR Dst addressing within  an array increments. Dst is not a FIFO. 1: FIFO Dst  addressing within an array wraps around upon reaching FIFO  width." range="1" rwaccess="RW"/> 
		<bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode:  Source Address Mode within an array.  Pass-thru to TC.  0: INCR Src addressing within an array  increments. Source is not a FIFO. 1: FIFO Src addressing  within an array wraps around upon reaching FIFO width." range="0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_SRC" acronym="TPCC0_SRC" offset="0x4004" width="32" description="">
		<bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address:  The 32-bit source address parameters  specify the starting byte address of the source . If SAM is  set to FIFO mode then the user should program the Source  address to be aligned to the value specified by the OPT.FWID  field. No errors are recognized here but TC will assert  error if this is not true." range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_ABCNT" acronym="TPCC0_ABCNT" offset="0x4008" width="32" description="">
		<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT : Count for 2nd Dimension:  BCNT is a 16-bit unsigned  value that specifies the number of arrays of length ACNT.  For normal operation valid values for BCNT can be anywhere  between 1 and 65535. Therefore the maximum number of arrays  in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in  the frame and BCNT=0 means 0 arrays in the frame.   In  normal mode a BCNT of '0' is considered as either a Null or  Dummy transfer. A Dummy or Null transfer will generate a  Completion code depending on the settings of the completion  bit fields of the OPT field.   If the OPT.WIMODE bit is set  then the programmed BCNT value will be incremented by '1'  before submission to TC. I.e. 0 means 1 1 means 2 2 means  3 ..." range="31 - 16" rwaccess="RW"/> 
		<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT : number of bytes in 1st dimension:  ACNT represents  the number of bytes within the first dimension of a  transfer. ACNT is a 16-bit unsigned value with valid values  between 0 and 65535. Therefore the maximum number of bytes  in an array is 65535 bytes (64K-1 bytes). ACNT must be  greater than or equal to '1' for a TR to be submitted to TC.  An ACNT of '0' is considered as either a null or dummy  transfer. A Dummy or Null transfer will generate a  Completion code depending on the settings of the completion  bit fields of the OPT field.  If the OPT.WIMODE bit is set  then the ACNT field represents a word count. The CC must  internally multiply by 4 to translate the word count to a  byte count prior to submission to the TC. The 2 MSBs of the  16-bit ACNT are reserved and should always be written as  'b00 by the user. If user writes a value other than 0 it  will still be treated as 0 since the multiply-by-4 operation  (to translate between a word count and a byte count) will  dropthe 2 msbits. For dummy and null transfer definition  the ACNT definition will disregard the 2 msbits. I.e. a  programmed ACNT value of 0x8000 in WI-mode will be treated  as 0 byte transfer resulting in null or dummy operation  dependent on the state of BCNT and CCNT." range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_DST" acronym="TPCC0_DST" offset="0x400C" width="32" description="">
		<bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address:  The 32-bit destination address  parameters specify the starting byte address of the  destination. If DAM is set to FIFO mode then the user should  program the Destination address to be aligned to the value  specified by the OPT.FWID field. No errors are recognized  here but TC will assert error if this is not true." range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_BIDX" acronym="TPCC0_BIDX" offset="0x4010" width="32" description="">
		<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index:  DBIDX is a 16-bit signed  value (2's complement) used for destination address  modification in between each array in the 2nd dimension. It  is a signed value between -32768 and 32767. It provides a  byte address offset from the beginning of the destination  array to the beginning of the next destination array within  the current frame. It applies to both A-Sync and AB-Sync  transfers." range="31 - 16" rwaccess="RW"/> 
		<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index:  SBIDX is a 16-bit signed value  (2's complement) used for source address modification in  between each array in the 2nd dimension. It is a signed  value between -32768 and 32767. It provides a byte address  offset from the beginning of the source array to the  beginning of the next source array. It applies to both  A-sync and AB-sync transfers." range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_LNK" acronym="TPCC0_LNK" offset="0x4014" width="32" description="">
		<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload:  BCNTRLD is a 16-bit unsigned value used to  reload the BCNT field once the last array in the 2nd  dimension is transferred. This field is only used for  A-Sync'ed transfers. In this case the CC decrements the  BCNT value by one on each TR submission. When BCNT  (conceptually) reaches zero then the CC decrements CCNT and  uses the BCNTRLD value to reinitialize the BCNT value. For  AB-synchronized transfers the CC submits the BCNT in the TR  and therefore the TC is responsible to keep track of BCNT  not thus BCNTRLD is a don't care field." range="31 - 16" rwaccess="RW"/> 
		<bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address:  The CC provides a mechanism to reload the  current PaRAM Entry upon its natural termination (i.e.  after count fields are decremented to '0') with a new PaRAM  Entry. This is called 'linking'. The 16-bit parameter LINK  specifies the byte address offset in the PaRAM from which  the CC loads/reloads the next PaRAM entry in the link. The  CC should disregard the value in the upper 2 bits of the  LINK field as well as the lower 5-bits of the LINK field.  The upper two bits are ignored such that the user can  program either the 'literal' byte address of the LINK  parameter or the 'PaRAM base-relative' address of the link  field. Therefore if the user uses the literal address with  a range from 0x4000 to 0x7FFF it will be treated as a  PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5  bits are ignored and treated as 'b00000 thereby  guaranteeing that all Link pointers point to a 32-byte  aligned PaRAM entry. In the latter case (5-lsbs) behavior  is undefined forthe user (i.e. don't have to test it). In  the former case (2 msbs) user should be able to take  advantage of this feature (i.e. do have to test it). If a  Link Update is requested to a PaRAM address that is beyond  the actual range of implemented PaRAM then the Link will be  treated as a Null Linkand all 0s plus 0xFFFF will be written  to the current entry location.   A LINK value of 0xFFFF is  referred to as a NULL link which should cause the CC to  write 0x0 to all entries of the current PaRAM Entry except  for the LINK field which is set to 0xFFFF. The  Priv/Privid/Secure state is overwritten to 0x0 when linking.  MSBs and LSBS should not be masked when comparing against  the 0xFFFF value. I.e. a value of 0x3FFE is a non-NULL  PaRAM link field." range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_CIDX" acronym="TPCC0_CIDX" offset="0x4018" width="32" description="">
		<bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index:  DCIDX is a 16-bit signed value  (2's complement) used for destination address modification  for the 3rd dimension. It is a signed value between -32768  and 32767. It provides a byte address offset from the  beginning of the current array (pointed to by DST address)  to the beginning of the first destination array in the next  frame. It applies to both A-sync and AB-sync transfers. Note  that when DCIDX is applied the current array in an A-sync  transfer is the last array in the frame while the current  array in a ABsync transfer is the first array in the frame." range="31 - 16" rwaccess="RW"/> 
		<bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index:  SCIDX is a 16-bit signed value (2's  complement) used for source address modification for the 3rd  dimension. It is a signed value between -32768 and 32767. It  provides a byte address offset from the beginning of the  current array (pointed to by SRC address) to the beginning  of the first source array in the next frame. It applies to  both A-sync and AB-sync transfers. Note that when SCIDX is  applied the current array in an A-sync transfer is the last  array in the frame while the current array in a AB-sync  transfer is the first array in the frame." range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="TPCC0_CCNT" acronym="TPCC0_CCNT" offset="0x401C" width="32" description="">
		<bitfield id="RES86" width="16" begin="31" end="16" resetval="0x0" description="RESERVE FIELD" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT : Count for 3rd Dimension:  CCNT is a 16-bit unsigned  value that specifies the number of frames in a block. Valid  values for CCNT can be anywhere between 1 and 65535.  Therefore the maximum number of frames in a block is 65535  (64K-1 frames). CCNT of '1' means '1' frame in the block  and CCNT of '0' means '0' frames in the block. A CCNT value  of '0' is considered as either a null or dummy transfer. A  Dummy or Null transfer will generate a Completion code  depending on the settings of the completion bit fields of  the OPT field.   WIMODE has no affect on CCNT operation." range="15 - 0" rwaccess="RW"/>
	</register>
</module>