{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 15:47:07 2014 " "Info: Processing started: Mon Oct 06 15:47:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info: Found entity 1: VGA_Ctrl" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/Reset_Delay.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMG_RAM " "Info: Found entity 1: IMG_RAM" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_Controller.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Info: Found entity 1: LCD_TEST" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDG_Driver " "Info: Found entity 1: LEDG_Driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_4 " "Info: Found entity 1: SEG7_LUT_4" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT_4.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK " "Info: Found entity 1: VGA_CLK" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Info: Found entity 1: VGA_OSD_RAM" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v 1 1 " "Warning: Using design file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Default " "Info: Found entity 1: DE0_Default" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Default " "Info: Elaborating entity \"DE0_Default\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 DE0_Default.v(208) " "Warning (10230): Verilog HDL assignment warning at DE0_Default.v(208): truncated value with size 16 to match size of target (15)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_Default.v(144) " "Warning (10034): Output port \"UART_TXD\" at DE0_Default.v(144) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_Default.v(146) " "Warning (10034): Output port \"UART_CTS\" at DE0_Default.v(146) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[12\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[12\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[11\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[11\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[10\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[10\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[9\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[9\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[8\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[8\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[7\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[7\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[6\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[6\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[5\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[5\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[4\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[4\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[3\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[3\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[2\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[2\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[1\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[1\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[0\] DE0_Default.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[0\]\" at DE0_Default.v(150) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_Default.v(151) " "Warning (10034): Output port \"DRAM_LDQM\" at DE0_Default.v(151) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_Default.v(152) " "Warning (10034): Output port \"DRAM_UDQM\" at DE0_Default.v(152) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_Default.v(153) " "Warning (10034): Output port \"DRAM_WE_N\" at DE0_Default.v(153) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_Default.v(154) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE0_Default.v(154) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_Default.v(155) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE0_Default.v(155) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_Default.v(156) " "Warning (10034): Output port \"DRAM_CS_N\" at DE0_Default.v(156) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_Default.v(157) " "Warning (10034): Output port \"DRAM_BA_0\" at DE0_Default.v(157) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_Default.v(158) " "Warning (10034): Output port \"DRAM_BA_1\" at DE0_Default.v(158) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_Default.v(159) " "Warning (10034): Output port \"DRAM_CLK\" at DE0_Default.v(159) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_Default.v(160) " "Warning (10034): Output port \"DRAM_CKE\" at DE0_Default.v(160) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[21\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[21\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[20\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[20\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[19\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[19\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[18\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[18\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[17\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[17\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[16\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[16\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[15\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[15\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[14\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[14\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[13\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[13\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[12\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[12\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[11\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[11\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[10\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[10\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[9\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[9\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[8\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[8\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[7\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[7\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[6\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[6\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[5\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[5\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[4\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[4\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[3\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[3\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[2\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[2\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[1\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[1\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[0\] DE0_Default.v(164) " "Warning (10034): Output port \"FL_ADDR\[0\]\" at DE0_Default.v(164) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_Default.v(165) " "Warning (10034): Output port \"FL_WE_N\" at DE0_Default.v(165) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_Default.v(166) " "Warning (10034): Output port \"FL_RST_N\" at DE0_Default.v(166) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_Default.v(167) " "Warning (10034): Output port \"FL_OE_N\" at DE0_Default.v(167) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_Default.v(168) " "Warning (10034): Output port \"FL_CE_N\" at DE0_Default.v(168) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_Default.v(169) " "Warning (10034): Output port \"FL_WP_N\" at DE0_Default.v(169) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_Default.v(170) " "Warning (10034): Output port \"FL_BYTE_N\" at DE0_Default.v(170) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_Default.v(182) " "Warning (10034): Output port \"SD_CLK\" at DE0_Default.v(182) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT\[1\] DE0_Default.v(197) " "Warning (10034): Output port \"GPIO0_CLKOUT\[1\]\" at DE0_Default.v(197) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT\[0\] DE0_Default.v(197) " "Warning (10034): Output port \"GPIO0_CLKOUT\[0\]\" at DE0_Default.v(197) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[1\] DE0_Default.v(200) " "Warning (10034): Output port \"GPIO1_CLKOUT\[1\]\" at DE0_Default.v(200) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[0\] DE0_Default.v(200) " "Warning (10034): Output port \"GPIO1_CLKOUT\[0\]\" at DE0_Default.v(200) has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_4 SEG7_LUT_4:u0 " "Info: Elaborating entity \"SEG7_LUT_4\" for hierarchy \"SEG7_LUT_4:u0\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "u0" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_4:u0\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_4:u0\|SEG7_LUT:u0\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT_4.v" "u0" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/SEG7_LUT_4.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDG_Driver LEDG_Driver:u1 " "Info: Elaborating entity \"LEDG_Driver\" for hierarchy \"LEDG_Driver:u1\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "u1" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK VGA_CLK:u2 " "Info: Elaborating entity \"VGA_CLK\" for hierarchy \"VGA_CLK:u2\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "u2" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_CLK:u2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_CLK:u2\|altpll:altpll_component\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" "altpll_component" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CLK:u2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_CLK:u2\|altpll:altpll_component\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CLK:u2\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_CLK:u2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_CLK " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_CLK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v 1 1 " "Warning: Using design file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK_altpll " "Info: Found entity 1: VGA_CLK_altpll" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK_altpll VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated " "Info: Elaborating entity \"VGA_CLK_altpll\" for hierarchy \"VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u3 " "Info: Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u3\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "u3" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 298 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(65) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(65): truncated value with size 32 to match size of target (10)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(66) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(66): truncated value with size 32 to match size of target (10)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(67) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (10)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(68) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(68): truncated value with size 32 to match size of target (22)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(71) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(72) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(72): truncated value with size 32 to match size of target (11)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u4 " "Info: Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u4\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "u4" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_OSD_RAM.v(56) " "Warning (10230): Verilog HDL assignment warning at VGA_OSD_RAM.v(56): truncated value with size 32 to match size of target (19)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMG_RAM VGA_OSD_RAM:u4\|IMG_RAM:u0 " "Info: Elaborating entity \"IMG_RAM\" for hierarchy \"VGA_OSD_RAM:u4\|IMG_RAM:u0\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "u0" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "altsyncram_component" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./V/de0.hex " "Info: Parameter \"init_file\" = \"./V/de0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Info: Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 208000 " "Info: Parameter \"numwords_a\" = \"208000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 26000 " "Info: Parameter \"numwords_b\" = \"26000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Info: Parameter \"widthad_a\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info: Parameter \"widthad_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf 1 1 " "Warning: Using design file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4o1 " "Info: Found entity 1: altsyncram_u4o1" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 33 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4o1 VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated " "Info: Elaborating entity \"altsyncram_u4o1\" for hierarchy \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/decode_4ta.tdf 1 1 " "Warning: Using design file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/decode_4ta.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4ta " "Info: Found entity 1: decode_4ta" {  } { { "decode_4ta.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/decode_4ta.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4ta VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|decode_4ta:decode2 " "Info: Elaborating entity \"decode_4ta\" for hierarchy \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|decode_4ta:decode2\"" {  } { { "altsyncram_u4o1.tdf" "decode2" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/decode_t8a.tdf 1 1 " "Warning: Using design file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/decode_t8a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_t8a " "Info: Found entity 1: decode_t8a" {  } { { "decode_t8a.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/decode_t8a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_t8a VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|decode_t8a:rden_decode_b " "Info: Elaborating entity \"decode_t8a\" for hierarchy \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|decode_t8a:rden_decode_b\"" {  } { { "altsyncram_u4o1.tdf" "rden_decode_b" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/mux_knb.tdf 1 1 " "Warning: Using design file //Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/mux_knb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_knb " "Info: Found entity 1: mux_knb" {  } { { "mux_knb.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/mux_knb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_knb VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|mux_knb:mux3 " "Info: Elaborating entity \"mux_knb\" for hierarchy \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|mux_knb:mux3\"" {  } { { "altsyncram_u4o1.tdf" "mux3" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "r0" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 322 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/Reset_Delay.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Info: Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "u5" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 333 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(57) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(65) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" "u0" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_TEST.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_Controller.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Warning: Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 163 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[0\] LCD_DATA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[0\]\" to the node \"LCD_DATA\[0\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[1\] LCD_DATA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[1\]\" to the node \"LCD_DATA\[1\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[2\] LCD_DATA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[2\]\" to the node \"LCD_DATA\[2\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[3\] LCD_DATA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[3\]\" to the node \"LCD_DATA\[3\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[4\] LCD_DATA\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[4\]\" to the node \"LCD_DATA\[4\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[5\] LCD_DATA\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[5\]\" to the node \"LCD_DATA\[5\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[6\] LCD_DATA\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[6\]\" to the node \"LCD_DATA\[6\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "LCD_DATA\[7\] LCD_DATA\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"LCD_DATA\[7\]\" to the node \"LCD_DATA\[7\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" 21 -1 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 34 -1 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 35 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Warning: Node \"LCD_DATA\[0\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Warning: Node \"LCD_DATA\[1\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Warning: Node \"LCD_DATA\[2\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Warning: Node \"LCD_DATA\[3\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Warning: Node \"LCD_DATA\[4\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Warning: Node \"LCD_DATA\[5\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Warning: Node \"LCD_DATA\[6\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Warning: Node \"LCD_DATA\[7\]~synth\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_BYTE_N GND " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~31 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~32 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~33 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~34 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~35 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~36 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~29 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~30 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a25 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a24 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a21 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 827 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a22 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a20 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a17 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a18 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a19 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 127 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "Warning (15610): No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 145 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 147 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 171 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 183 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "846 " "Info: Implemented 846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Info: Implemented 111 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "567 " "Info: Implemented 567 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Info: Implemented 26 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 15:47:30 2014 " "Info: Processing ended: Mon Oct 06 15:47:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
