
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/root/Desktop/USB_Research/usb1.1/pa.fromNetlist.tcl
# create_project -name usb1.1 -dir "C:/Users/root/Desktop/USB_Research/usb1.1/planAhead_run_2" -part xc6slx16csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_USB_Interface.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/root/Desktop/USB_Research/usb1.1} }
# set_property target_constrs_file "Nexys3_master.ucf" [current_fileset -constrset]
Adding file 'C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys3_master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Nexys3_USB_Interface.ngc ...
WARNING:NetListWriters:298 - No output is written to Nexys3_USB_Interface.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus usb/cfg<13 : 0> on block
   Nexys3_USB_Interface is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus usb/u1/u0/crc16_out<15 : 0> on block
   Nexys3_USB_Interface is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   usb/u1/u3/tr_fr_d[1]_GND_17_o_select_83_OUT<2 : 0> on block
   Nexys3_USB_Interface is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   usb/u1/u3/tr_fr_d[1]_GND_17_o_select_119_OUT<2 : 0> on block
   Nexys3_USB_Interface is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus usb/u1/u1/crc16_next<15 : 0> on block
   Nexys3_USB_Interface is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Nexys3_USB_Interface.edif ...
ngc2edif: Total memory usage is 76500 kilobytes

Parsing EDIF File [./planAhead_run_2/usb1.1.data/cache/Nexys3_USB_Interface_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/usb1.1.data/cache/Nexys3_USB_Interface_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'Nexys3_USB_Interface' is not ideal for floorplanning, since the cellview 'Nexys3_USB_Interface' defined in file 'Nexys3_USB_Interface.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf]
Finished Parsing UCF File [C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

Phase 0 | Netlist Checksum: 7b70a48f
link_design: Time (s): elapsed = 00:00:26 . Memory (MB): peak = 572.355 ; gain = 146.273
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 29 11:15:38 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
