-- 4 Bit Shift Register 

library ieee; 
use ieee.std_logic_1164.all ; 

-- Entity 
entity shiftregister is 
port ( clk, reset, shift, d0 : in std_logic ; 
		q : out std_logic_vector ( 3 downto 0 ) 
	) ; 
end entity shiftregister ; 

-- Architecture 
 architecture shift_reg_arch of shiftregister is 
 begin my_process : process(clk, reset) 
	begin 
		if (reset = '0' ) 
			then q <= "0000" ; 
		elsif (clk'event and clk = '1' ) 
			then if (shift = '1' ) then 
				q(0) <= d0 ; 
				q(1) <= q(0) ; 
				q(2) <= q(1) ; 
				q(3) <= q(2) ; 
			end if  ;
		end if ;
	end process ; 
end architecture shift_reg_arch ; 

