REM qsys-script --script=nios_systyem_hw.tcl
REM qsys-generate nios_system.qsys --syn=VHDL
REM pause
C:\intelFPGA\18.1\quartus\sopc_builder\bin\qsys-script --script=nios_systyem_hw.tcl
C:\intelFPGA\18.1\quartus\sopc_builder\bin\qsys-generate nios_system.qsys --syn=VHDL
pause