# Compile of UNIT_FINAL.v was successful.
# Compile of ad.v was successful.
# Compile of tb_UNIT_FINAL.v was successful.
# 3 compiles, 0 failed with no errors.
# can't read "Startup(-L)": no such element in array
# Load canceled
# can't read "Startup(-L)": no such element in array
# Load canceled
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:04:56 on Nov 29,2023
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# End time: 09:04:56 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:04:56 on Nov 29,2023
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# End time: 09:04:56 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# can't read "Startup(-L)": no such element in array
# Load canceled
# can't read "Startup(-L)": no such element in array
# Load canceled
vsim work.tb_UNIT_FINAL
# vsim work.tb_UNIT_FINAL 
# Start time: 08:47:57 on Nov 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UNIT_FINAL_run_msim_rtl_verilog.do PAUSED at line 41
vsim -voptargs=+acc work.tb_UNIT_FINAL
# vsim -voptargs="+acc" work.tb_UNIT_FINAL 
# Start time: 08:47:57 on Nov 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UNIT_FINAL_run_msim_rtl_verilog.do PAUSED at line 41
vsim work.ad
# vsim work.ad 
# Start time: 08:47:57 on Nov 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UNIT_FINAL_run_msim_rtl_verilog.do PAUSED at line 41
vsim work.ad
# vsim work.ad 
# Start time: 08:47:57 on Nov 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UNIT_FINAL_run_msim_rtl_verilog.do PAUSED at line 41
# End time: 09:06:15 on Nov 29,2023, Elapsed time: 0:18:18
# Errors: 21, Warnings: 0
