Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  8 15:41:36 2023
| Host         : LAPTOP-DUV0U3BT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  226         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (226)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (425)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (226)
--------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clkf (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (425)
--------------------------------------------------
 There are 425 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  436          inf        0.000                      0                  436           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           436 Endpoints
Min Delay           436 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.308ns  (logic 17.905ns (31.798%)  route 38.403ns (68.202%))
  Logic Levels:           65  (CARRY4=22 FDRE=1 LUT3=7 LUT4=15 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.904    30.992    mdr_reg[7]_i_11_n_3
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.399    31.391 r  mdr[5]_i_54/O
                         net (fo=1, routed)           0.727    32.118    p_1_in153_in
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    32.446 r  mdr[5]_i_49/O
                         net (fo=2, routed)           0.452    32.898    Z1335_out
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.150    33.048 r  mdr[5]_i_41/O
                         net (fo=3, routed)           0.827    33.876    Z1036_out
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.328    34.204 r  mdr[5]_i_31/O
                         net (fo=2, routed)           0.671    34.874    Z438_out
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.998 r  mdr[4]_i_30/O
                         net (fo=3, routed)           0.671    35.669    mdr[4]_i_30_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.793 r  mdr[5]_i_25/O
                         net (fo=1, routed)           0.000    35.793    mdr[5]_i_25_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.194 r  mdr_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.194    mdr_reg[5]_i_15_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.465 r  mdr_reg[5]_i_11/CO[0]
                         net (fo=13, routed)          0.866    37.331    mdr_reg[5]_i_11_n_3
    SLICE_X50Y3          LUT4 (Prop_lut4_I2_O)        0.373    37.704 r  mdr[4]_i_36/O
                         net (fo=4, routed)           0.969    38.673    p_1_in99_in
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.124    38.797 r  mdr[4]_i_28/O
                         net (fo=1, routed)           0.000    38.797    mdr[4]_i_28_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  mdr_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.347    mdr_reg[4]_i_19_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.618 r  mdr_reg[4]_i_12/CO[0]
                         net (fo=13, routed)          0.957    40.575    mdr_reg[4]_i_12_n_3
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.373    40.948 r  mdr[3]_i_36/O
                         net (fo=4, routed)           0.820    41.768    p_1_in62_in
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    41.892 r  mdr[2]_i_41/O
                         net (fo=2, routed)           0.643    42.536    Z1311_out
    SLICE_X49Y0          LUT3 (Prop_lut3_I1_O)        0.150    42.686 r  mdr[2]_i_40/O
                         net (fo=3, routed)           0.826    43.511    Z1012_out
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.326    43.837 r  mdr[2]_i_32/O
                         net (fo=2, routed)           1.017    44.854    Z414_out
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.124    44.978 r  mdr[2]_i_35/O
                         net (fo=3, routed)           0.586    45.564    mdr[2]_i_35_n_0
    SLICE_X51Y0          LUT4 (Prop_lut4_I2_O)        0.124    45.688 r  mdr[2]_i_27/O
                         net (fo=1, routed)           0.000    45.688    mdr[2]_i_27_n_0
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.089 r  mdr_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.089    mdr_reg[2]_i_20_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.360 r  mdr_reg[2]_i_13/CO[0]
                         net (fo=13, routed)          1.260    47.621    mdr_reg[2]_i_13_n_3
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.373    47.994 r  mdr[1]_i_28/O
                         net (fo=5, routed)           0.844    48.838    p_1_in7_in
    SLICE_X57Y0          LUT6 (Prop_lut6_I0_O)        0.124    48.962 r  mdr[0]_i_29/O
                         net (fo=3, routed)           0.825    49.787    Z13
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.124    49.911 r  mdr[0]_i_26/O
                         net (fo=4, routed)           0.974    50.885    Z10
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.124    51.009 r  mdr[0]_i_22/O
                         net (fo=3, routed)           0.874    51.883    Z4
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.007 r  mdr[0]_i_13/O
                         net (fo=1, routed)           0.401    52.408    mdr[0]_i_13_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.804 r  mdr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.804    mdr_reg[0]_i_11_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.058 r  mdr_reg[0]_i_10/CO[0]
                         net (fo=1, routed)           0.661    53.720    n21
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.367    54.087 r  mdr[0]_i_9/O
                         net (fo=1, routed)           0.729    54.816    mdr[0]_i_9_n_0
    SLICE_X58Y1          LUT5 (Prop_lut5_I4_O)        0.124    54.940 r  mdr[0]_i_7/O
                         net (fo=1, routed)           0.459    55.398    mdr[0]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.124    55.522 r  mdr[0]_i_4/O
                         net (fo=1, routed)           0.662    56.184    mdr[0]_i_4_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    56.308 r  mdr[0]_i_1/O
                         net (fo=1, routed)           0.000    56.308    mdr[0]_i_1_n_0
    SLICE_X64Y4          FDRE                                         r  mdr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.625ns  (logic 17.670ns (32.951%)  route 35.955ns (67.049%))
  Logic Levels:           62  (CARRY4=22 FDRE=1 LUT3=6 LUT4=16 LUT5=4 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.904    30.992    mdr_reg[7]_i_11_n_3
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.399    31.391 r  mdr[5]_i_54/O
                         net (fo=1, routed)           0.727    32.118    p_1_in153_in
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    32.446 r  mdr[5]_i_49/O
                         net (fo=2, routed)           0.452    32.898    Z1335_out
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.150    33.048 r  mdr[5]_i_41/O
                         net (fo=3, routed)           0.827    33.876    Z1036_out
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.328    34.204 r  mdr[5]_i_31/O
                         net (fo=2, routed)           0.671    34.874    Z438_out
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.998 r  mdr[4]_i_30/O
                         net (fo=3, routed)           0.671    35.669    mdr[4]_i_30_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.793 r  mdr[5]_i_25/O
                         net (fo=1, routed)           0.000    35.793    mdr[5]_i_25_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.194 r  mdr_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.194    mdr_reg[5]_i_15_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.465 r  mdr_reg[5]_i_11/CO[0]
                         net (fo=13, routed)          0.866    37.331    mdr_reg[5]_i_11_n_3
    SLICE_X50Y3          LUT4 (Prop_lut4_I2_O)        0.373    37.704 r  mdr[4]_i_36/O
                         net (fo=4, routed)           0.969    38.673    p_1_in99_in
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.124    38.797 r  mdr[4]_i_28/O
                         net (fo=1, routed)           0.000    38.797    mdr[4]_i_28_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  mdr_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.347    mdr_reg[4]_i_19_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.618 r  mdr_reg[4]_i_12/CO[0]
                         net (fo=13, routed)          0.957    40.575    mdr_reg[4]_i_12_n_3
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.373    40.948 r  mdr[3]_i_36/O
                         net (fo=4, routed)           0.820    41.768    p_1_in62_in
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    41.892 r  mdr[2]_i_41/O
                         net (fo=2, routed)           0.643    42.536    Z1311_out
    SLICE_X49Y0          LUT3 (Prop_lut3_I1_O)        0.150    42.686 r  mdr[2]_i_40/O
                         net (fo=3, routed)           0.826    43.511    Z1012_out
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.326    43.837 r  mdr[2]_i_32/O
                         net (fo=2, routed)           1.017    44.854    Z414_out
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.124    44.978 r  mdr[2]_i_35/O
                         net (fo=3, routed)           0.586    45.564    mdr[2]_i_35_n_0
    SLICE_X51Y0          LUT4 (Prop_lut4_I2_O)        0.124    45.688 r  mdr[2]_i_27/O
                         net (fo=1, routed)           0.000    45.688    mdr[2]_i_27_n_0
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.089 r  mdr_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.089    mdr_reg[2]_i_20_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.360 r  mdr_reg[2]_i_13/CO[0]
                         net (fo=13, routed)          1.260    47.621    mdr_reg[2]_i_13_n_3
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.373    47.994 r  mdr[1]_i_28/O
                         net (fo=5, routed)           0.841    48.835    p_1_in7_in
    SLICE_X54Y0          LUT4 (Prop_lut4_I0_O)        0.124    48.959 r  mdr[1]_i_23/O
                         net (fo=1, routed)           0.000    48.959    mdr[1]_i_23_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.492 r  mdr_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.492    mdr_reg[1]_i_15_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.746 r  mdr_reg[1]_i_14/CO[0]
                         net (fo=14, routed)          0.855    50.601    mdr_reg[1]_i_14_n_3
    SLICE_X57Y2          LUT5 (Prop_lut5_I3_O)        0.367    50.968 r  mdr[1]_i_11/O
                         net (fo=1, routed)           1.032    52.000    mdr[1]_i_11_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    52.124 r  mdr[1]_i_8/O
                         net (fo=1, routed)           0.801    52.925    mdr[1]_i_8_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.124    53.049 r  mdr[1]_i_5/O
                         net (fo=1, routed)           0.452    53.501    mdr[1]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    53.625 r  mdr[1]_i_1/O
                         net (fo=1, routed)           0.000    53.625    mdr[1]_i_1_n_0
    SLICE_X64Y4          FDRE                                         r  mdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.056ns  (logic 16.268ns (32.500%)  route 33.788ns (67.500%))
  Logic Levels:           57  (CARRY4=20 FDRE=1 LUT3=6 LUT4=15 LUT5=5 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.904    30.992    mdr_reg[7]_i_11_n_3
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.399    31.391 r  mdr[5]_i_54/O
                         net (fo=1, routed)           0.727    32.118    p_1_in153_in
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    32.446 r  mdr[5]_i_49/O
                         net (fo=2, routed)           0.452    32.898    Z1335_out
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.150    33.048 r  mdr[5]_i_41/O
                         net (fo=3, routed)           0.827    33.876    Z1036_out
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.328    34.204 r  mdr[5]_i_31/O
                         net (fo=2, routed)           0.671    34.874    Z438_out
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.998 r  mdr[4]_i_30/O
                         net (fo=3, routed)           0.671    35.669    mdr[4]_i_30_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.793 r  mdr[5]_i_25/O
                         net (fo=1, routed)           0.000    35.793    mdr[5]_i_25_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.194 r  mdr_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.194    mdr_reg[5]_i_15_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.465 r  mdr_reg[5]_i_11/CO[0]
                         net (fo=13, routed)          0.866    37.331    mdr_reg[5]_i_11_n_3
    SLICE_X50Y3          LUT4 (Prop_lut4_I2_O)        0.373    37.704 r  mdr[4]_i_36/O
                         net (fo=4, routed)           0.969    38.673    p_1_in99_in
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.124    38.797 r  mdr[4]_i_28/O
                         net (fo=1, routed)           0.000    38.797    mdr[4]_i_28_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  mdr_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.347    mdr_reg[4]_i_19_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.618 r  mdr_reg[4]_i_12/CO[0]
                         net (fo=13, routed)          0.957    40.575    mdr_reg[4]_i_12_n_3
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.373    40.948 r  mdr[3]_i_36/O
                         net (fo=4, routed)           0.820    41.768    p_1_in62_in
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    41.892 r  mdr[2]_i_41/O
                         net (fo=2, routed)           0.643    42.536    Z1311_out
    SLICE_X49Y0          LUT3 (Prop_lut3_I1_O)        0.150    42.686 r  mdr[2]_i_40/O
                         net (fo=3, routed)           0.826    43.511    Z1012_out
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.326    43.837 r  mdr[2]_i_32/O
                         net (fo=2, routed)           1.017    44.854    Z414_out
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.124    44.978 r  mdr[2]_i_35/O
                         net (fo=3, routed)           0.586    45.564    mdr[2]_i_35_n_0
    SLICE_X51Y0          LUT4 (Prop_lut4_I2_O)        0.124    45.688 r  mdr[2]_i_27/O
                         net (fo=1, routed)           0.000    45.688    mdr[2]_i_27_n_0
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.089 r  mdr_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.089    mdr_reg[2]_i_20_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.360 r  mdr_reg[2]_i_13/CO[0]
                         net (fo=13, routed)          0.962    47.323    mdr_reg[2]_i_13_n_3
    SLICE_X57Y2          LUT5 (Prop_lut5_I3_O)        0.373    47.696 r  mdr[2]_i_8/O
                         net (fo=1, routed)           1.168    48.864    mdr[2]_i_8_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I3_O)        0.124    48.988 r  mdr[2]_i_3/O
                         net (fo=1, routed)           0.944    49.932    mdr[2]_i_3_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I4_O)        0.124    50.056 r  mdr[2]_i_1/O
                         net (fo=1, routed)           0.000    50.056    mdr[2]_i_1_n_0
    SLICE_X63Y3          FDRE                                         r  mdr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.671ns  (logic 15.544ns (33.305%)  route 31.127ns (66.695%))
  Logic Levels:           53  (CARRY4=20 FDRE=1 LUT3=5 LUT4=15 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.904    30.992    mdr_reg[7]_i_11_n_3
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.399    31.391 r  mdr[5]_i_54/O
                         net (fo=1, routed)           0.727    32.118    p_1_in153_in
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    32.446 r  mdr[5]_i_49/O
                         net (fo=2, routed)           0.452    32.898    Z1335_out
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.150    33.048 r  mdr[5]_i_41/O
                         net (fo=3, routed)           0.827    33.876    Z1036_out
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.328    34.204 r  mdr[5]_i_31/O
                         net (fo=2, routed)           0.671    34.874    Z438_out
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.998 r  mdr[4]_i_30/O
                         net (fo=3, routed)           0.671    35.669    mdr[4]_i_30_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.793 r  mdr[5]_i_25/O
                         net (fo=1, routed)           0.000    35.793    mdr[5]_i_25_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.194 r  mdr_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.194    mdr_reg[5]_i_15_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.465 r  mdr_reg[5]_i_11/CO[0]
                         net (fo=13, routed)          0.866    37.331    mdr_reg[5]_i_11_n_3
    SLICE_X50Y3          LUT4 (Prop_lut4_I2_O)        0.373    37.704 r  mdr[4]_i_36/O
                         net (fo=4, routed)           0.969    38.673    p_1_in99_in
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.124    38.797 r  mdr[4]_i_28/O
                         net (fo=1, routed)           0.000    38.797    mdr[4]_i_28_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  mdr_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.347    mdr_reg[4]_i_19_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.618 r  mdr_reg[4]_i_12/CO[0]
                         net (fo=13, routed)          0.866    40.484    mdr_reg[4]_i_12_n_3
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.373    40.857 r  mdr[2]_i_31/O
                         net (fo=3, routed)           1.060    41.918    mdr[2]_i_31_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I2_O)        0.124    42.042 r  mdr[3]_i_27/O
                         net (fo=1, routed)           0.000    42.042    mdr[3]_i_27_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.443 r  mdr_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.443    mdr_reg[3]_i_19_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.714 r  mdr_reg[3]_i_12/CO[0]
                         net (fo=13, routed)          1.652    44.366    mdr_reg[3]_i_12_n_3
    SLICE_X56Y2          LUT5 (Prop_lut5_I3_O)        0.373    44.739 r  mdr[3]_i_7/O
                         net (fo=1, routed)           1.029    45.768    mdr[3]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    45.892 r  mdr[3]_i_3/O
                         net (fo=1, routed)           0.655    46.547    mdr[3]_i_3_n_0
    SLICE_X64Y3          LUT5 (Prop_lut5_I4_O)        0.124    46.671 r  mdr[3]_i_1/O
                         net (fo=1, routed)           0.000    46.671    mdr[3]_i_1_n_0
    SLICE_X64Y3          FDRE                                         r  mdr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.459ns  (logic 14.375ns (33.856%)  route 28.084ns (66.144%))
  Logic Levels:           49  (CARRY4=18 FDRE=1 LUT3=5 LUT4=13 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.904    30.992    mdr_reg[7]_i_11_n_3
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.399    31.391 r  mdr[5]_i_54/O
                         net (fo=1, routed)           0.727    32.118    p_1_in153_in
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    32.446 r  mdr[5]_i_49/O
                         net (fo=2, routed)           0.452    32.898    Z1335_out
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.150    33.048 r  mdr[5]_i_41/O
                         net (fo=3, routed)           0.827    33.876    Z1036_out
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.328    34.204 r  mdr[5]_i_31/O
                         net (fo=2, routed)           0.671    34.874    Z438_out
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.998 r  mdr[4]_i_30/O
                         net (fo=3, routed)           0.671    35.669    mdr[4]_i_30_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.793 r  mdr[5]_i_25/O
                         net (fo=1, routed)           0.000    35.793    mdr[5]_i_25_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.194 r  mdr_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.194    mdr_reg[5]_i_15_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.465 r  mdr_reg[5]_i_11/CO[0]
                         net (fo=13, routed)          0.866    37.331    mdr_reg[5]_i_11_n_3
    SLICE_X50Y3          LUT4 (Prop_lut4_I2_O)        0.373    37.704 r  mdr[4]_i_36/O
                         net (fo=4, routed)           0.969    38.673    p_1_in99_in
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.124    38.797 r  mdr[4]_i_28/O
                         net (fo=1, routed)           0.000    38.797    mdr[4]_i_28_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  mdr_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.347    mdr_reg[4]_i_19_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.618 r  mdr_reg[4]_i_12/CO[0]
                         net (fo=13, routed)          0.906    40.524    mdr_reg[4]_i_12_n_3
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.373    40.897 r  mdr[4]_i_7/O
                         net (fo=1, routed)           1.018    41.915    mdr[4]_i_7_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I3_O)        0.124    42.039 r  mdr[4]_i_3/O
                         net (fo=1, routed)           0.296    42.335    mdr[4]_i_3_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I4_O)        0.124    42.459 r  mdr[4]_i_1/O
                         net (fo=1, routed)           0.000    42.459    mdr[4]_i_1_n_0
    SLICE_X63Y3          FDRE                                         r  mdr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.436ns  (logic 13.057ns (33.110%)  route 26.379ns (66.890%))
  Logic Levels:           45  (CARRY4=16 FDRE=1 LUT3=5 LUT4=11 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.904    30.992    mdr_reg[7]_i_11_n_3
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.399    31.391 r  mdr[5]_i_54/O
                         net (fo=1, routed)           0.727    32.118    p_1_in153_in
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    32.446 r  mdr[5]_i_49/O
                         net (fo=2, routed)           0.452    32.898    Z1335_out
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.150    33.048 r  mdr[5]_i_41/O
                         net (fo=3, routed)           0.827    33.876    Z1036_out
    SLICE_X49Y4          LUT5 (Prop_lut5_I0_O)        0.328    34.204 r  mdr[5]_i_31/O
                         net (fo=2, routed)           0.671    34.874    Z438_out
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.998 r  mdr[4]_i_30/O
                         net (fo=3, routed)           0.671    35.669    mdr[4]_i_30_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.793 r  mdr[5]_i_25/O
                         net (fo=1, routed)           0.000    35.793    mdr[5]_i_25_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.194 r  mdr_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.194    mdr_reg[5]_i_15_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.465 r  mdr_reg[5]_i_11/CO[0]
                         net (fo=13, routed)          0.523    36.988    mdr_reg[5]_i_11_n_3
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.373    37.361 r  mdr[5]_i_8/O
                         net (fo=1, routed)           0.866    38.228    mdr[5]_i_8_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.124    38.352 r  mdr[5]_i_3/O
                         net (fo=1, routed)           0.960    39.312    mdr[5]_i_3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I1_O)        0.124    39.436 r  mdr[5]_i_1/O
                         net (fo=1, routed)           0.000    39.436    mdr[5]_i_1_n_0
    SLICE_X62Y3          FDRE                                         r  mdr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.297ns  (logic 12.677ns (34.925%)  route 23.620ns (65.075%))
  Logic Levels:           42  (CARRY4=16 FDRE=1 LUT3=3 LUT4=11 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.987    31.074    mdr_reg[7]_i_11_n_3
    SLICE_X49Y5          LUT4 (Prop_lut4_I2_O)        0.399    31.473 r  mdr[5]_i_42/O
                         net (fo=5, routed)           0.839    32.312    p_1_in168_in
    SLICE_X50Y4          LUT4 (Prop_lut4_I0_O)        0.326    32.638 r  mdr[6]_i_23/O
                         net (fo=1, routed)           0.000    32.638    mdr[6]_i_23_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.018 r  mdr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.018    mdr_reg[6]_i_14_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.272 r  mdr_reg[6]_i_10/CO[0]
                         net (fo=13, routed)          0.833    34.105    mdr_reg[6]_i_10_n_3
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.367    34.472 r  mdr[6]_i_8/O
                         net (fo=1, routed)           0.381    34.853    mdr[6]_i_8_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.977 r  mdr[6]_i_5/O
                         net (fo=1, routed)           0.000    34.977    mdr[6]_i_5_n_0
    SLICE_X59Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    35.194 r  mdr_reg[6]_i_3/O
                         net (fo=1, routed)           0.804    35.998    mdr_reg[6]_i_3_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I4_O)        0.299    36.297 r  mdr[6]_i_1/O
                         net (fo=1, routed)           0.000    36.297    mdr[6]_i_1_n_0
    SLICE_X63Y3          FDRE                                         r  mdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.909ns  (logic 10.932ns (33.219%)  route 21.977ns (66.781%))
  Logic Levels:           37  (CARRY4=14 FDRE=1 LUT3=3 LUT4=9 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.169    27.959    mdr_reg[8]_i_9_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.373    28.332 r  mdr[7]_i_34/O
                         net (fo=4, routed)           0.811    29.143    p_11_in[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    29.267 r  mdr[7]_i_25/O
                         net (fo=1, routed)           0.000    29.267    mdr[7]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.817 r  mdr_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.817    mdr_reg[7]_i_16_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.088 r  mdr_reg[7]_i_11/CO[0]
                         net (fo=13, routed)          0.974    31.062    mdr_reg[7]_i_11_n_3
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.373    31.435 r  mdr[7]_i_6/O
                         net (fo=1, routed)           0.677    32.112    mdr[7]_i_6_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.236 r  mdr[7]_i_3/O
                         net (fo=1, routed)           0.549    32.785    mdr[7]_i_3_n_0
    SLICE_X63Y7          LUT5 (Prop_lut5_I4_O)        0.124    32.909 r  mdr[7]_i_1/O
                         net (fo=1, routed)           0.000    32.909    mdr[7]_i_1_n_0
    SLICE_X63Y7          FDRE                                         r  mdr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.048ns  (logic 9.614ns (31.996%)  route 20.434ns (68.004%))
  Logic Levels:           33  (CARRY4=12 FDRE=1 LUT3=3 LUT4=8 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.389    24.738    mdr_reg[9]_i_11_n_3
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.373    25.111 r  mdr[8]_i_42/O
                         net (fo=4, routed)           0.734    25.845    p_1_in222_in
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.969 r  mdr[8]_i_32/O
                         net (fo=1, routed)           0.000    25.969    mdr[8]_i_32_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.519 r  mdr_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.519    mdr_reg[8]_i_19_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.790 r  mdr_reg[8]_i_9/CO[0]
                         net (fo=13, routed)          1.276    28.066    mdr_reg[8]_i_9_n_3
    SLICE_X56Y4          LUT5 (Prop_lut5_I3_O)        0.373    28.439 r  mdr[8]_i_4/O
                         net (fo=1, routed)           0.892    29.331    mdr[8]_i_4_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I3_O)        0.124    29.455 r  mdr[8]_i_2/O
                         net (fo=1, routed)           0.469    29.924    mdr[8]_i_2_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.124    30.048 r  mdr[8]_i_1/O
                         net (fo=1, routed)           0.000    30.048    mdr[8]_i_1_n_0
    SLICE_X62Y6          FDRE                                         r  mdr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.452ns  (logic 8.688ns (31.648%)  route 18.764ns (68.352%))
  Logic Levels:           30  (CARRY4=10 FDRE=1 LUT3=3 LUT4=7 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE                         0.000     0.000 r  acc_reg[5]/C
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  acc_reg[5]/Q
                         net (fo=90, routed)          3.941     4.459    b[5]
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124     4.583 r  mdr[15]_i_13/O
                         net (fo=17, routed)          0.987     5.569    mdr[15]_i_13_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.150     5.719 r  mdr[14]_i_30/O
                         net (fo=4, routed)           0.841     6.561    mdr[14]_i_30_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I2_O)        0.328     6.889 r  mdr[14]_i_25/O
                         net (fo=1, routed)           0.000     6.889    mdr[14]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.287 r  mdr_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.287    mdr_reg[14]_i_16_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.558 r  mdr_reg[14]_i_12/CO[0]
                         net (fo=13, routed)          1.189     8.746    mdr_reg[14]_i_12_n_3
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.373     9.119 r  mdr[13]_i_33/O
                         net (fo=4, routed)           0.805     9.924    p_1_in382_in
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.048 r  mdr[13]_i_26/O
                         net (fo=1, routed)           0.000    10.048    mdr[13]_i_26_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.581 r  mdr_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.581    mdr_reg[13]_i_17_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.835 r  mdr_reg[13]_i_13/CO[0]
                         net (fo=13, routed)          1.008    11.843    mdr_reg[13]_i_13_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.367    12.210 r  mdr[11]_i_28/O
                         net (fo=4, routed)           0.976    13.186    p_1_in370_in
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.310 r  mdr[12]_i_26/O
                         net (fo=1, routed)           0.000    13.310    mdr[12]_i_26_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  mdr_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.711    mdr_reg[12]_i_20_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.982 r  mdr_reg[12]_i_14/CO[0]
                         net (fo=13, routed)          0.943    14.925    mdr_reg[12]_i_14_n_3
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.399    15.324 r  mdr[10]_i_41/O
                         net (fo=1, routed)           0.707    16.032    p_1_in313_in
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.328    16.360 r  mdr[10]_i_39/O
                         net (fo=2, routed)           0.661    17.021    Z1375_out
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.146    17.167 r  mdr[10]_i_38/O
                         net (fo=3, routed)           0.482    17.649    Z1076_out
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.328    17.977 r  mdr[10]_i_30/O
                         net (fo=2, routed)           0.599    18.576    Z478_out
    SLICE_X50Y9          LUT4 (Prop_lut4_I1_O)        0.124    18.700 r  mdr[10]_i_33/O
                         net (fo=3, routed)           0.657    19.357    mdr[10]_i_33_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.481 r  mdr[10]_i_25/O
                         net (fo=1, routed)           0.000    19.481    mdr[10]_i_25_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.882 r  mdr_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.882    mdr_reg[10]_i_16_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.153 r  mdr_reg[10]_i_11/CO[0]
                         net (fo=13, routed)          0.901    21.053    mdr_reg[10]_i_11_n_3
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.373    21.426 r  mdr[9]_i_25/O
                         net (fo=4, routed)           0.978    22.404    p_1_in254_in
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    22.528 r  mdr[9]_i_22/O
                         net (fo=1, routed)           0.000    22.528    mdr[9]_i_22_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.078 r  mdr_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.078    mdr_reg[9]_i_14_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.349 r  mdr_reg[9]_i_11/CO[0]
                         net (fo=13, routed)          1.928    25.278    mdr_reg[9]_i_11_n_3
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.373    25.651 r  mdr[9]_i_8/O
                         net (fo=1, routed)           0.855    26.506    mdr[9]_i_8_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124    26.630 r  mdr[9]_i_4/O
                         net (fo=1, routed)           0.000    26.630    mdr[9]_i_4_n_0
    SLICE_X59Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    26.847 r  mdr_reg[9]_i_2/O
                         net (fo=1, routed)           0.306    27.153    mdr_reg[9]_i_2_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.299    27.452 r  mdr[9]_i_1/O
                         net (fo=1, routed)           0.000    27.452    mdr[9]_i_1_n_0
    SLICE_X62Y5          FDRE                                         r  mdr_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ret_pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pcreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE                         0.000     0.000 r  ret_pc_reg[0]/C
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ret_pc_reg[0]/Q
                         net (fo=1, routed)           0.054     0.195    ret_pc_reg_n_0_[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.045     0.240 r  pcreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.240    pcreg[0]_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  pcreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE                         0.000     0.000 r  sal_reg[8]/C
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sal_reg[8]/Q
                         net (fo=1, routed)           0.115     0.243    sal__0[8]
    SLICE_X59Y11         FDRE                                         r  resaum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE                         0.000     0.000 r  sal_reg[6]/C
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sal_reg[6]/Q
                         net (fo=1, routed)           0.116     0.244    sal__0[6]
    SLICE_X59Y11         FDRE                                         r  resaum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE                         0.000     0.000 r  sal_reg[7]/C
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sal_reg[7]/Q
                         net (fo=1, routed)           0.116     0.244    sal__0[7]
    SLICE_X59Y11         FDRE                                         r  resaum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regD_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.781%)  route 0.121ns (46.219%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE                         0.000     0.000 r  mdr_reg[13]/C
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[13]/Q
                         net (fo=4, routed)           0.121     0.262    mdr[13]
    SLICE_X61Y7          FDRE                                         r  regD_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regD_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.459%)  route 0.123ns (46.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE                         0.000     0.000 r  mdr_reg[10]/C
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[10]/Q
                         net (fo=4, routed)           0.123     0.264    mdr[10]
    SLICE_X61Y7          FDRE                                         r  regD_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regB_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE                         0.000     0.000 r  mdr_reg[14]/C
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[14]/Q
                         net (fo=4, routed)           0.127     0.268    mdr[14]
    SLICE_X60Y6          FDRE                                         r  regB_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regD_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE                         0.000     0.000 r  mdr_reg[15]/C
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[15]/Q
                         net (fo=4, routed)           0.128     0.269    mdr[15]
    SLICE_X60Y7          FDRE                                         r  regD_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE                         0.000     0.000 r  sal_reg[2]/C
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sal_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    sal__0[2]
    SLICE_X60Y13         FDRE                                         r  resaum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regB_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE                         0.000     0.000 r  mdr_reg[15]/C
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[15]/Q
                         net (fo=4, routed)           0.134     0.275    mdr[15]
    SLICE_X62Y8          FDRE                                         r  regB_reg[15]/D
  -------------------------------------------------------------------    -------------------





