<InterfaceSummary>
<RtlPorts>
<name>coefs</name>
<CType>
<TypeName>complex</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
<ElementType>
<TypeName>ap_fixed 32 1 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</ElementType>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>1</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_r</name>
<CType>
<TypeName>complex</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
<ElementType>
<TypeName>ap_fixed 32 1 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</ElementType>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>1</InvalidType>
</RtlPorts>
<RtlPorts>
<name>inxn2</name>
<CType>
<TypeName>complex</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
<ElementType>
<TypeName>ap_fixed 32 1 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</ElementType>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>1</InvalidType>
</RtlPorts>
<RtlPorts>
<name>outxk1</name>
<CType>
<TypeName>complex</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
<ElementType>
<TypeName>ap_fixed 32 1 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</ElementType>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>1</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_r</name>
<CType>
<TypeName>complex</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
<ElementType>
<TypeName>ap_fixed 32 1 5 3 0</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</ElementType>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>1</InvalidType>
</RtlPorts>
</InterfaceSummary>

