{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448139056406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448139056406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 14:50:56 2015 " "Processing started: Sat Nov 21 14:50:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448139056406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448139056406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448139056406 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1448139056858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "memFilesProcessor/MemoryInterface.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139056906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139056906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057192 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057194 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057196 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057197 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057199 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/downloads/lab8files/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/downloads/lab8files/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-behavior " "Found design unit 1: mux16-behavior" {  } { { "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/downloads/lab8files/decoder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/downloads/lab8files/decoder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-behavior " "Found design unit 1: decoder16-behavior" {  } { { "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057207 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Found entity 1: decoder16" {  } { { "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/variouslogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/variouslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variousLogic-Behavioral " "Found design unit 1: variousLogic-Behavioral" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/variousLogic.vhd" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/variousLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057209 ""} { "Info" "ISGN_ENTITY_NAME" "1 variousLogic " "Found entity 1: variousLogic" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/variousLogic.vhd" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/variousLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/multi4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/multi4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4to1-behavior " "Found design unit 1: multi4to1-behavior" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/multi4to1.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/multi4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057211 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4to1 " "Found entity 1: multi4to1" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/multi4to1.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/multi4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/multi2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/multi2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2to1-behavior " "Found design unit 1: multi2to1-behavior" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/multi2to1.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/multi2to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057213 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi2to1 " "Found entity 1: multi2to1" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/multi2to1.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/multi2to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder-behavior " "Found design unit 1: bitAdder-behavior" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bitAdder.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bitAdder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057216 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder " "Found entity 1: bitAdder" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bitAdder.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bitAdder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/bit16xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16xor-Behavioral " "Found design unit 1: bit16xor-Behavioral" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16xor.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16xor.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057218 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16xor " "Found entity 1: bit16xor" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16xor.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16xor.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/bit16or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16or-Behavioral " "Found design unit 1: bit16or-Behavioral" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16or.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16or.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057220 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16or " "Found entity 1: bit16or" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16or.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/bit16and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16and-Behavioral " "Found design unit 1: bit16and-Behavioral" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16and.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16and.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057222 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16and " "Found entity 1: bit16and" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16and.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16and.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16add.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/desktop/shit ballz/bit16add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16add-behavior " "Found design unit 1: bit16add-behavior" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057224 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16add " "Found entity 1: bit16add" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhdl" "" { Text "D:/github/csce230/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/github/csce230/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR24-behavior " "Found design unit 1: IR24-behavior" {  } { { "IR24.vhd" "" { Text "D:/github/csce230/IR24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057227 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR24 " "Found entity 1: IR24" {  } { { "IR24.vhd" "" { Text "D:/github/csce230/IR24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "D:/github/csce230/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057228 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "D:/github/csce230/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffreg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuffReg16-behavior " "Found design unit 1: BuffReg16-behavior" {  } { { "BuffReg16.vhd" "" { Text "D:/github/csce230/BuffReg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057230 ""} { "Info" "ISGN_ENTITY_NAME" "1 BuffReg16 " "Found entity 1: BuffReg16" {  } { { "BuffReg16.vhd" "" { Text "D:/github/csce230/BuffReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "D:/github/csce230/registerFile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057231 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "D:/github/csce230/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "D:/github/csce230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "D:/github/csce230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057234 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi4to1-behavior " "Found design unit 1: bit16multi4to1-behavior" {  } { { "bit16multi4to1.vhd" "" { Text "D:/github/csce230/bit16multi4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057236 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi4to1 " "Found entity 1: bit16multi4to1" {  } { { "bit16multi4to1.vhd" "" { Text "D:/github/csce230/bit16multi4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi2to1-behavior " "Found design unit 1: bit16multi2to1-behavior" {  } { { "bit16multi2to1.vhd" "" { Text "D:/github/csce230/bit16multi2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057237 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi2to1 " "Found entity 1: bit16multi2to1" {  } { { "bit16multi2to1.vhd" "" { Text "D:/github/csce230/bit16multi2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxy-SYN " "Found design unit 1: muxy-SYN" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057240 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxy " "Found entity 1: muxy" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057242 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ma-SYN " "Found design unit 1: mux_ma-SYN" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ma " "Found entity 1: mux_ma" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "D:/github/csce230/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057245 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "D:/github/csce230/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Found design unit 1: muxc-SYN" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057247 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxc " "Found entity 1: muxc" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const15-SYN " "Found design unit 1: const15-SYN" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1448139057248 ""} { "Info" "ISGN_ENTITY_NAME" "1 const15 " "Found entity 1: const15" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1448139057360 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ncvz " "Found inconsistent dimensions for element \"ncvz\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -824 104 264 -808 "ncvz\[15..0\]" "" } { -216 576 620 -200 "ncvz\[3\]" "" } { -200 576 624 -184 "ncvz\[2\]" "" } { -168 544 620 -152 "ncvz\[0\]" "" } { -184 576 620 -168 "ncvz\[1\]" "" } { -192 848 1024 -176 "ncvz" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "" 0 -1 1448139057365 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ncvz " "Converted elements in bus name \"ncvz\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[15..0\] ncvz15..0 " "Converted element name(s) from \"ncvz\[15..0\]\" to \"ncvz15..0\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -824 104 264 -808 "ncvz\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448139057366 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[3\] ncvz3 " "Converted element name(s) from \"ncvz\[3\]\" to \"ncvz3\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -216 576 620 -200 "ncvz\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448139057366 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[2\] ncvz2 " "Converted element name(s) from \"ncvz\[2\]\" to \"ncvz2\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -200 576 624 -184 "ncvz\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448139057366 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[0\] ncvz0 " "Converted element name(s) from \"ncvz\[0\]\" to \"ncvz0\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -168 544 620 -152 "ncvz\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448139057366 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[1\] ncvz1 " "Converted element name(s) from \"ncvz\[1\]\" to \"ncvz1\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -184 576 620 -168 "ncvz\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448139057366 ""}  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -824 104 264 -808 "ncvz\[15..0\]" "" } { -216 576 620 -200 "ncvz\[3\]" "" } { -200 576 624 -184 "ncvz\[2\]" "" } { -168 544 620 -152 "ncvz\[0\]" "" } { -184 576 620 -168 "ncvz\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1448139057366 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name1 " "Pin \"pin_name1\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -576 696 872 -560 "pin_name1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1448139057368 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name7 " "Pin \"pin_name7\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1016 920 1096 1032 "pin_name7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1448139057368 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ncvz " "Pin \"ncvz\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1448139057368 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "raout\[15..0\] " "Pin \"raout\[15..0\]\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1448139057370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst2 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst2\"" {  } { { "project.bdf" "inst2" { Schematic "D:/github/csce230/project.bdf" { { 256 264 504 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst5 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst5\"" {  } { { "project.bdf" "inst5" { Schematic "D:/github/csce230/project.bdf" { { 312 -112 0 360 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/github/csce230/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057436 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuffReg16 BuffReg16:PS " "Elaborating entity \"BuffReg16\" for hierarchy \"BuffReg16:PS\"" {  } { { "project.bdf" "PS" { Schematic "D:/github/csce230/project.bdf" { { -832 272 496 -736 "PS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "project.bdf" "inst9" { Schematic "D:/github/csce230/project.bdf" { { -248 336 576 -120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 alu:inst9\|bit16multi2to1:multa " "Elaborating entity \"bit16multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\"" {  } { { "alu.vhdl" "multa" { Text "D:/github/csce230/alu.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2to1 alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0 " "Elaborating entity \"multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0\"" {  } { { "bit16multi2to1.vhd" "mult0" { Text "D:/github/csce230/bit16multi2to1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16add alu:inst9\|bit16add:FA " "Elaborating entity \"bit16add\" for hierarchy \"alu:inst9\|bit16add:FA\"" {  } { { "alu.vhdl" "FA" { Text "D:/github/csce230/alu.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAdder alu:inst9\|bit16add:FA\|bitAdder:add0 " "Elaborating entity \"bitAdder\" for hierarchy \"alu:inst9\|bit16add:FA\|bitAdder:add0\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" "add0" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variousLogic alu:inst9\|variousLogic:flags " "Elaborating entity \"variousLogic\" for hierarchy \"alu:inst9\|variousLogic:flags\"" {  } { { "alu.vhdl" "flags" { Text "D:/github/csce230/alu.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16and alu:inst9\|bit16and:and1 " "Elaborating entity \"bit16and\" for hierarchy \"alu:inst9\|bit16and:and1\"" {  } { { "alu.vhdl" "and1" { Text "D:/github/csce230/alu.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16or alu:inst9\|bit16or:or1 " "Elaborating entity \"bit16or\" for hierarchy \"alu:inst9\|bit16or:or1\"" {  } { { "alu.vhdl" "or1" { Text "D:/github/csce230/alu.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16xor alu:inst9\|bit16xor:xor1 " "Elaborating entity \"bit16xor\" for hierarchy \"alu:inst9\|bit16xor:xor1\"" {  } { { "alu.vhdl" "xor1" { Text "D:/github/csce230/alu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi4to1 alu:inst9\|bit16multi4to1:multfin " "Elaborating entity \"bit16multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\"" {  } { { "alu.vhdl" "multfin" { Text "D:/github/csce230/alu.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4to1 alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0 " "Elaborating entity \"multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0\"" {  } { { "bit16multi4to1.vhd" "mult0" { Text "D:/github/csce230/bit16multi4to1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst8 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst8\"" {  } { { "project.bdf" "inst8" { Schematic "D:/github/csce230/project.bdf" { { -88 288 512 72 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 registerFile:inst8\|decoder16:decode " "Elaborating entity \"decoder16\" for hierarchy \"registerFile:inst8\|decoder16:decode\"" {  } { { "registerFile.vhd" "decode" { Text "D:/github/csce230/registerFile.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 registerFile:inst8\|Reg16:reg1 " "Elaborating entity \"Reg16\" for hierarchy \"registerFile:inst8\|Reg16:reg1\"" {  } { { "registerFile.vhd" "reg1" { Text "D:/github/csce230/registerFile.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 registerFile:inst8\|mux16:mux1 " "Elaborating entity \"mux16\" for hierarchy \"registerFile:inst8\|mux16:mux1\"" {  } { { "registerFile.vhd" "mux1" { Text "D:/github/csce230/registerFile.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxy muxy:inst " "Elaborating entity \"muxy\" for hierarchy \"muxy:inst\"" {  } { { "project.bdf" "inst" { Schematic "D:/github/csce230/project.bdf" { { 1288 280 424 1384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxy:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "LPM_MUX_component" { Text "D:/github/csce230/muxy.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxy:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057561 ""}  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Found entity 1: mux_o4e" {  } { { "db/mux_o4e.tdf" "" { Text "D:/github/csce230/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated " "Elaborating entity \"mux_o4e\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:suckmydick " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:suckmydick\"" {  } { { "project.bdf" "suckmydick" { Schematic "D:/github/csce230/project.bdf" { { -1024 1024 1240 -896 "suckmydick" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057606 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Pin \"MEM_read\" not connected" {  } { { "memFilesProcessor/MemoryInterface.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1448139057607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:suckmydick\|Const:inst3 " "Elaborating entity \"Const\" for hierarchy \"MemoryInterface:suckmydick\|Const:inst3\"" {  } { { "memFilesProcessor/MemoryInterface.bdf" "inst3" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { { 120 592 656 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "lpm_constant_component" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057624 ""}  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:suckmydick\|MainMemory:inst " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:suckmydick\|MainMemory:inst\"" {  } { { "memFilesProcessor/MemoryInterface.bdf" "inst" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "altsyncram_component" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memFilesProcessor/MemoryInitialization.mif " "Parameter \"init_file\" = \"./memFilesProcessor/MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057716 ""}  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efg1 " "Found entity 1: altsyncram_efg1" {  } { { "db/altsyncram_efg1.tdf" "" { Text "D:/github/csce230/db/altsyncram_efg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efg1 MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated " "Elaborating entity \"altsyncram_efg1\" for hierarchy \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ma mux_ma:inst6 " "Elaborating entity \"mux_ma\" for hierarchy \"mux_ma:inst6\"" {  } { { "project.bdf" "inst6" { Schematic "D:/github/csce230/project.bdf" { { -976 728 872 -896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "LPM_MUX_component" { Text "D:/github/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057777 ""}  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "D:/github/csce230/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst1 " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst1\"" {  } { { "project.bdf" "inst1" { Schematic "D:/github/csce230/project.bdf" { { -1000 232 464 -840 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst1\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst2" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "lpm_ff_component" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057849 ""}  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst1\|MuxPC:inst3 " "Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxPC:inst3\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst3" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst1\|Adder:inst1 " "Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst1" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "lpm_add_sub_component" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057901 ""}  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "D:/github/csce230/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139057941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139057941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst1\|MuxINC:inst " "Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxINC:inst\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst1\|PC_Temp:inst4 " "Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst4" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "lpm_ff_component" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057963 ""}  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR24 IR24:inst3 " "Elaborating entity \"IR24\" for hierarchy \"IR24:inst3\"" {  } { { "project.bdf" "inst3" { Schematic "D:/github/csce230/project.bdf" { { 704 280 504 832 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxc muxc:inst10 " "Elaborating entity \"muxc\" for hierarchy \"muxc:inst10\"" {  } { { "project.bdf" "inst10" { Schematic "D:/github/csce230/project.bdf" { { -48 -112 32 48 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxc:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "LPM_MUX_component" { Text "D:/github/csce230/muxc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139057978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139057983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxc:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139057983 ""}  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139057983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_53e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_53e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Found entity 1: mux_53e" {  } { { "db/mux_53e.tdf" "" { Text "D:/github/csce230/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Elaborating entity \"mux_53e\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139058021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const15 const15:inst11 " "Elaborating entity \"const15\" for hierarchy \"const15:inst11\"" {  } { { "project.bdf" "inst11" { Schematic "D:/github/csce230/project.bdf" { { 104 -216 -104 152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139058024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "LPM_CONSTANT_component" { Text "D:/github/csce230/const15.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139058030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139058032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058032 ""}  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139058032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 bit16multi2to1:MuxB " "Elaborating entity \"bit16multi2to1\" for hierarchy \"bit16multi2to1:MuxB\"" {  } { { "project.bdf" "MuxB" { Schematic "D:/github/csce230/project.bdf" { { 1016 256 424 1112 "MuxB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139058033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst7 " "Elaborating entity \"immediate\" for hierarchy \"immediate:inst7\"" {  } { { "project.bdf" "inst7" { Schematic "D:/github/csce230/project.bdf" { { 584 272 512 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139058044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Reg16:inst4 " "Elaborating entity \"Reg16\" for hierarchy \"Reg16:inst4\"" {  } { { "project.bdf" "inst4" { Schematic "D:/github/csce230/project.bdf" { { 1144 240 464 1272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448139058045 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlUnit:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlUnit:inst2\|Mod0\"" {  } { { "controlUnit.vhdl" "Mod0" { Text "D:/github/csce230/controlUnit.vhdl" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1448139058555 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1448139058555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ControlUnit:inst2\|lpm_divide:Mod0\"" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1448139058603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"ControlUnit:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1448139058603 ""}  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1448139058603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "D:/github/csce230/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/github/csce230/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/github/csce230/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/github/csce230/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/github/csce230/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "D:/github/csce230/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448139058845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448139058845 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -576 696 872 -560 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|pin_name1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name7 GND " "Pin \"pin_name7\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1016 920 1096 1032 "pin_name7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|pin_name7"} { "Warning" "WMLS_MLS_STUCK_PIN" "ncvz GND " "Pin \"ncvz\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|ncvz"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[23\] GND " "Pin \"RM_out\[23\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[22\] GND " "Pin \"RM_out\[22\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[21\] GND " "Pin \"RM_out\[21\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[20\] GND " "Pin \"RM_out\[20\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[19\] GND " "Pin \"RM_out\[19\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[18\] GND " "Pin \"RM_out\[18\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[17\] GND " "Pin \"RM_out\[17\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[16\] GND " "Pin \"RM_out\[16\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|RM_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_select GND " "Pin \"b_select\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 24 856 1032 40 "b_select" "" } { 336 504 616 352 "b_select" "" } { 1064 208 257 1080 "b_select" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|b_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[15\] GND " "Pin \"raout\[15\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[14\] GND " "Pin \"raout\[14\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[13\] GND " "Pin \"raout\[13\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[12\] GND " "Pin \"raout\[12\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[11\] GND " "Pin \"raout\[11\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[10\] GND " "Pin \"raout\[10\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[9\] GND " "Pin \"raout\[9\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[8\] GND " "Pin \"raout\[8\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[7\] GND " "Pin \"raout\[7\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[6\] GND " "Pin \"raout\[6\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[5\] GND " "Pin \"raout\[5\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[4\] GND " "Pin \"raout\[4\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[3\] GND " "Pin \"raout\[3\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[2\] GND " "Pin \"raout\[2\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[1\] GND " "Pin \"raout\[1\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[0\] GND " "Pin \"raout\[0\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1448139062614 "|project|raout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1448139062614 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1448139063820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1448139064151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1448139064151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2899 " "Implemented 2899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1448139064298 ""} { "Info" "ICUT_CUT_TM_OPINS" "197 " "Implemented 197 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1448139064298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2676 " "Implemented 2676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1448139064298 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1448139064298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1448139064298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448139064339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 14:51:04 2015 " "Processing ended: Sat Nov 21 14:51:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448139064339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448139064339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448139064339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448139064339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448139065197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448139065197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 14:51:05 2015 " "Processing started: Sat Nov 21 14:51:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448139065197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448139065197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448139065197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1448139065366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1448139065393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448139065423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448139065423 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1448139065530 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1448139065540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1448139066041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1448139066041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1448139066041 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1448139066041 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 4995 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1448139066043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 4996 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1448139066043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 4997 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1448139066043 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1448139066043 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1448139066046 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "199 199 " "No exact pin location assignment(s) for 199 pins of 199 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pin_name1 } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -576 696 872 -560 "pin_name1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name7 " "Pin pin_name7 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pin_name7 } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1016 920 1096 1032 "pin_name7" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 356 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ncvz " "Pin ncvz not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ncvz } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ncvz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 357 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rfwrite " "Pin rfwrite not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rfwrite } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -96 856 1032 -80 "rfwrite" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rfwrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 358 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[15\] " "Pin inA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[14\] " "Pin inA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[13\] " "Pin inA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[12\] " "Pin inA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[11\] " "Pin inA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[10\] " "Pin inA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[9\] " "Pin inA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[8\] " "Pin inA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[7\] " "Pin inA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[6\] " "Pin inA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[5\] " "Pin inA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[4\] " "Pin inA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[3\] " "Pin inA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[2\] " "Pin inA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[1\] " "Pin inA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[0\] " "Pin inA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { inA[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[15\] " "Pin dataD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[14\] " "Pin dataD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[13\] " "Pin dataD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[12\] " "Pin dataD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[11\] " "Pin dataD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[10\] " "Pin dataD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[9\] " "Pin dataD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[8\] " "Pin dataD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[7\] " "Pin dataD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[6\] " "Pin dataD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[5\] " "Pin dataD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[4\] " "Pin dataD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[3\] " "Pin dataD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[2\] " "Pin dataD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[1\] " "Pin dataD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[0\] " "Pin dataD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[15\] " "Pin rzout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[14\] " "Pin rzout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[13\] " "Pin rzout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[12\] " "Pin rzout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[11\] " "Pin rzout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[10\] " "Pin rzout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[9\] " "Pin rzout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[8\] " "Pin rzout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[7\] " "Pin rzout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[6\] " "Pin rzout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[5\] " "Pin rzout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[4\] " "Pin rzout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[3\] " "Pin rzout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[2\] " "Pin rzout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[1\] " "Pin rzout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[0\] " "Pin rzout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[15\] " "Pin aluout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[14\] " "Pin aluout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[13\] " "Pin aluout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[12\] " "Pin aluout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[11\] " "Pin aluout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[10\] " "Pin aluout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[9\] " "Pin aluout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[8\] " "Pin aluout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[7\] " "Pin aluout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[6\] " "Pin aluout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[5\] " "Pin aluout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[4\] " "Pin aluout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[3\] " "Pin aluout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[2\] " "Pin aluout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[1\] " "Pin aluout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[0\] " "Pin aluout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[23\] " "Pin MI_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[23] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[22\] " "Pin MI_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[22] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[21\] " "Pin MI_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[21] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 235 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[20\] " "Pin MI_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[20] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 236 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[19\] " "Pin MI_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[19] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[18\] " "Pin MI_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[18] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[17\] " "Pin MI_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[17] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[16\] " "Pin MI_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[16] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[15\] " "Pin MI_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[14\] " "Pin MI_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[13\] " "Pin MI_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[12\] " "Pin MI_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[11\] " "Pin MI_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[10\] " "Pin MI_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[9\] " "Pin MI_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[8\] " "Pin MI_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[7\] " "Pin MI_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[6\] " "Pin MI_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[5\] " "Pin MI_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[4\] " "Pin MI_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[3\] " "Pin MI_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[2\] " "Pin MI_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[1\] " "Pin MI_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[0\] " "Pin MI_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { MI_out[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -792 1160 1336 -776 "MI_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memRead " "Pin memRead not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { memRead } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -696 992 1168 -680 "memRead" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { memRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 361 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memWrite " "Pin memWrite not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { memWrite } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -648 1000 1176 -632 "memWrite" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { memWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 362 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[15\] " "Pin maRS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[14\] " "Pin maRS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[13\] " "Pin maRS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[12\] " "Pin maRS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[11\] " "Pin maRS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[10\] " "Pin maRS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[9\] " "Pin maRS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[8\] " "Pin maRS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[7\] " "Pin maRS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[6\] " "Pin maRS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[5\] " "Pin maRS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[4\] " "Pin maRS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[3\] " "Pin maRS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 269 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[2\] " "Pin maRS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[1\] " "Pin maRS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[0\] " "Pin maRS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { maRS[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -728 1000 1176 -712 "maRS" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma_select " "Pin ma_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ma_select } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -808 688 864 -792 "ma_select" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 363 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcSelect " "Pin pcSelect not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pcSelect } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -952 -56 120 -936 "pcSelect" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcSelect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 364 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcEnable " "Pin pcEnable not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pcEnable } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -920 -72 104 -904 "pcEnable" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "incSelect " "Pin incSelect not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { incSelect } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -784 -64 112 -768 "incSelect" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { incSelect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 366 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[23\] " "Pin ir\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[23] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[22\] " "Pin ir\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[22] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[21\] " "Pin ir\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[21] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[20\] " "Pin ir\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[20] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[19\] " "Pin ir\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[19] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[18\] " "Pin ir\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[18] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[17\] " "Pin ir\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[17] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[16\] " "Pin ir\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[16] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[15\] " "Pin ir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[14\] " "Pin ir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[13\] " "Pin ir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[12\] " "Pin ir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[11\] " "Pin ir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[10\] " "Pin ir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[9\] " "Pin ir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[23\] " "Pin RM_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[23] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[22\] " "Pin RM_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[22] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[21\] " "Pin RM_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[21] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[20\] " "Pin RM_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[20] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[19\] " "Pin RM_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[19] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[18\] " "Pin RM_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[18] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[17\] " "Pin RM_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[17] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[16\] " "Pin RM_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[16] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[15\] " "Pin RM_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[14\] " "Pin RM_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[13\] " "Pin RM_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[12\] " "Pin RM_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[11\] " "Pin RM_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[10\] " "Pin RM_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[9\] " "Pin RM_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[8\] " "Pin RM_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[7\] " "Pin RM_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[6\] " "Pin RM_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[5\] " "Pin RM_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[4\] " "Pin RM_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 316 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[3\] " "Pin RM_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 317 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[2\] " "Pin RM_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 318 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[1\] " "Pin RM_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 319 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[0\] " "Pin RM_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RM_out[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 320 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[15\] " "Pin rbout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 321 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[14\] " "Pin rbout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 322 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[13\] " "Pin rbout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 323 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[12\] " "Pin rbout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 324 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[11\] " "Pin rbout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 325 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[10\] " "Pin rbout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 326 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[9\] " "Pin rbout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 327 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[8\] " "Pin rbout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 328 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[7\] " "Pin rbout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 329 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[6\] " "Pin rbout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 330 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[5\] " "Pin rbout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 331 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[4\] " "Pin rbout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 332 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[3\] " "Pin rbout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 333 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[2\] " "Pin rbout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 334 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[1\] " "Pin rbout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 335 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[0\] " "Pin rbout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 336 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[1\] " "Pin aluop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluop[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -240 840 1016 -224 "aluop" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 337 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[0\] " "Pin aluop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluop[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -240 840 1016 -224 "aluop" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 338 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_select " "Pin b_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { b_select } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 24 856 1032 40 "b_select" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 367 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[15\] " "Pin raout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 339 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[14\] " "Pin raout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[13\] " "Pin raout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[12\] " "Pin raout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[11\] " "Pin raout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[10\] " "Pin raout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[9\] " "Pin raout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[8\] " "Pin raout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[7\] " "Pin raout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[6\] " "Pin raout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[5\] " "Pin raout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[4\] " "Pin raout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[3\] " "Pin raout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[2\] " "Pin raout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[1\] " "Pin raout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[0\] " "Pin raout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res " "Pin res not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { res } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 688 -144 24 704 "res" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clk } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 624 -144 24 640 "clk" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 360 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1448139066097 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1448139066097 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1448139066307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1448139066307 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1448139066326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448139066447 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clk } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 624 -144 24 640 "clk" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 360 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448139066447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "res (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node res (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Destination node ControlUnit:inst2\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 3418 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~2 " "Destination node ControlUnit:inst2\|stage~2" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1728 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~3 " "Destination node ControlUnit:inst2\|stage~3" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1729 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~4 " "Destination node ControlUnit:inst2\|stage~4" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1730 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~5 " "Destination node ControlUnit:inst2\|stage~5" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1731 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~6 " "Destination node ControlUnit:inst2\|stage~6" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1732 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~7 " "Destination node ControlUnit:inst2\|stage~7" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1733 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~8 " "Destination node ControlUnit:inst2\|stage~8" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1734 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~9 " "Destination node ControlUnit:inst2\|stage~9" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1735 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~10 " "Destination node ControlUnit:inst2\|stage~10" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1736 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448139066447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1448139066447 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448139066447 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { res } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 688 -144 24 704 "res" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448139066447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1448139066648 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1448139066650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1448139066650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1448139066652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1448139066654 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1448139066655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1448139066709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1448139066711 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1448139066711 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "197 unused 3.3V 0 197 0 " "Number of I/O pins in group: 197 (unused VREF, 3.3V VCCIO, 0 input, 197 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1448139066712 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1448139066712 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1448139066712 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1448139066712 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1448139066712 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1448139066712 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448139066765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1448139067597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448139068353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1448139068366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1448139073578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448139073578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1448139074008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "D:/github/csce230/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1448139075180 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1448139075180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448139078619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1448139078621 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1448139078621 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1448139078663 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "197 " "Found 197 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ncvz 0 " "Pin \"ncvz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rfwrite 0 " "Pin \"rfwrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[15\] 0 " "Pin \"inA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[14\] 0 " "Pin \"inA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[13\] 0 " "Pin \"inA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[12\] 0 " "Pin \"inA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[11\] 0 " "Pin \"inA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[10\] 0 " "Pin \"inA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[9\] 0 " "Pin \"inA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[8\] 0 " "Pin \"inA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[7\] 0 " "Pin \"inA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[6\] 0 " "Pin \"inA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[5\] 0 " "Pin \"inA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[4\] 0 " "Pin \"inA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[3\] 0 " "Pin \"inA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[2\] 0 " "Pin \"inA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[1\] 0 " "Pin \"inA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[0\] 0 " "Pin \"inA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[15\] 0 " "Pin \"dataD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[14\] 0 " "Pin \"dataD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[13\] 0 " "Pin \"dataD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[12\] 0 " "Pin \"dataD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[11\] 0 " "Pin \"dataD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[10\] 0 " "Pin \"dataD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[9\] 0 " "Pin \"dataD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[8\] 0 " "Pin \"dataD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[7\] 0 " "Pin \"dataD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[6\] 0 " "Pin \"dataD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[5\] 0 " "Pin \"dataD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[4\] 0 " "Pin \"dataD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[3\] 0 " "Pin \"dataD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[2\] 0 " "Pin \"dataD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[1\] 0 " "Pin \"dataD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[0\] 0 " "Pin \"dataD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[15\] 0 " "Pin \"rzout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[14\] 0 " "Pin \"rzout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[13\] 0 " "Pin \"rzout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[12\] 0 " "Pin \"rzout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[11\] 0 " "Pin \"rzout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[10\] 0 " "Pin \"rzout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[9\] 0 " "Pin \"rzout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[8\] 0 " "Pin \"rzout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[7\] 0 " "Pin \"rzout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[6\] 0 " "Pin \"rzout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[5\] 0 " "Pin \"rzout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[4\] 0 " "Pin \"rzout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[3\] 0 " "Pin \"rzout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[2\] 0 " "Pin \"rzout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[1\] 0 " "Pin \"rzout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[0\] 0 " "Pin \"rzout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[15\] 0 " "Pin \"aluout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[14\] 0 " "Pin \"aluout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[13\] 0 " "Pin \"aluout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[12\] 0 " "Pin \"aluout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[11\] 0 " "Pin \"aluout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[10\] 0 " "Pin \"aluout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[9\] 0 " "Pin \"aluout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[8\] 0 " "Pin \"aluout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[7\] 0 " "Pin \"aluout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[6\] 0 " "Pin \"aluout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[5\] 0 " "Pin \"aluout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[4\] 0 " "Pin \"aluout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[3\] 0 " "Pin \"aluout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[2\] 0 " "Pin \"aluout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[1\] 0 " "Pin \"aluout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[0\] 0 " "Pin \"aluout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[23\] 0 " "Pin \"MI_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[22\] 0 " "Pin \"MI_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[21\] 0 " "Pin \"MI_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[20\] 0 " "Pin \"MI_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[19\] 0 " "Pin \"MI_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[18\] 0 " "Pin \"MI_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[17\] 0 " "Pin \"MI_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[16\] 0 " "Pin \"MI_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[15\] 0 " "Pin \"MI_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[14\] 0 " "Pin \"MI_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[13\] 0 " "Pin \"MI_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[12\] 0 " "Pin \"MI_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[11\] 0 " "Pin \"MI_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[10\] 0 " "Pin \"MI_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[9\] 0 " "Pin \"MI_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[8\] 0 " "Pin \"MI_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[7\] 0 " "Pin \"MI_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[6\] 0 " "Pin \"MI_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[5\] 0 " "Pin \"MI_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[4\] 0 " "Pin \"MI_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[3\] 0 " "Pin \"MI_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[2\] 0 " "Pin \"MI_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[1\] 0 " "Pin \"MI_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[0\] 0 " "Pin \"MI_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memRead 0 " "Pin \"memRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memWrite 0 " "Pin \"memWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[15\] 0 " "Pin \"maRS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[14\] 0 " "Pin \"maRS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[13\] 0 " "Pin \"maRS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[12\] 0 " "Pin \"maRS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[11\] 0 " "Pin \"maRS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[10\] 0 " "Pin \"maRS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[9\] 0 " "Pin \"maRS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[8\] 0 " "Pin \"maRS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[7\] 0 " "Pin \"maRS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[6\] 0 " "Pin \"maRS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[5\] 0 " "Pin \"maRS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[4\] 0 " "Pin \"maRS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[3\] 0 " "Pin \"maRS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[2\] 0 " "Pin \"maRS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[1\] 0 " "Pin \"maRS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[0\] 0 " "Pin \"maRS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ma_select 0 " "Pin \"ma_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcSelect 0 " "Pin \"pcSelect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcEnable 0 " "Pin \"pcEnable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "incSelect 0 " "Pin \"incSelect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[23\] 0 " "Pin \"ir\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[22\] 0 " "Pin \"ir\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[21\] 0 " "Pin \"ir\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[20\] 0 " "Pin \"ir\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[19\] 0 " "Pin \"ir\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[18\] 0 " "Pin \"ir\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[17\] 0 " "Pin \"ir\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[16\] 0 " "Pin \"ir\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[15\] 0 " "Pin \"ir\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[14\] 0 " "Pin \"ir\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[13\] 0 " "Pin \"ir\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[12\] 0 " "Pin \"ir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[11\] 0 " "Pin \"ir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[10\] 0 " "Pin \"ir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[9\] 0 " "Pin \"ir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[8\] 0 " "Pin \"ir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[7\] 0 " "Pin \"ir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[6\] 0 " "Pin \"ir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[5\] 0 " "Pin \"ir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[4\] 0 " "Pin \"ir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[3\] 0 " "Pin \"ir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[2\] 0 " "Pin \"ir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[1\] 0 " "Pin \"ir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[0\] 0 " "Pin \"ir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[23\] 0 " "Pin \"RM_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[22\] 0 " "Pin \"RM_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[21\] 0 " "Pin \"RM_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[20\] 0 " "Pin \"RM_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[19\] 0 " "Pin \"RM_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[18\] 0 " "Pin \"RM_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[17\] 0 " "Pin \"RM_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[16\] 0 " "Pin \"RM_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[15\] 0 " "Pin \"RM_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[14\] 0 " "Pin \"RM_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[13\] 0 " "Pin \"RM_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[12\] 0 " "Pin \"RM_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[11\] 0 " "Pin \"RM_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[10\] 0 " "Pin \"RM_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[9\] 0 " "Pin \"RM_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[8\] 0 " "Pin \"RM_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[7\] 0 " "Pin \"RM_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[6\] 0 " "Pin \"RM_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[5\] 0 " "Pin \"RM_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[4\] 0 " "Pin \"RM_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[3\] 0 " "Pin \"RM_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[2\] 0 " "Pin \"RM_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[1\] 0 " "Pin \"RM_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[0\] 0 " "Pin \"RM_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[15\] 0 " "Pin \"rbout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[14\] 0 " "Pin \"rbout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[13\] 0 " "Pin \"rbout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[12\] 0 " "Pin \"rbout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[11\] 0 " "Pin \"rbout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[10\] 0 " "Pin \"rbout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[9\] 0 " "Pin \"rbout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[8\] 0 " "Pin \"rbout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[7\] 0 " "Pin \"rbout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[6\] 0 " "Pin \"rbout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[5\] 0 " "Pin \"rbout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[4\] 0 " "Pin \"rbout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[3\] 0 " "Pin \"rbout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[2\] 0 " "Pin \"rbout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[1\] 0 " "Pin \"rbout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[0\] 0 " "Pin \"rbout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluop\[1\] 0 " "Pin \"aluop\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluop\[0\] 0 " "Pin \"aluop\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_select 0 " "Pin \"b_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[15\] 0 " "Pin \"raout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[14\] 0 " "Pin \"raout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[13\] 0 " "Pin \"raout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[12\] 0 " "Pin \"raout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[11\] 0 " "Pin \"raout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[10\] 0 " "Pin \"raout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[9\] 0 " "Pin \"raout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[8\] 0 " "Pin \"raout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[7\] 0 " "Pin \"raout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[6\] 0 " "Pin \"raout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[5\] 0 " "Pin \"raout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[4\] 0 " "Pin \"raout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[3\] 0 " "Pin \"raout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[2\] 0 " "Pin \"raout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[1\] 0 " "Pin \"raout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[0\] 0 " "Pin \"raout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448139078719 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1448139078719 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1448139079280 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1448139079378 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1448139079969 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1448139080208 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1448139080259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448139080910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 14:51:20 2015 " "Processing ended: Sat Nov 21 14:51:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448139080910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448139080910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448139080910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448139080910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448139081859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448139081859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 14:51:21 2015 " "Processing started: Sat Nov 21 14:51:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448139081859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448139081859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448139081859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448139082063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448139082065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 14:51:21 2015 " "Processing started: Sat Nov 21 14:51:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448139082065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448139082065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448139082065 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1448139082197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1448139082408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448139082439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448139082439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1448139082613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1448139082613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448139082618 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448139082618 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1448139082638 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1448139082646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1448139082670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -151.999 " "Worst-case setup slack is -151.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -151.999     -8417.308 clk  " " -151.999     -8417.308 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448139082672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448139082680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448139082681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448139082682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -985.463 clk  " "   -2.064      -985.463 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139082683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448139082683 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1448139082725 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1448139082749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448139083200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 14:51:23 2015 " "Processing ended: Sat Nov 21 14:51:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448139083200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448139083200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448139083200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448139083200 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1448139083519 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1448139083520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1448139083607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.612 " "Worst-case setup slack is -58.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.612     -3080.878 clk  " "  -58.612     -3080.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448139083608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448139083617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448139083618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448139083620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -877.380 clk  " "   -2.000      -877.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448139083622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448139083622 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1448139084572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1448139085065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1448139085067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448139085172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 14:51:25 2015 " "Processing ended: Sat Nov 21 14:51:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448139085172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448139085172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448139085172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448139085172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448139086193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448139086193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 14:51:26 2015 " "Processing started: Sat Nov 21 14:51:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448139086193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448139086193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448139086193 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "project.vho\", \"project_fast.vho project_vhd.sdo project_vhd_fast.sdo D:/github/csce230/simulation/modelsim/ simulation " "Generated files \"project.vho\", \"project_fast.vho\", \"project_vhd.sdo\" and \"project_vhd_fast.sdo\" in directory \"D:/github/csce230/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1448139087484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448139087556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 14:51:27 2015 " "Processing ended: Sat Nov 21 14:51:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448139087556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448139087556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448139087556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448139087556 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1448139088220 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448139088221 ""}
