#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 19 20:56:08 2018
# Process ID: 14668
# Current directory: D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.runs/synth_1
# Command line: vivado.exe -log topmodule.vds -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl
# Log file: D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.runs/synth_1/topmodule.vds
# Journal file: D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topmodule.tcl -notrace
Command: synth_design -top topmodule -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 1 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 286.098 ; gain = 114.684
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port i_en is neither a static name nor a globally static expression [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:185]
WARNING: [Synth 8-1565] actual for formal port i_we is neither a static name nor a globally static expression [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:192]
INFO: [Synth 8-638] synthesizing module 'topmodule' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:42]
INFO: [Synth 8-3491] module 'decoder' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/decoder.vhd:34' bound to instance 'dec' of component 'decoder' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:152]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/decoder.vhd:46]
WARNING: [Synth 8-614] signal 'I_enable' is read in the process but is not in the sensitivity list [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/decoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/decoder.vhd:46]
INFO: [Synth 8-3491] module 'controlunit' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/controlunit.vhd:34' bound to instance 'uut_controlunit' of component 'controlunit' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:164]
INFO: [Synth 8-638] synthesizing module 'controlunit' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/controlunit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'controlunit' (2#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/controlunit.vhd:40]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/alu.vhd:37' bound to instance 'uut_alu' of component 'alu' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:170]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/alu.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'alu' (3#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/alu.vhd:51]
INFO: [Synth 8-3491] module 'reg16_8' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/imports/new/reg16_8.vhd:34' bound to instance 'uut_ram' of component 'reg16_8' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:183]
INFO: [Synth 8-638] synthesizing module 'reg16_8' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/imports/new/reg16_8.vhd:46]
WARNING: [Synth 8-614] signal 'I_en' is read in the process but is not in the sensitivity list [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/imports/new/reg16_8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'reg16_8' (4#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/imports/new/reg16_8.vhd:46]
INFO: [Synth 8-3491] module 'ram16' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ram16.vhd:36' bound to instance 'uut_ram16' of component 'ram16' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:195]
INFO: [Synth 8-638] synthesizing module 'ram16' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ram16.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ram16' (5#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ram16.vhd:44]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/program_counter.vhd:37' bound to instance 'uut_pc' of component 'program_counter' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:202]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/program_counter.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/program_counter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (6#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/program_counter.vhd:44]
INFO: [Synth 8-3491] module 'ClockingModule' declared at 'D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ClockingModule.vhd:34' bound to instance 'uut_clockingmodule' of component 'ClockingModule' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:208]
INFO: [Synth 8-638] synthesizing module 'ClockingModule' [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ClockingModule.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ClockingModule' (7#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/ClockingModule.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'topmodule' (8#1) [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/topmodule.vhd:42]
WARNING: [Synth 8-3331] design topmodule has unconnected port I_switch[3]
WARNING: [Synth 8-3331] design topmodule has unconnected port I_switch[2]
WARNING: [Synth 8-3331] design topmodule has unconnected port I_switch[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 321.438 ; gain = 150.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 321.438 ; gain = 150.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 754.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "O_regDwe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 's_state_reg' in module 'controlunit'
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/alu.vhd:61]
INFO: [Synth 8-5544] ROM "s_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_shouldBranch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   7 Input     18 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topmodule 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module controlunit 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     18 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module reg16_8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module ram16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ClockingModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'dec/O_imm_reg' and it is trimmed from '16' to '11' bits. [D:/Naif Mehanna/Documents/Cours/IMA4/CNP/projet_cnp_rihme/MicroControlCNP/MicroControlCNP.srcs/sources_1/new/decoder.vhd:56]
INFO: [Synth 8-5545] ROM "uut_clockingmodule/temp" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design topmodule has unconnected port I_switch[3]
WARNING: [Synth 8-3331] design topmodule has unconnected port I_switch[2]
WARNING: [Synth 8-3331] design topmodule has unconnected port I_switch[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 754.836 ; gain = 583.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+----------------------+-----------+----------------------+-----------------+-------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives      | Hierarchical Name | 
+------------+----------------------+-----------+----------------------+-----------------+-------------------+
|topmodule   | uut_ram/regs_reg     | Implied   | 8 x 16               | RAM32M x 6      | topmodule/ram__2  | 
|topmodule   | uut_ram16/ram_16_reg | Implied   | 8 x 16               | RAM16X1S x 16   | topmodule/ram__3  | 
+------------+----------------------+-----------+----------------------+-----------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[15] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[14] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[13] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[12] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[11] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[10] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[9] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[8] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[7] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[6] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[5] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataA_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[15] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[14] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[13] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[12] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[11] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[10] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[9] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[8] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[7] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[6] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[5] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram/O_dataB_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[15] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[14] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[13] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[12] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[11] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[10] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[9] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[8] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[7] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[6] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[5] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_ram16/O_data_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_controlunit/s_state_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_controlunit/s_state_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_controlunit/s_state_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_controlunit/s_state_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_controlunit/s_state_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selA_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selA_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selA_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selB_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selB_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selB_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selD_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selD_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_selD_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_aluop_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_aluop_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_aluop_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_aluop_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_aluop_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[10] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[9] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[8] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[7] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[6] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[5] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\dec/O_imm_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[17] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[16] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[15] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[14] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[13] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[12] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[11] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[10] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[9] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[8] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[7] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[6] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[5] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[4] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[3] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[2] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[1] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_alu/s_result_reg[0] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_pc/pc_actuel_reg[15] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_pc/pc_actuel_reg[14] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_pc/pc_actuel_reg[13] ) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (\uut_pc/pc_actuel_reg[12] ) is unused and will be removed from module topmodule.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 754.836 ; gain = 583.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 147 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 754.836 ; gain = 105.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 583.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 754.836 ; gain = 549.398
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 754.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 20:56:47 2018...
