0.7
2020.2
Apr 18 2022
16:05:34
D:/Vivado/Verification/Part_2/Section_5/Section_5.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
D:/Vivado/Verification/Part_2/Section_5/Section_5.srcs/sim_1/new/tb.sv,1692710909,systemVerilog,,,,tb,,uvm,,,,,,
D:/Vivado/Verification/Part_2/Section_5/Section_5.srcs/sources_1/new/i2c_top.sv,1692699640,systemVerilog,D:/Vivado/Verification/Part_2/Section_5/Section_5.srcs/sim_1/new/tb.sv,D:/Vivado/Verification/Part_2/Section_5/Section_5.srcs/sim_1/new/tb.sv,,$unit_i2c_top_sv_77434881;eeprom_top;i2c_if;i2c_top;i2cmem_top,,uvm,,,,,,
