#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000025e89632d20 .scope module, "signextend" "signextend" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /OUTPUT 32 "result";
o0000025e89666f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000025e89633510_0 .net "data", 7 0, o0000025e89666f18;  0 drivers
v0000025e89632eb0_0 .var "result", 31 0;
E_0000025e89664e90 .event anyedge, v0000025e89633510_0;
    .scope S_0000025e89632d20;
T_0 ;
    %wait E_0000025e89664e90;
    %load/vec4 v0000025e89633510_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 255, 0, 24;
    %load/vec4 v0000025e89633510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025e89632eb0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000025e89633510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025e89632eb0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "signextend.v";
