# PLCT 开源进展·第 53 期·2024 年 1 月 1 日

## 卷首语


## 本期亮点

（请从 RuyiSDK、CNRV、openEuler 等公众号以及相关群聊中汇总素材）

## RuyiSDK IDE

## RuyiSDK 包管理器

## V8

## Spidermonkey

## OpenJDK Upstream

## OpenJDK RV32G

## OpenJDK8 Backporting

## DynamoRIO RV64GC

- [i#3544 RV64: Treat atomic instructions as load/store instructions](https://github.com/DynamoRIO/dynamorio/pull/6528) 
- [i#3544 RV64: Enable a few more sample tests](https://github.com/DynamoRIO/dynamorio/pull/6504) 
- [i#3544 RV64: Enable sample.bbcount test](https://github.com/DynamoRIO/dynamorio/pull/6498) 
- [i#3544 RV64: Enable sample.bbbuf test](https://github.com/DynamoRIO/dynamorio/pull/6493) 
- [i#3544 RV64: Adds immediate display format via IR](https://github.com/DynamoRIO/dynamorio/pull/6489) 

## OpenCV RISC-V 优化

## GNU Toolchain

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

### Jiawei Chen

### Shihua Liao

### Yixuan Chen

### Yulong Shi

## LLVM Monorepo
https://github.com/llvm/llvm-project/pull/68310 [ConstantRange] Handle Intrinsic::ctpop 
https://github.com/llvm/llvm-project/pull/72525 [InstCombine] Propagate NUW flags for shl (lshr X, C1), C2 -> shl X, C2-C1
https://github.com/llvm/llvm-project/pull/72693 [InstCombine] Propagate NSW/NUW flags for (X - Y) - Z -> X - (Y + Z)
https://github.com/llvm/llvm-project/pull/72535 [InstCombine] Infer shift flags with unknown shame
https://github.com/llvm/llvm-project/pull/72683 [ValueTracking] Ignore poison values in computeKnownBits
https://github.com/llvm/llvm-project/pull/72625 [InstCombine] Preserve NSW flags for lshr (mul nuw X, C1), C2 -> mul nuw nsw X, (C1 >> C2)
https://github.com/llvm/llvm-project/pull/72548 [InstCombine] Preserve NSW flags for neg instructions
https://github.com/llvm/llvm-project/pull/72483 [InstCombine] Add exact flags for ext idiom shr (shl X, Y), Y
https://github.com/llvm/llvm-project/pull/72432 [SCCP] Propagate exact flags
https://github.com/llvm/llvm-project/pull/72373 [InstCombine] Infer nuw flags for C-(X+C2) -> (C-C2)-X
https://github.com/llvm/llvm-project/pull/72407 [InstCombine] Infer nsw flag for (X <<nuw C1) >>u C --> X << (C1 - C)
https://github.com/llvm/llvm-project/pull/72365 [ValueTracking] Add support for non-splat vecs in computeConstantRange
https://github.com/llvm/llvm-project/pull/72143 [SCCP] Infer nneg on existing zext 
https://github.com/llvm/llvm-project/pull/72052 [CVP] Infer nneg on existing zext 
https://github.com/llvm/llvm-project/pull/71947 [InstCombine] Infer nneg flag from shift users
https://github.com/llvm/llvm-project/pull/72053 [RISCV][CodeGenPrepare] Remove duplicated transform for zext. NFC. 

### Chunyu Liao
[RISCV][MC] MC layer support for xcvmem and xcvelw extensions
https://github.com/llvm/llvm-project/commit/71a7108ee91a522251ff37638e26158570c1e2a5
[RISCV] DAG combine (mul (add x, 1), y) -> vmadd
https://github.com/llvm/llvm-project/commit/9166cd2a71ba81d2c9c68f80371b1397943a813b

### Kiva

### Yongtai Li

### Junjie Zheng

## gollvm
暂时没有更新

## LIBCXX Experimental/simd

## LuaJIT RV64G Porting

## gem5

## Spike

## QEMU

## box64

ksco

- [\[DYNAREC_RV64\] Fixed a nasty bug in GETEX, but left optim opportunity for later](https://github.com/ptitSeb/box64/pull/1178) 
- [\[WRAPPER\] Added 4 more wrapped glib2 functions (for #1175)](https://github.com/ptitSeb/box64/pull/1176) 
- [\[RCFILE\] Disable CALL/RET optimization for zoom (#1170)](https://github.com/ptitSeb/box64/pull/1174) 
- [\[INTERP\] Added 64 66 39 CMP opcode (for #1156)](https://github.com/ptitSeb/box64/pull/1166) 
- [\[DYNAREC_RV64\] Added more opcodes for ets2](https://github.com/ptitSeb/box64/pull/1162) 
- [\[DYNAREC_RV64\] Added more opcodes for ets2](https://github.com/ptitSeb/box64/pull/1158) 
- [\[DYNAREC_RV64\] Fixed some bugs in the dynarec for ETS2](https://github.com/ptitSeb/box64/pull/1155) 
- [\[DYNAREC_RV64\] Added more opcodes and fixes](https://github.com/ptitSeb/box64/pull/1154) 
- [\[DYNAREC_RV64\] Added FILD/FISTP i64 optimization](https://github.com/ptitSeb/box64/pull/1145) 
- [\[DYNAREC_RV64\] Fixed some bugs in x87 infra](https://github.com/ptitSeb/box64/pull/1143) 
- [\[DYNAREC_RV64\] Added more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1134) 
- [\[DYNAREC_RV64\] Added more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1133) 
- [\[DYNAREC_RV64\] Added more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1132) 
- [\[DYNAREC_RV64\] Added more and more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1128) 
- [\[DYNAREC_RV64\] Added more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1126) 
- [\[DYNAREC_RV64\] Added unaligned support for some LOCK opcodes](https://github.com/ptitSeb/box64/pull/1123) 
- [\[DYNAREC_RV64\] Use a temporary solution to get things to work](https://github.com/ptitSeb/box64/pull/1122) 
- [\[DYNAREC_RV64\] Added more dasm support for thead extensions](https://github.com/ptitSeb/box64/pull/1118) 
- [\[DYNAREC_RV64\] Refine printer and add support for Zb* extensions](https://github.com/ptitSeb/box64/pull/1115) 

xctan

- [\[DYNAREC_RV64\] Added more opcodes for VMP-protected GI](https://github.com/ptitSeb/box64/pull/1168) 
- [\[DYNAREC_RV64\] Added more opcodes for VMP-protected GI](https://github.com/ptitSeb/box64/pull/1164) 
- [\[DYNAREC_RV64\] Ported INT 3/29 from arm](https://github.com/ptitSeb/box64/pull/1161) 
- [\[DYNAREC_RV64\] Fixed shift masks for GI](https://github.com/ptitSeb/box64/pull/1160) 
- [Cleanup some code](https://github.com/ptitSeb/box64/pull/1157) 


## SAIL/ACT

## openArkCompiler community

## MLIR

## CAAT

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## eBPF

## Benchmarking

## Arch Linux

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Gentoo

## Nixpkgs

## openEuler

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Fedora

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## openKylin

## openAnolis

## RT-Thread

## 第3测试小队

## SG2042 Upstream

- linux upstream 工作进展：

  - [[PATCH v3 0/4] riscv: sophgo: add clock support for sg2042][lk-1]: 为 SG2042 添加 clock 支持，第 3 版。
  - [[PATCH v4 0/4] riscv: sophgo: add clock support for sg2042][lk-2]: 为 SG2042 添加 clock 支持，第 4 版。
  - [[PATCH v5 0/4] riscv: sophgo: add clock support for sg2042][lk-3]: 为 SG2042 添加 clock 支持，第 5 版。
  - [[PATCH v6 0/4] riscv: sophgo: add clock support for sg2042][lk-4]: 为 SG2042 添加 clock 支持，第 6 版。

[lk-1]: https://lore.kernel.org/linux-riscv/cover.1701691923.git.unicorn_wang@outlook.com/
[lk-2]: https://lore.kernel.org/linux-riscv/cover.1701734442.git.unicorn_wang@outlook.com/
[lk-3]: https://lore.kernel.org/linux-riscv/cover.1701938395.git.unicorn_wang@outlook.com/
[lk-4]: https://lore.kernel.org/linux-riscv/cover.1701997033.git.unicorn_wang@outlook.com/

## Duo Upstream

## RVI Collaborations

### Jie Wu

## 参考链接

- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/plctlab/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/plctlab/PLCT-Open-Reports)
