// Seed: 256554341
module module_0 (
    output uwire id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri1 id_9
);
  tri0 id_11 = id_5, id_12 = id_3 !== 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    output logic id_5,
    input tri1 id_6
);
  initial #1 @(-1 or 1, (1'b0) ^ id_1 == 1, 1) $display;
  always id_5 <= -1;
  supply0 id_8, id_9, id_10;
  assign id_8 = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_6,
      id_4,
      id_1,
      id_1
  );
endmodule
