Fitter report for quartus_compile
Tue Jun 13 17:44:40 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Fitter DSP Block Usage Summary
 20. DSP Block Details
 21. Routing Usage Summary
 22. Fitter Device Options
 23. Operating Settings and Conditions
 24. Estimated Delay Added for Hold Timing Summary
 25. Estimated Delay Added for Hold Timing Details
 26. Fitter INI Usage
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jun 13 17:44:40 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; quartus_compile                                 ;
; Top-level Entity Name           ; quartus_compile                                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 790 / 15,880 ( 5 % )                            ;
; Total registers                 ; 1799                                            ;
; Total pins                      ; 0 / 314 ( 0 % )                                 ;
; Total virtual pins              ; 268                                             ;
; Total block memory bits         ; 256 / 2,764,800 ( < 1 % )                       ;
; Total RAM Blocks                ; 2 / 270 ( < 1 % )                               ;
; Total DSP Blocks                ; 2 / 84 ( 2 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.2%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   5.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_merge:thefir_B2_merge|out_valid_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_merge:thefir_B2_merge|out_valid_out[0]_RTM0479                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_merge:thefir_B2_merge|out_valid_out[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_merge:thefir_B2_merge|out_valid_out[0]~0_RTM0478                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_merge:thefir_B2_merge|out_valid_out[0]~0_RTM0478                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0_RESYN512_BDD513                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]_OTERM397                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]_OTERM399                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]_OTERM401                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]_OTERM403                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]_OTERM405                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_data_reg_0_x_q[0]_OTERM407                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|fir_B2_merge_reg_valid_reg_q[0]_OTERM477                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0_RESYN530_BDD531                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0_RESYN532_BDD533                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|always4~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|always4~0_RESYN544_BDD545                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM441                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM469                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM471                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM473                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM475                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[1]_OTERM439                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]_OTERM437                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]_OTERM487                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]_OTERM435                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]_OTERM433                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]_OTERM483                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1_RESYN490_BDD491                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN556_BDD557                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~0                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~0_RESYN548_BDD549                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|sel_new_data_E~0                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|sel_new_data_E~0_RESYN552_BDD553                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|always4~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|always4~0_RESYN546_BDD547                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM431                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM461                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM463                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM465                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM467                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[1]_OTERM429                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]_OTERM427                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]_OTERM485                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]_OTERM425                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]_OTERM423                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]_OTERM481                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1_RESYN494_BDD495                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN558_BDD559                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~0                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~0_RESYN550_BDD551                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|sel_new_data_E~0                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|sel_new_data_E~0_RESYN554_BDD555                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|valid_reg~0                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|valid_reg~0_RESYN518_BDD519         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|valid_reg~0_RESYN520_BDD521         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|valid_reg~0_RESYN540_BDD541         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|valid_reg~0_RESYN542_BDD543         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_pop:pop1|valid_out~0                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_pop:pop2|stall_out~1                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_push:push|acl_staging_reg:staging_reg|r_valid                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_push:push|acl_staging_reg:staging_reg|r_valid_RTM0384                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_push:push|acl_staging_reg:staging_reg|r_valid_RTM0384                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_push:push|feedback_valid~1                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_staging_reg:staging_reg|r_valid~0                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_staging_reg:staging_reg|r_valid~0_RESYN576_BDD577                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_staging_reg:staging_reg|r_valid~0_RESYN578_BDD579                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~0                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~1                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~1_RESYN524_BDD525 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~1_RESYN526_BDD527 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~1_RESYN528_BDD529 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM363          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM365          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM367          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM369          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM371          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]_OTERM415             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]_OTERM417             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]_OTERM455             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]_OTERM411             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]_OTERM453             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]_OTERM409             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]_OTERM443             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]_OTERM445             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]_OTERM419        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]_OTERM457        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]_OTERM459        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM413        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM447        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM449        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM451        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]_OTERM421        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy~1                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy~2                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy~3                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr~0                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr~1                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr~2                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr~3                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~0                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~0_RESYN522_BDD523            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|feedback_valid                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|feedback_valid_RESYN570_BDD571                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|feedback_valid                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|feedback_valid_RESYN568_BDD569                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM3                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM5                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM7                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM9                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM11                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM13                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[3]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM15                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM17                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM19                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM21                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM23                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM25                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[5]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM27                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM29                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM31                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM33                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM35                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM37                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[7]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM39                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM41                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM43                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM45                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM47                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM49                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[9]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM51                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM53                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM55                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM57                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM59                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM61                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[11]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM63                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM65                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM67                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM69                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM71                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM73                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[13]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM75                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM77                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM79                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM81                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM83                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM85                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[15]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM87                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM89                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM91                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM93                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM95                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM97                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[17]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM99                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM101                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM103                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM105                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM107                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM109                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[19]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM111                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM113                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM115                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM117                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM119                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM121                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[21]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]_OTERM123                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]_OTERM125                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]_OTERM127                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]_OTERM129                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]_OTERM131                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[22]_OTERM133                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[23]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM135                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM137                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM139                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM141                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM143                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM145                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[25]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM147                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM149                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM151                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM153                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM155                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM157                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[27]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM159                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM161                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM163                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM165                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM167                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM169                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[29]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM1                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM171                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM173                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM175                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM177                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM179                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM181                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[31]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM185                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM187                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM189                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM191                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM193                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM195                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[3]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]_OTERM197                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]_OTERM199                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]_OTERM201                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]_OTERM203                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]_OTERM205                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[5]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM207                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM209                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM211                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM213                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM215                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM217                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[7]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM219                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM221                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM223                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM225                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM227                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM229                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[9]                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM231                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM233                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM235                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM237                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM239                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM241                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[11]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM243                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM245                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM247                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM249                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM251                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM253                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[13]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM255                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM257                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM259                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM261                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM263                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM265                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[15]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM267                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM269                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM271                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM273                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM275                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM277                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[17]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM279                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM281                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM283                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM285                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM287                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM289                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[19]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM291                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM293                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM295                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM297                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM299                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM301                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[21]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM303                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM305                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM307                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM309                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM311                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM313                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[23]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM315                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM317                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM319                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM321                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM323                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM325                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[25]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM327                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM329                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM331                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM333                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM335                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM337                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[27]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM339                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM341                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM343                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM345                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM347                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM349                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[29]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM183                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM351                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM353                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM355                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM357                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM359                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM361                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[31]                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|input_accepted_and_q[0]~0                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x|sr_valid_q[0]_OTERM391                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x|sr_valid_q[0]_OTERM393                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x|stall_and_valid_q[0]~0_RTM0395                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|sr_valid_q[0]_OTERM387                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|sr_valid_q[0]_OTERM389                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|stall_and_valid_q[0]~0_RTM0394                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|stall_and_valid_q[0]~0_RTM0394                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|counter_next[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|counter_next[0]~1_RTM0385                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM373                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM375                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM377                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM379                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM381                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM383                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0_RESYN580_BDD581                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1_RESYN582_BDD583                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                ; PORTBDATAOUT     ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][14]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][15]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][16]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][17]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][14]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][15]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][16]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][17]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_p[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][1]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][2]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][3]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][13]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][14]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][15]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][16]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][17]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][18]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][19]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][20]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][21]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][22]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][23]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][24]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][25]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][26]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][27]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][28]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][29]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][30]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][31]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[1][13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; AX               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][14]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][15]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][16]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[0][17]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; BY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][14]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][15]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][16]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_c0[1][17]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; AY               ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_w[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][1]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][2]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][3]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][13]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_s[0][0]                                                                                                                                                                                                      ; RESULTA          ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_branch:thefir_B2_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_branch:thefir_B2_branch|valid_0_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|SE_out_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|SE_out_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|SE_out_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_fromReg2[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|SE_out_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|SE_out_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_fromReg3[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|SE_out_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0|readdata_reg_unnamed_fir7_fir0_valid_reg_q[0]                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0|readdata_reg_unnamed_fir7_fir0_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM475                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM475~DUPLICATE                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                         ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[12]                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[12]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                      ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM467                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM467~DUPLICATE                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                         ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|gen_stallable.valid_reg             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|gen_stallable.valid_reg~DUPLICATE       ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1|gen_stallable.valid_reg       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1|gen_stallable.valid_reg~DUPLICATE ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_staging_reg:staging_reg|r_valid                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_staging_reg:staging_reg|r_valid~DUPLICATE                               ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM365          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM365~DUPLICATE    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]_OTERM453             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]_OTERM453~DUPLICATE       ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]_OTERM443             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]_OTERM443~DUPLICATE       ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]~DUPLICATE           ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                        ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist8_valid_fanout_reg0_q_1_q[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist8_valid_fanout_reg0_q_1_q[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[1]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[2]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[3]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[4]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[4]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[5]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[5]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[6]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[6]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[7]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[7]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[14]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[14]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[16]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[16]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[18]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[18]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[20]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[20]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[21]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[21]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[22]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[22]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[25]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[25]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[29]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist10_i_llvm_fpga_pop_i32_i_019_pop8_fir12_out_data_out_1_q[29]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist12_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_1_q[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist12_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_1_q[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist14_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_3_q[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist14_i_llvm_fpga_pipeline_keep_going_fir6_out_data_out_3_q[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist16_i_first_cleanup_xor_fir4_q_2_q[0]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist16_i_first_cleanup_xor_fir4_q_2_q[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist8_sync_together13_aunroll_x_in_i_valid_4_q[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist8_sync_together13_aunroll_x_in_i_valid_4_q[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|valid_fanout_reg0_q[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|sr_valid_q[0]_OTERM387                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|sr_valid_q[0]_OTERM387~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM373                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter|valid_allow[0]_OTERM373~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2804 ) ; 0.00 % ( 0 / 2804 )        ; 0.00 % ( 0 / 2804 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2804 ) ; 0.00 % ( 0 / 2804 )        ; 0.00 % ( 0 / 2804 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; component_partition            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; fir:fir_inst                   ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 539 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; component_partition            ; 0.00 % ( 0 / 2265 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 790 / 15,880          ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 790                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 999 / 15,880          ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 284                   ;       ;
;         [b] ALMs used for LUT logic                         ; 101                   ;       ;
;         [c] ALMs used for registers                         ; 514                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 100                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 346 / 15,880          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 137 / 15,880          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 134                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 163 / 1,588           ; 10 %  ;
;     -- Logic LABs                                           ; 153                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 10                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 651                   ;       ;
;     -- 7 input functions                                    ; 0                     ;       ;
;     -- 6 input functions                                    ; 105                   ;       ;
;     -- 5 input functions                                    ; 105                   ;       ;
;     -- 4 input functions                                    ; 136                   ;       ;
;     -- <=3 input functions                                  ; 305                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 681                   ;       ;
; Memory ALUT usage                                           ; 126                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 126                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,799                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,596 / 31,760        ; 5 %   ;
;         -- Secondary logic registers                        ; 203 / 31,760          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,694                 ;       ;
;         -- Routing optimization registers                   ; 105                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 268                   ;       ;
; I/O pins                                                    ; 0 / 314               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 6                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 2 / 270               ; < 1 % ;
; Total MLAB memory bits                                      ; 4,032                 ;       ;
; Total block memory bits                                     ; 256 / 2,764,800       ; < 1 % ;
; Total block memory implementation bits                      ; 20,480 / 2,764,800    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 84                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.4% / 1.4% / 1.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 15.1% / 15.4% / 14.1% ;       ;
; Maximum fan-out                                             ; 2055                  ;       ;
; Highest non-global fan-out                                  ; 718                   ;       ;
; Total fan-out                                               ; 11052                 ;       ;
; Average fan-out                                             ; 3.13                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; component_partition   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 142 / 15880 ( < 1 % ) ; 648 / 15880 ( 4 % )   ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 142                   ; 648                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 136 / 15880 ( < 1 % ) ; 865 / 15880 ( 5 % )   ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1                     ; 284                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                     ; 101                   ; 0                              ;
;         [c] ALMs used for registers                         ; 134                   ; 380                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 100                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 128 / 15880 ( < 1 % ) ; 220 / 15880 ( 1 % )   ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 134 / 15880 ( < 1 % ) ; 3 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 3                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 134                   ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 50 / 1588 ( 3 % )     ; 116 / 1588 ( 7 % )    ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 50                    ; 106                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 10                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2                     ; 775                   ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 0                     ; 105                   ; 0                              ;
;     -- 5 input functions                                    ; 0                     ; 105                   ; 0                              ;
;     -- 4 input functions                                    ; 0                     ; 136                   ; 0                              ;
;     -- <=3 input functions                                  ; 2                     ; 303                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 181                   ; 500                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 126                   ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 126                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 269 / 31760 ( < 1 % ) ; 1327 / 31760 ( 4 % )  ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 0 / 31760 ( 0 % )     ; 203 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 269                   ; 1425                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 105                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 268                   ; 0                     ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 256                   ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 20480                 ; 0                              ;
; M10K block                                                  ; 0 / 270 ( 0 % )       ; 2 / 270 ( < 1 % )     ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 0 / 84 ( 0 % )        ; 2 / 84 ( 2 % )        ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 104                   ; 2721                  ; 0                              ;
;     -- Registered Input Connections                         ; 45                    ; 2295                  ; 0                              ;
;     -- Output Connections                                   ; 2721                  ; 104                   ; 0                              ;
;     -- Registered Output Connections                        ; 927                   ; 63                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 3548                  ; 10494                 ; 0                              ;
;     -- Registered Connections                               ; 1078                  ; 6673                  ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 2825                  ; 0                              ;
;     -- component_partition                                  ; 2825                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 164                   ; 164                   ; 0                              ;
;     -- Output Ports                                         ; 104                   ; 104                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 42                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 63                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 35                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 4                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 68                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                          ; 789.5 (141.5)        ; 999.0 (135.0)                    ; 346.5 (127.5)                                     ; 137.0 (134.0)                    ; 100.0 (0.0)          ; 651 (2)             ; 1799 (269)                ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 268          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; quartus_compile                                           ; work         ;
;    |fir:fir_inst|                                                                                                                                         ; 648.0 (1.0)          ; 864.0 (1.0)                      ; 219.0 (0.0)                                       ; 3.0 (0.0)                        ; 100.0 (0.0)          ; 649 (2)             ; 1530 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; fir                                                       ; fir          ;
;       |fir_internal:fir_internal_inst|                                                                                                                    ; 647.0 (0.0)          ; 863.0 (0.0)                      ; 219.0 (0.0)                                       ; 3.0 (0.0)                        ; 100.0 (0.0)          ; 647 (0)             ; 1530 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; fir_internal                                              ; fir          ;
;          |acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_to_avm                                             ; fir          ;
;          |fir_function_wrapper:fir_internal|                                                                                                              ; 608.9 (0.5)          ; 790.8 (0.5)                      ; 184.7 (0.0)                                       ; 2.8 (0.0)                        ; 100.0 (0.0)          ; 627 (1)             ; 1385 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fir_function_wrapper                                      ; fir          ;
;             |fir_function:thefir_function|                                                                                                                ; 608.4 (0.0)          ; 790.3 (0.0)                      ; 184.7 (0.0)                                       ; 2.8 (0.0)                        ; 100.0 (0.0)          ; 626 (0)             ; 1385 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; fir_function                                              ; fir          ;
;                |fir_bb_B1_start:thebb_fir_B1_start|                                                                                                       ; 71.8 (0.0)           ; 83.8 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fir_bb_B1_start                                           ; fir          ;
;                   |fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|                                                                          ; 71.8 (0.0)           ; 83.8 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                        ; fir_bb_B1_start_stall_region                              ; fir          ;
;                      |fir_B1_start_merge_reg:thefir_B1_start_merge_reg|                                                                                   ; -0.2 (-0.2)          ; 0.2 (0.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_B1_start_merge_reg:thefir_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                       ; fir_B1_start_merge_reg                                    ; fir          ;
;                      |fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|                                             ; 16.0 (0.0)           ; 24.3 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x                                                                                                                                                                                                                                                                                                 ; fir_i_iord_bl_call_unnamed_fir2_fir0                      ; fir          ;
;                         |hld_iord:theiord|                                                                                                                ; 16.0 (0.0)           ; 24.3 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|hld_iord:theiord                                                                                                                                                                                                                                                                                ; hld_iord                                                  ; fir          ;
;                            |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                               ; 16.0 (0.0)           ; 24.3 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                 ; hld_iord_stall_valid                                      ; fir          ;
;                               |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                               ; 16.0 (16.0)          ; 24.3 (24.3)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                     ; acl_staging_reg                                           ; fir          ;
;                      |fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6|                          ; 27.5 (0.0)           ; 29.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6                                                                                                                                                                                                                                                                              ; fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0       ; fir          ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir1|                                                               ; 27.5 (27.5)          ; 29.2 (29.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir1                                                                                                                                                                                                            ; acl_ffwdsrc                                               ; fir          ;
;                      |fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7|                          ; 27.5 (0.0)           ; 29.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7                                                                                                                                                                                                                                                                              ; fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0       ; fir          ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1|                                                               ; 27.5 (27.5)          ; 29.0 (29.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1                                                                                                                                                                                                            ; acl_ffwdsrc                                               ; fir          ;
;                      |fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|                                    ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1                                                                                                                                                                                                                                                                                        ; fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0            ; fir          ;
;                         |fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|                         ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg                                                                                                                                                                                ; fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg        ; fir          ;
;                |fir_bb_B2:thebb_fir_B2|                                                                                                                   ; 518.4 (0.0)          ; 678.3 (0.0)                      ; 162.6 (0.0)                                       ; 2.7 (0.0)                        ; 100.0 (0.0)          ; 546 (0)             ; 1206 (0)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fir_bb_B2                                                 ; fir          ;
;                   |fir_B2_branch:thefir_B2_branch|                                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_branch:thefir_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                  ; fir_B2_branch                                             ; fir          ;
;                   |fir_B2_merge:thefir_B2_merge|                                                                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_B2_merge:thefir_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fir_B2_merge                                              ; fir          ;
;                   |fir_bb_B2_stall_region:thebb_fir_B2_stall_region|                                                                                      ; 516.4 (4.8)          ; 676.5 (4.8)                      ; 162.7 (0.0)                                       ; 2.7 (0.0)                        ; 100.0 (0.0)          ; 542 (9)             ; 1204 (7)                  ; 0 (0)         ; 256               ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_bb_B2_stall_region                                    ; fir          ;
;                      |acl_data_fifo:thecoalesced_delay_0_fifo|                                                                                            ; 18.9 (0.0)           ; 28.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 54 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                             ; fir          ;
;                         |acl_fifo:fifo|                                                                                                                   ; 18.9 (0.0)           ; 28.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 54 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                  ; fir          ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 18.9 (0.0)           ; 28.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 54 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                  ; fir          ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 18.9 (2.1)           ; 28.3 (3.2)                       ; 9.8 (1.1)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 37 (5)              ; 54 (4)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                     ; acl_mid_speed_fifo                                        ; fir          ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 1.7 (0.0)            ; 2.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                           ; acl_lfsr                                                  ; fir          ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.7 (1.7)            ; 2.7 (2.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                  ; fibonacci_lfsr                                            ; fir          ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 0.5 (0.0)            ; 3.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                           ; acl_lfsr                                                  ; fir          ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                  ; fibonacci_lfsr                                            ; fir          ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                         ; fir          ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 8.1 (7.1)            ; 9.5 (8.0)                        ; 1.4 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                        ; acl_reset_handler                                         ; fir          ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 6.6 (6.8)            ; 8.5 (7.0)                        ; 2.3 (0.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 14 (13)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; -0.3 (-0.3)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                      ; acl_reset_handler                                         ; fir          ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                      ; altera_syncram                                            ; work         ;
;                                     |altera_syncram_8v62:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8v62:auto_generated                                                                                                                                                                                                   ; altera_syncram_8v62                                       ; work         ;
;                                        |altsyncram_j4b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8v62:auto_generated|altsyncram_j4b4:altsyncram1                                                                                                                                                                       ; altsyncram_j4b4                                           ; work         ;
;                      |acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|                         ; 19.6 (0.0)           ; 27.1 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 57 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                             ; fir          ;
;                         |acl_fifo:fifo|                                                                                                                   ; 19.6 (0.0)           ; 27.1 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 57 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                       ; acl_fifo                                                  ; fir          ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 19.6 (0.0)           ; 27.1 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 57 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                ; hld_fifo                                                  ; fir          ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 19.6 (2.5)           ; 27.1 (3.5)                       ; 8.0 (1.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 57 (4)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                        ; fir          ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 1.3 (0.0)            ; 3.2 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                        ; acl_lfsr                                                  ; fir          ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.3 (1.3)            ; 3.2 (3.2)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                               ; fibonacci_lfsr                                            ; fir          ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                        ; acl_lfsr                                                  ; fir          ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                               ; fibonacci_lfsr                                            ; fir          ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                         ; acl_reset_handler                                         ; fir          ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 7.3 (6.1)            ; 7.7 (6.2)                        ; 0.9 (0.4)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 12 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                     ; acl_reset_handler                                         ; fir          ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 6.5 (6.7)            ; 8.5 (7.0)                        ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                            ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                   ; acl_reset_handler                                         ; fir          ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                   ; altera_syncram                                            ; work         ;
;                                     |altera_syncram_4v62:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated                                                                                                                                ; altera_syncram_4v62                                       ; work         ;
;                                        |altsyncram_f4b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1                                                                                                    ; altsyncram_f4b4                                           ; work         ;
;                      |fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                 ; fir_B2_merge_reg                                          ; fir          ;
;                      |fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|                                                            ; 119.8 (0.0)          ; 141.0 (0.0)                      ; 22.1 (0.0)                                        ; 0.8 (0.0)                        ; 50.0 (0.0)           ; 110 (0)             ; 178 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3                                                                                                                                                                                                                                                                                                                                        ; fir_i_llvm_fpga_mem_unnamed_7_fir0                        ; fir          ;
;                         |fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0|                                                               ; 8.6 (8.6)            ; 10.8 (10.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0                                                                                                                                                                                                                                                                      ; fir_readdata_reg_unnamed_7_fir0                           ; fir          ;
;                         |lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|                                                                                    ; 111.2 (0.0)          ; 130.3 (0.0)                      ; 19.9 (0.0)                                        ; 0.8 (0.0)                        ; 50.0 (0.0)           ; 109 (0)             ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1                                                                                                                                                                                                                                                                                           ; lsu_top                                                   ; fir          ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                            ; 111.2 (4.7)          ; 130.3 (4.7)                      ; 19.9 (0.0)                                        ; 0.8 (0.0)                        ; 50.0 (0.0)           ; 109 (11)            ; 144 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                        ; fir          ;
;                               |hld_fifo:data_fifo|                                                                                                        ; 36.6 (0.0)           ; 46.0 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 31 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                                                                      ; hld_fifo                                                  ; fir          ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 36.6 (3.7)           ; 46.0 (4.3)                       ; 9.4 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 31 (8)              ; 45 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                        ; acl_mid_speed_fifo                                        ; fir          ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                              ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                     ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                              ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                     ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                               ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 5.3 (4.8)            ; 7.5 (6.0)                        ; 2.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                    ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                           ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 4.8 (4.8)            ; 8.2 (6.7)                        ; 3.3 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                  ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                         ; acl_reset_handler                                         ; fir          ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                           ; altdpram                                                  ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                 ; dpram_er32                                                ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                       ; 38.3 (0.0)           ; 44.7 (0.0)                       ; 7.2 (0.0)                                         ; 0.8 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                                                                     ; hld_fifo                                                  ; fir          ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 38.3 (2.4)           ; 44.7 (3.1)                       ; 7.2 (0.7)                                         ; 0.8 (0.0)                        ; 20.0 (0.0)           ; 29 (5)              ; 44 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                       ; acl_mid_speed_fifo                                        ; fir          ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                             ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                             ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                              ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 6.0 (5.0)            ; 6.5 (5.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                   ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                          ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 6.3 (6.1)            ; 9.0 (7.5)                        ; 3.5 (2.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 12 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                 ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                        ; acl_reset_handler                                         ; fir          ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                          ; altdpram                                                  ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                ; dpram_er32                                                ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                         ; 31.3 (0.0)           ; 34.9 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 38 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                                                                       ; hld_fifo                                                  ; fir          ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                           ; 31.3 (5.6)           ; 34.9 (5.6)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 38 (11)             ; 49 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                          ; acl_latency_one_ram_fifo                                  ; fir          ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                           ; 1.0 (0.0)            ; 1.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                                                                ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                       ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                           ; 2.6 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                                                                ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                       ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                 ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                          ; 5.0 (4.8)            ; 5.8 (4.8)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                                                               ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst                                                      ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 5.3 (5.3)            ; 7.7 (6.2)                        ; 2.4 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                    ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                           ; acl_reset_handler                                         ; fir          ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                   ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                        ; altdpram                                                  ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                                                              ; dpram_g432                                                ; work         ;
;                      |fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|                                                            ; 120.0 (0.0)          ; 146.7 (0.0)                      ; 27.8 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 108 (0)             ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4                                                                                                                                                                                                                                                                                                                                        ; fir_i_llvm_fpga_mem_unnamed_8_fir0                        ; fir          ;
;                         |fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|                                                               ; 8.7 (8.7)            ; 12.3 (12.3)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1                                                                                                                                                                                                                                                                      ; fir_readdata_reg_unnamed_8_fir1                           ; fir          ;
;                         |lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|                                                                                    ; 111.3 (0.0)          ; 134.5 (0.0)                      ; 24.2 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 107 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1                                                                                                                                                                                                                                                                                           ; lsu_top                                                   ; fir          ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                            ; 111.3 (5.2)          ; 134.5 (5.5)                      ; 24.2 (0.3)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 107 (11)            ; 152 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                        ; fir          ;
;                               |hld_fifo:data_fifo|                                                                                                        ; 37.0 (0.0)           ; 45.2 (0.0)                       ; 8.6 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                                                                      ; hld_fifo                                                  ; fir          ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 37.0 (3.2)           ; 45.2 (3.2)                       ; 8.6 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (6)              ; 48 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                        ; acl_mid_speed_fifo                                        ; fir          ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.3 (0.0)            ; 2.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                              ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.3 (1.3)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                     ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                              ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                     ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                               ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 5.7 (4.6)            ; 7.5 (6.0)                        ; 1.9 (1.4)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                    ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                           ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 5.1 (5.1)            ; 8.3 (7.0)                        ; 3.5 (2.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                  ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                         ; acl_reset_handler                                         ; fir          ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                           ; altdpram                                                  ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                 ; dpram_er32                                                ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                       ; 37.4 (0.0)           ; 45.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                                                                     ; hld_fifo                                                  ; fir          ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 37.4 (2.3)           ; 45.5 (3.8)                       ; 8.6 (1.6)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (5)              ; 48 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                       ; acl_mid_speed_fifo                                        ; fir          ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.8 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                             ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.0 (0.0)            ; 2.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                             ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                              ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 5.7 (5.2)            ; 6.5 (5.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                   ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                          ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 6.1 (5.8)            ; 9.0 (7.5)                        ; 2.9 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                 ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                        ; acl_reset_handler                                         ; fir          ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                          ; altdpram                                                  ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                ; dpram_er32                                                ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                         ; 31.7 (0.0)           ; 38.4 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 38 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                                                                       ; hld_fifo                                                  ; fir          ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                           ; 31.7 (7.4)           ; 38.4 (7.4)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 38 (11)             ; 50 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                          ; acl_latency_one_ram_fifo                                  ; fir          ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                           ; 1.0 (0.0)            ; 1.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                                                                ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.0 (1.0)            ; 1.9 (1.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                       ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                           ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                                                                ; acl_lfsr                                                  ; fir          ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                       ; fibonacci_lfsr                                            ; fir          ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; -0.2 (-0.2)          ; 1.7 (1.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                 ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                          ; 5.0 (4.8)            ; 6.3 (4.8)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                                                               ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst                                                      ; acl_reset_handler                                         ; fir          ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 5.7 (5.7)            ; 8.2 (6.7)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                    ; acl_tessellated_incr_decr_threshold                       ; fir          ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                           ; acl_reset_handler                                         ; fir          ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                   ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                        ; altdpram                                                  ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                                                              ; dpram_g432                                                ; work         ;
;                      |fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|                              ; 171.7 (0.5)          ; 237.5 (0.5)                      ; 65.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (1)             ; 515 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x                                                                                                                                                                                                                                                                                                          ; fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1              ; fir          ;
;                         |fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|               ; 171.2 (116.2)        ; 237.0 (167.0)                    ; 65.8 (50.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (136)           ; 515 (375)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x                                                                                                                                                                                        ; fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0        ; fir          ;
;                            |dspba_delay_ver:i_masked_fir32_delay|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|dspba_delay_ver:i_masked_fir32_delay                                                                                                                                                   ; dspba_delay_ver                                           ; fir          ;
;                            |fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|             ; 8.5 (0.0)            ; 15.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14                                                                       ; fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0    ; fir          ;
;                               |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1|                                                      ; 8.5 (8.5)            ; 15.5 (15.5)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1  ; acl_ffwddst                                               ; fir          ;
;                            |fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|                 ; 11.3 (0.0)           ; 16.6 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18                                                                           ; fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0      ; fir          ;
;                               |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|                                                        ; 11.3 (11.3)          ; 16.6 (16.6)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1        ; acl_ffwddst                                               ; fir          ;
;                            |fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|                                                ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6                                                                                                          ; fir_i_llvm_fpga_pipeline_keep_going_0                     ; fir          ;
;                               |acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|                                                                      ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1                                                     ; acl_pipeline                                              ; fir          ;
;                                  |acl_pop:pop2|                                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_pop:pop2                                        ; acl_pop                                                   ; fir          ;
;                                  |acl_push:push|                                                                                                          ; 2.1 (0.7)            ; 2.1 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_push:push                                       ; acl_push                                                  ; fir          ;
;                                     |acl_staging_reg:staging_reg|                                                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1|acl_push:push|acl_staging_reg:staging_reg           ; acl_staging_reg                                           ; fir          ;
;                            |fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22|                             ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22                                                                                       ; fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0            ; fir          ;
;                               |acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1|                                                                  ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22|acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1                              ; acl_pop                                                   ; fir          ;
;                            |fir_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_fir2|                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_fir2                                                                                                      ; fir_i_llvm_fpga_pop_i4_cleanups_pop10_0                   ; fir          ;
;                               |acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_fir1|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_fir2|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_fir1                                                    ; acl_pop                                                   ; fir          ;
;                            |fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|                         ; 4.7 (0.0)            ; 5.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31                                                                                   ; fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0          ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|                                                               ; 4.7 (0.9)            ; 5.5 (0.9)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1                       ; acl_push                                                  ; fir          ;
;                                  |acl_data_fifo:fifo|                                                                                                     ; 3.7 (3.7)            ; 4.6 (4.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|acl_data_fifo:fifo    ; acl_data_fifo                                             ; fir          ;
;                            |fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|                                       ; 1.8 (0.0)            ; 2.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11                                                                                                 ; fir_i_llvm_fpga_push_i1_lastiniteration_0                 ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|                                                                      ; 1.8 (0.0)            ; 2.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1                                            ; acl_push                                                  ; fir          ;
;                                  |acl_staging_reg:staging_reg|                                                                                            ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_staging_reg:staging_reg                ; acl_staging_reg                                           ; fir          ;
;                            |fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|                                               ; 13.8 (0.0)           ; 14.7 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26                                                                                                         ; fir_i_llvm_fpga_push_i1_notexitcond_0                     ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|                                                                          ; 13.8 (0.5)           ; 14.7 (0.5)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (1)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1                                                        ; acl_push                                                  ; fir          ;
;                                  |acl_data_fifo:fifo|                                                                                                     ; 13.3 (0.0)           ; 14.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo                                     ; acl_data_fifo                                             ; fir          ;
;                                     |acl_data_fifo:fifo|                                                                                                  ; 10.9 (0.6)           ; 12.1 (0.6)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo                  ; acl_data_fifo                                             ; fir          ;
;                                        |acl_ll_fifo:fifo|                                                                                                 ; 9.9 (9.9)            ; 11.5 (11.5)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo ; acl_ll_fifo                                               ; fir          ;
;                                     |acl_staging_reg:staging_reg|                                                                                         ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_staging_reg:staging_reg         ; acl_staging_reg                                           ; fir          ;
;                            |fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21|                                             ; 8.3 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21                                                                                                       ; fir_i_llvm_fpga_push_i32_i_019_push8_0                    ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1|                                                                         ; 8.3 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1                                                     ; acl_push                                                  ; fir          ;
;                                  |acl_staging_reg:staging_reg|                                                                                            ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1|acl_staging_reg:staging_reg                         ; acl_staging_reg                                           ; fir          ;
;                            |fir_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_fir29|                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_fir29                                                                                                 ; fir_i_llvm_fpga_push_i4_cleanups_push10_0                 ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i4_cleanups_push10_fir1|                                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_fir29|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_fir1                                            ; acl_push                                                  ; fir          ;
;                                  |acl_data_fifo:fifo|                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_fir29|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_fir1|acl_data_fifo:fifo                         ; acl_data_fifo                                             ; fir          ;
;                            |fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|                                  ; 2.3 (0.0)            ; 2.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9                                                                                            ; fir_i_llvm_fpga_push_i4_initerations_push9_0              ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|                                                                   ; 2.3 (0.9)            ; 2.8 (1.0)                        ; 0.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1                                    ; acl_push                                                  ; fir          ;
;                                  |acl_data_fifo:fifo|                                                                                                     ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|acl_data_fifo:fifo                 ; acl_data_fifo                                             ; fir          ;
;                      |fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|                                  ; 59.8 (0.0)           ; 89.0 (0.0)                       ; 29.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 200 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x                                                                                                                                                                                                                                                                                                              ; fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6                ; fir          ;
;                         |fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x| ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x                                                                                                                                                                              ; fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0 ; fir          ;
;                            |acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1                                                                                                  ; acl_enable_sink                                           ; fir          ;
;                         |fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|                   ; 59.5 (42.3)          ; 88.7 (63.7)                      ; 29.2 (21.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (46)             ; 200 (135)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x                                                                                                                                                                                                ; fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0          ; fir          ;
;                            |fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6|                              ; 8.3 (0.0)            ; 16.3 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6                                                                                                ; fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0            ; fir          ;
;                               |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1|                                                              ; 8.3 (8.3)            ; 16.3 (16.3)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1                                   ; acl_ffwdsrc                                               ; fir          ;
;                            |fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|                                          ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5                                                                                                            ; fir_i_llvm_fpga_push_i32_tmp_020_push7_0                  ; fir          ;
;                               |acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|                                                                       ; 8.8 (0.3)            ; 8.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1                                                        ; acl_push                                                  ; fir          ;
;                                  |acl_data_fifo:fifo|                                                                                                     ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo                                     ; acl_data_fifo                                             ; fir          ;
;                |fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x|                                                                                               ; 1.9 (1.9)            ; 2.1 (2.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fir_bb_B2_sr_1                                            ; fir          ;
;                |fir_bb_B3:thebb_fir_B3|                                                                                                                   ; 11.8 (0.0)           ; 20.5 (0.0)                       ; 8.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fir_bb_B3                                                 ; fir          ;
;                   |fir_bb_B3_stall_region:thebb_fir_B3_stall_region|                                                                                      ; 11.8 (0.0)           ; 20.5 (0.0)                       ; 8.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_bb_B3_stall_region                                    ; fir          ;
;                      |fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1|                                                 ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1                                                                                                                                                                                                                                                                                                                             ; fir_i_iowr_bl_return_unnamed_fir11_fir0                   ; fir          ;
;                         |hld_iowr:theiowr|                                                                                                                ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                            ; hld_iowr                                                  ; fir          ;
;                            |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                             ; hld_iowr_stall_valid                                      ; fir          ;
;                      |fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0|                                                        ; 8.8 (0.0)            ; 17.2 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0                                                                                                                                                                                                                                                                                                                                    ; fir_i_llvm_fpga_ffwd_dest_i32_add3_0                      ; fir          ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add3_fir1|                                                                              ; 8.8 (8.8)            ; 17.2 (17.2)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add3_fir1                                                                                                                                                                                                                                                                                 ; acl_ffwddst                                               ; fir          ;
;                      |fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2|                                      ; 1.2 (0.0)            ; 1.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2                                                                                                                                                                                                                                                                                                                  ; fir_i_llvm_fpga_push_token_i1_throttle_push_0             ; fir          ;
;                         |acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1|                                                                        ; 1.2 (0.0)            ; 1.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1                                                                                                                                                                                                                                                         ; acl_push                                                  ; fir          ;
;                            |acl_token_fifo_counter:fifo|                                                                                                  ; 1.2 (1.2)            ; 1.6 (1.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1|acl_token_fifo_counter:fifo                                                                                                                                                                                                                             ; acl_token_fifo_counter                                    ; fir          ;
;                |fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fir_bb_B3_sr_0                                            ; fir          ;
;                |fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|                                                      ; 1.5 (1.5)            ; 2.6 (2.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr                                                                                                                                                                                                                                                                                                                                                                                                    ; fir_i_llvm_fpga_pipeline_keep_going_6_sr                  ; fir          ;
;                |fir_loop_limiter_0:theloop_limiter_fir0|                                                                                                  ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_loop_limiter_0                                        ; fir          ;
;                   |acl_loop_limiter:thelimiter|                                                                                                           ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_loop_limiter                                          ; fir          ;
;          |fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|                                                                                ; 37.8 (0.0)           ; 71.9 (0.0)                       ; 34.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; fir_internal_ic_11171317216813168177                      ; fir          ;
;             |acl_arb2:a[0].a|                                                                                                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_arb2                                                  ; fir          ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                               ; 15.2 (15.2)          ; 15.2 (15.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_arb_pipeline_reg                                      ; fir          ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                               ; 2.9 (2.9)            ; 14.0 (14.0)                      ; 11.2 (11.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_arb_pipeline_reg                                      ; fir          ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                                               ; 1.7 (1.7)            ; 16.0 (16.0)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_arb_pipeline_reg                                      ; fir          ;
;             |acl_ic_agent_endpoint:s.s_endp|                                                                                                              ; 16.9 (0.0)           ; 25.5 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ic_agent_endpoint                                     ; fir          ;
;                |acl_ic_agent_rrp:rrp|                                                                                                                     ; 16.9 (9.8)           ; 25.5 (17.4)                      ; 8.7 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 49 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_agent_rrp                                          ; fir          ;
;                   |acl_ll_fifo:read_fifo|                                                                                                                 ; 7.1 (7.1)            ; 8.1 (8.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ll_fifo                                               ; fir          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y8_N9     ; 1929    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                      ; FF_X18_Y12_N23       ; 124     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                               ; FF_X13_Y8_N8         ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                         ; FF_X9_Y9_N14         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                           ; FF_X10_Y10_N49       ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                       ; FF_X13_Y12_N11       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                         ; FF_X13_Y8_N23        ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y8_N45   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                            ; FF_X13_Y8_N1         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y9_N12   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y12_N21  ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                            ; FF_X13_Y11_N53       ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                      ; FF_X11_Y12_N44       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                        ; FF_X11_Y12_N19       ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                    ; FF_X15_Y12_N11       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                      ; FF_X14_Y12_N19       ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                          ; LABCELL_X11_Y12_N48  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                         ; FF_X14_Y12_N49       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                      ; LABCELL_X11_Y12_N51  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                      ; MLABCELL_X14_Y10_N24 ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0|out_stall_out[0]                                                                                                                                                                                                                                                              ; LABCELL_X11_Y9_N24   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|comb~1                                                                                                                                                                                                                                                           ; LABCELL_X15_Y10_N48  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                  ; FF_X15_Y7_N32        ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                            ; FF_X7_Y7_N17         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                              ; FF_X9_Y7_N43         ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                          ; FF_X11_Y5_N14        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                            ; FF_X9_Y7_N50         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                ; LABCELL_X9_Y7_N54    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                               ; FF_X9_Y7_N7          ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                  ; LABCELL_X10_Y8_N3    ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                            ; LABCELL_X11_Y5_N9    ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                 ; FF_X18_Y5_N59        ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                           ; FF_X21_Y6_N59        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                             ; FF_X19_Y6_N43        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                         ; FF_X18_Y6_N35        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                           ; FF_X18_Y6_N56        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                               ; LABCELL_X15_Y6_N42   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                              ; FF_X19_Y6_N2         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                           ; LABCELL_X15_Y6_N51   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                                           ; LABCELL_X18_Y6_N15   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                    ; FF_X11_Y11_N59       ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                       ; FF_X9_Y10_N11        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                         ; FF_X11_Y11_N35       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                            ; FF_X11_Y10_N56       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                              ; FF_X11_Y11_N19       ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                ; LABCELL_X11_Y11_N15  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|out_stall_out[0]                                                                                                                                                                                                                                                              ; LABCELL_X17_Y7_N39   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|comb~1                                                                                                                                                                                                                                                           ; LABCELL_X13_Y8_N48   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                  ; FF_X7_Y9_N32         ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                            ; FF_X9_Y5_N41         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                              ; FF_X8_Y5_N19         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                          ; FF_X8_Y5_N5          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                            ; FF_X7_Y9_N55         ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                ; LABCELL_X7_Y9_N6     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                               ; FF_X7_Y5_N49         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                  ; MLABCELL_X8_Y9_N54   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                            ; LABCELL_X9_Y5_N12    ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                 ; FF_X17_Y8_N11        ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                           ; FF_X13_Y6_N59        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                             ; FF_X15_Y6_N20        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                         ; FF_X14_Y7_N29        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                           ; FF_X15_Y6_N37        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                               ; LABCELL_X13_Y6_N18   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                              ; FF_X15_Y6_N7         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                           ; LABCELL_X13_Y6_N33   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                                           ; MLABCELL_X14_Y7_N36  ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                    ; FF_X8_Y9_N20         ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                       ; FF_X6_Y9_N41         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                         ; FF_X8_Y9_N34         ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                            ; FF_X13_Y10_N5        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                              ; FF_X8_Y9_N44         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                ; MLABCELL_X8_Y9_N3    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1|stall_out ; LABCELL_X15_Y10_N27  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|stall_out       ; LABCELL_X15_Y10_N0   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|valid_reg~0     ; MLABCELL_X14_Y10_N48 ; 386     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|acl_data_fifo:fifo|stall_out~0 ; LABCELL_X15_Y11_N48  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1|acl_staging_reg:staging_reg|r_valid                          ; FF_X18_Y11_N8        ; 77      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|acl_data_fifo:fifo|stall_out~0              ; LABCELL_X15_Y10_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist17_sync_together60_aunroll_x_in_c0_eni1_1_tpl_1_q[0]                                                                                                                                      ; FF_X15_Y10_N26       ; 51      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1|enable                                                                                                    ; LABCELL_X11_Y8_N42   ; 169     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1|always0~0                                  ; LABCELL_X11_Y8_N51   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|stall_out~0                                  ; LABCELL_X11_Y8_N48   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add3_fir1|valid_reg~0                                                                                                                                                                                                                                                                              ; MLABCELL_X14_Y9_N6   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X14_Y11_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y6_N27   ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y6_N18   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y6_N33   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y5_N27   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y5_N45   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y5_N36   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y5_N54   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y12_N24  ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X17_Y9_N14        ; 716     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                              ;
+-------+------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+------------------+---------+----------------------+------------------+---------------------------+
; clock ; LABCELL_X1_Y8_N9 ; 1929    ; Global Clock         ; GCLK2            ; --                        ;
+-------+------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------------+----------------+
; Name           ; Fan-Out        ;
+----------------+----------------+
; sync_resetn[2] ; 718            ;
+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8v62:auto_generated|altsyncram_j4b4:altsyncram1|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 192  ; 64                          ; 3                           ; 64                          ; 3                           ; 192                 ; 1           ; 0     ; None ; M10K_X12_Y8_N0               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M10K_X12_Y11_N0              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X6_Y8_N0, LAB_X3_Y8_N0   ;                      ;                 ;                 ;          ;                        ;                             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                   ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X19_Y4_N0, LAB_X19_Y5_N0 ;                      ;                 ;                 ;          ;                        ;                             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X8_Y11_N0                ;                      ;                 ;                 ;          ;                        ;                             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X6_Y7_N0, LAB_X3_Y7_N0   ;                      ;                 ;                 ;          ;                        ;                             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                   ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X14_Y6_N0, LAB_X14_Y4_N0 ;                      ;                 ;                 ;          ;                        ;                             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X8_Y8_N0                 ;                      ;                 ;                 ;          ;                        ;                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Mode                  ; Location      ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|Mult3~mac ; Two Independent 18x18 ; DSP_X16_Y9_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|Add0~mac  ; Sum of two 18x18      ; DSP_X16_Y7_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 2,617 / 130,276 ( 2 % )   ;
; C12 interconnects                           ; 8 / 6,848 ( < 1 % )       ;
; C2 interconnects                            ; 819 / 51,436 ( 2 % )      ;
; C4 interconnects                            ; 390 / 25,120 ( 2 % )      ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )            ;
; Direct links                                ; 501 / 130,276 ( < 1 % )   ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 520 / 31,760 ( 2 % )      ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 11 / 6,046 ( < 1 % )      ;
; R14/C12 interconnect drivers                ; 19 / 8,584 ( < 1 % )      ;
; R3 interconnects                            ; 1,078 / 56,712 ( 2 % )    ;
; R6 interconnects                            ; 1,272 / 131,000 ( < 1 % ) ;
; Spine clocks                                ; 2 / 150 ( 1 % )           ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 307.5             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM181                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.680             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM145                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.679             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[4]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][4]                                                                                                                                                                                          ; 0.670             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[30]_OTERM175                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.657             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM151                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.656             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[12]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][12]                                                                                                                                                                                         ; 0.656             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[1]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][1]                                                                                                                                                                                          ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[5]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][5]                                                                                                                                                                                          ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[7]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][7]                                                                                                                                                                                          ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[9]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][9]                                                                                                                                                                                          ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[11]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][11]                                                                                                                                                                                         ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[14]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][14]                                                                                                                                                                                         ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[16]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][16]                                                                                                                                                                                         ; 0.607             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[19]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][1]                                                                                                                                                                                          ; 0.588             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[23]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][5]                                                                                                                                                                                          ; 0.588             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[26]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][8]                                                                                                                                                                                          ; 0.588             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[29]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][11]                                                                                                                                                                                         ; 0.588             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM241                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.586             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM217                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.586             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM289                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.583             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM277                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.583             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[4]_OTERM201                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.583             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM189                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.583             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[18]_OTERM283                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.581             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM247                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.580             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[18]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][0]                                                                                                                                                                                          ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[20]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][2]                                                                                                                                                                                          ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[22]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][4]                                                                                                                                                                                          ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[24]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][6]                                                                                                                                                                                          ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[28]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][10]                                                                                                                                                                                         ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[30]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][12]                                                                                                                                                                                         ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM85                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM73                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.579             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM21                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.578             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM13                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.578             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM223                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.578             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[2]_OTERM195                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.578             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM121                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.578             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM31                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.577             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[26]_OTERM157                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.577             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[24]_OTERM139                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.577             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[18]_OTERM109                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.577             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM97                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.577             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[21]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][3]                                                                                                                                                                                          ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[25]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][7]                                                                                                                                                                                          ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[27]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][9]                                                                                                                                                                                          ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[31]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_a0[0][13]                                                                                                                                                                                         ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM265                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[12]_OTERM253                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[12]_OTERM67                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[6]_OTERM37                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.576             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[2]_OTERM7                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.575             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[28]_OTERM163                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.575             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[20]_OTERM115                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.575             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[16]_OTERM271                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.575             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[14]_OTERM259                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.575             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[16]_OTERM91                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.574             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[14]_OTERM79                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.574             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[20]_OTERM295                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.574             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM349                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.568             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM325                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.568             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[24]_OTERM319                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.567             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[26]_OTERM337                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.563             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[30]_OTERM361                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.562             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[28]_OTERM343                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.560             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[22]_OTERM307                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.560             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist2_i_mul_fir2_ma3_cma_q_1_q[10]                                                                                                                                                                                 ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                         ; 0.559             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist2_i_mul_fir2_ma3_cma_q_1_q[6]                                                                                                                                                                                  ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                         ; 0.559             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist2_i_mul_fir2_ma3_cma_q_1_q[5]                                                                                                                                                                                  ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                         ; 0.559             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist2_i_mul_fir2_ma3_cma_q_1_q[1]                                                                                                                                                                                  ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                         ; 0.559             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[3]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][3]                                                                                                                                                                                          ; 0.556             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[17]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][17]                                                                                                                                                                                         ; 0.544             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[0]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][0]                                                                                                                                                                                          ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[2]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][2]                                                                                                                                                                                          ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[6]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][6]                                                                                                                                                                                          ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[8]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][8]                                                                                                                                                                                          ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[10]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][10]                                                                                                                                                                                         ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[13]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][13]                                                                                                                                                                                         ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1|readdata_reg_unnamed_fir8_fir1_data_reg_q[15]                                                                                                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_a0[0][15]                                                                                                                                                                                         ; 0.522             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[10]_OTERM55                                                                                                                                                      ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.501             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM49                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.498             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[4]_OTERM19                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.497             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[10]_OTERM235                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.497             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index22_fir0_add_x_p1_of_2_o[8]_OTERM43                                                                                                                                                       ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist7_i_mptr_bitcast_index22_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                  ; 0.497             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                        ; 0.484             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                           ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                        ; 0.464             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[8]_OTERM229                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.461             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_mptr_bitcast_index_fir0_add_x_p1_of_2_o[6]_OTERM211                                                                                                                                                        ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|redist6_i_mptr_bitcast_index_fir0_add_x_p1_of_2_q_1_q[31]                                                                                                                                                    ; 0.458             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]_OTERM365   ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM451 ; 0.457             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM449 ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]_OTERM451 ; 0.457             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|lsu_top:thei_llvm_fpga_mem_unnamed_fir7_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                        ; 0.453             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[1]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.453             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[7]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.451             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[5]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.451             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0|readdata_reg_unnamed_fir7_fir0_data_reg_q[6]                                                                                                                                                                                                                                               ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_c0[0][6]                                                                                                                                                                                          ; 0.450             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[8]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.450             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[6]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.450             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[4]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.450             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[2]                                                                                                                                                              ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.450             ;
; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|redist1_i_mul_fir2_sums_result_add_0_0_p1_of_2_q_1_q[16]                                                                                                                                                             ; fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                   ; 0.449             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                                    ;
+------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                              ;
+------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Initialization file:                           ; C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                                ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                                ;
; fsv_skip_power_down                            ; on                                                                                                 ;
+------------------------------------------------+----------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C7 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 1957 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176235): Finished register packing
    Extra Info (176218): Packed 146 registers into blocks of type DSP block
    Extra Info (176218): Packed 124 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 43 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:06
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:17
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:36
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:19
Info (11888): Total time spent on timing analysis during the Fitter is 6.63 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6847 megabytes
    Info: Processing ended: Tue Jun 13 17:44:44 2023
    Info: Elapsed time: 00:02:27
    Info: Total CPU time (on all processors): 00:02:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.fit.smsg.


