#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun  1 14:33:00 2021
# Process ID: 10796
# Current directory: C:/Users/lnis/Documents/GF12_Testbed/projects/zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9180 C:\Users\lnis\Documents\GF12_Testbed\projects\zybo\zybo.xpr
# Log file: C:/Users/lnis/Documents/GF12_Testbed/projects/zybo/vivado.log
# Journal file: C:/Users/lnis/Documents/GF12_Testbed/projects/zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lnis/Documents/GF12_Testbed/projects/zybo/zybo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/lnis/Documents/GF12_Testbed/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1040.102 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_project C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.102 ; gain = 0.000
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
current_project zybo
close_project
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
update_compile_order -fileset sources_1
open_project C:/Users/lnis/Documents/GF12_Testbed/projects/zybo/zybo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/lnis/Documents/GF12_Testbed/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.102 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
current_project blinky
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-19:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633001BEBA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.000 ; gain = 1314.520
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
current_hw_device [get_hw_devices xczu4_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu4_0]
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference blinky_bd_test_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:module_ref:test_top:1.0 - test_top_0
Successfully read diagram <blinky_bd> from BD file <C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/blinky_bd.bd>
Upgrading 'C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/blinky_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/blinky_bd_test_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded blinky_bd_test_top_0_0 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\lnis\Documents\GF12_Testbed\projects\blinky\blinky.srcs\sources_1\bd\blinky_bd\blinky_bd.bd> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2487.070 ; gain = 31.863
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2487.070 ; gain = 31.863
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\lnis\Documents\GF12_Testbed\projects\blinky\blinky.srcs\sources_1\bd\blinky_bd\blinky_bd.bd> 
VHDL Output written to : C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v
VHDL Output written to : C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/sim/blinky_bd.v
VHDL Output written to : C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hdl/blinky_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hw_handoff/blinky_bd.hwh
Generated Block Design Tcl file C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hw_handoff/blinky_bd_bd.tcl
Generated Hardware Definition File C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
[Wed Jun  2 13:29:12 2021] Launched blinky_bd_test_top_0_0_synth_1, synth_1...
Run output will be captured here:
blinky_bd_test_top_0_0_synth_1: C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/blinky_bd_test_top_0_0_synth_1/runme.log
synth_1: C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/runme.log
[Wed Jun  2 13:29:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.742 ; gain = 104.910
update_compile_order -fileset sim_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
update_compile_order -fileset sim_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-19:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2680.305 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633001BEBA
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
current_hw_device [get_hw_devices xczu4_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu4_0]
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.668 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
close_hw_manager
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
update_module_reference blinky_bd_test_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET_pad' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/blinky_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/blinky_bd_test_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded blinky_bd_test_top_0_0 from test_top_v1_0 1.0 to test_top_v1_0 1.0
Wrote  : <C:\Users\lnis\Documents\GF12_Testbed\projects\blinky\blinky.srcs\sources_1\bd\blinky_bd\blinky_bd.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /test_top_0/sys_clk have been updated from connected ip, but BD cell '/test_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </test_top_0> to completely resolve these warnings.
Wrote  : <C:\Users\lnis\Documents\GF12_Testbed\projects\blinky\blinky.srcs\sources_1\bd\blinky_bd\blinky_bd.bd> 
VHDL Output written to : C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v
VHDL Output written to : C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/sim/blinky_bd.v
VHDL Output written to : C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hdl/blinky_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_top_0 .
Exporting to file C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hw_handoff/blinky_bd.hwh
Generated Block Design Tcl file C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hw_handoff/blinky_bd_bd.tcl
Generated Hardware Definition File C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
[Wed Jun  2 13:45:08 2021] Launched blinky_bd_test_top_0_0_synth_1, synth_1...
Run output will be captured here:
blinky_bd_test_top_0_0_synth_1: C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/blinky_bd_test_top_0_0_synth_1/runme.log
synth_1: C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/runme.log
[Wed Jun  2 13:45:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.273 ; gain = 0.000
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'clock_divider' [C:/Users/lnis/Documents/GF12_Testbed/src/design/clock_divider.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pulse_generator' [C:/Users/lnis/Documents/GF12_Testbed/src/design/pulse_generator.v:22]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-19:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2756.273 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633001BEBA
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
current_hw_device [get_hw_devices xczu4_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu4_0]
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu4_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu4_0]
set_property PROGRAM.FILE {C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/impl_1/blinky_bd_wrapper.bit} [get_hw_devices xczu4_0]
program_hw_devices [get_hw_devices xczu4_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu4_0] 0]
INFO: [Labtools 27-1434] Device xczu4 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
