# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" \
"../../../../heap_2_clk.srcs/sources_1/imports/bram_2_clk/data_store.v" \
"../../../../heap_2_clk.srcs/sources_1/imports/bram_2_clk/heap.v" \
"../../../../heap_2_clk.srcs/sources_1/imports/bram_2_clk/sort_node.v" \
"../../../../heap_2_clk.srcs/sources_1/imports/bram_2_clk/heap_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
