<h1 style="margin-top: 30.0px;" id="DIIV3.0TestPlan-TableofContents"><style>[data-colorid=jpztzdjtnm]{color:#333333} html[data-color-mode=dark] [data-colorid=jpztzdjtnm]{color:#cccccc}[data-colorid=ni56zqnvq4]{color:#333333} html[data-color-mode=dark] [data-colorid=ni56zqnvq4]{color:#cccccc}</style>Table of Contents</h1><p style="margin-top: 30.0px;"><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724727339 {padding: 0px;}
div.rbtoc1759724727339 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724727339 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></p><div class="toc-macro rbtoc1759724727339">
<ul class="toc-indentation">
<li><span class="TOCOutline">1</span> <a href="#DIIV3.0TestPlan-TableofContents">Table of Contents</a></li>
<li><span class="TOCOutline">2</span> <a href="#DIIV3.0TestPlan-History">History</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">2.1</span> <a href="#DIIV3.0TestPlan-Version">Version</a></li>
<li><span class="TOCOutline">2.2</span> <a href="#DIIV3.0TestPlan-References">References</a></li>
</ul>
</li>
<li><span class="TOCOutline">3</span> <a href="#DIIV3.0TestPlan-DocumentConventions">Document Conventions</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">3.1</span> <a href="#DIIV3.0TestPlan-Review">Review</a></li>
<li><span class="TOCOutline">3.2</span> <a href="#DIIV3.0TestPlan-Hashtags">Hashtags</a></li>
<li><span class="TOCOutline">3.3</span> <a href="#DIIV3.0TestPlan-Legend">Legend</a></li>
</ul>
</li>
<li><span class="TOCOutline">4</span> <a href="#DIIV3.0TestPlan-Introduction">Introduction</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">4.1</span> <a href="#DIIV3.0TestPlan-Assumptions">Assumptions</a></li>
<li><span class="TOCOutline">4.2</span> <a href="#DIIV3.0TestPlan-Tutorialvideo">Tutorial video</a></li>
</ul>
</li>
<li><span class="TOCOutline">5</span> <a href="#DIIV3.0TestPlan-Testbenchdescription">Testbench description</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.1</span> <a href="#DIIV3.0TestPlan-Diagrams">Diagrams</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.1.1</span> <a href="#DIIV3.0TestPlan-DIIlocationwithinNcore">DII location within Ncore</a></li>
<li><span class="TOCOutline">5.1.2</span> <a href="#DIIV3.0TestPlan-DIIUnitDVProcess">DII Unit DV Process</a></li>
<li><span class="TOCOutline">5.1.3</span> <a href="#DIIV3.0TestPlan-DII">DII</a></li>
<li><span class="TOCOutline">5.1.4</span> <a href="#DIIV3.0TestPlan-SimplifiedTBdiagram">Simplified TB diagram</a></li>
</ul>
</li>
<li><span class="TOCOutline">5.2</span> <a href="#DIIV3.0TestPlan-ListanddescriptionofTBcomponents">List and description of TB components</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.2.1</span> <a href="#DIIV3.0TestPlan-Transaction">Transaction</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.2.1.1</span> <a href="#DIIV3.0TestPlan-Transactionqueue">Transaction queue</a></li>
</ul>
</li>
<li><span class="TOCOutline">5.2.2</span> <a href="#DIIV3.0TestPlan-Checker">Checker</a></li>
<li><span class="TOCOutline">5.2.3</span> <a href="#DIIV3.0TestPlan-Coverage">Coverage</a></li>
<li><span class="TOCOutline">5.2.4</span> <a href="#DIIV3.0TestPlan-BFMs">BFMs</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.2.4.1</span> <a href="#DIIV3.0TestPlan-concerto">concerto</a></li>
<li><span class="TOCOutline">5.2.4.2</span> <a href="#DIIV3.0TestPlan-axi">axi</a></li>
<li><span class="TOCOutline">5.2.4.3</span> <a href="#DIIV3.0TestPlan-apb">apb</a></li>
</ul>
</li>
<li><span class="TOCOutline">5.2.5</span> <a href="#DIIV3.0TestPlan-Monitors">Monitors</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.2.5.1</span> <a href="#DIIV3.0TestPlan-smi">smi</a></li>
<li><span class="TOCOutline">5.2.5.2</span> <a href="#DIIV3.0TestPlan-axi.1">axi</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><span class="TOCOutline">6</span> <a href="#DIIV3.0TestPlan-ConfigurationSpace">Configuration Space</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">6.1</span> <a href="#DIIV3.0TestPlan-Ad-hocconfigurations">Ad-hoc configurations</a></li>
<li><span class="TOCOutline">6.2</span> <a href="#DIIV3.0TestPlan-StaticConfigurations">Static Configurations</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">6.2.1</span> <a href="#DIIV3.0TestPlan-Resilience">Resilience</a></li>
<li><span class="TOCOutline">6.2.2</span> <a href="#DIIV3.0TestPlan-RTLonlyparams">RTL only params</a></li>
</ul>
</li>
</ul>
</li>
<li><span class="TOCOutline">7</span> <a href="#DIIV3.0TestPlan-Functionality">Functionality</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.1</span> <a href="#DIIV3.0TestPlan-Interfaces">Interfaces</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.1.1</span> <a href="#DIIV3.0TestPlan-ConcertoMessages">Concerto Messages</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.1.1.1</span> <a href="#DIIV3.0TestPlan-Sequence">Sequence</a></li>
<li><span class="TOCOutline">7.1.1.2</span> <a href="#DIIV3.0TestPlan-Cmd">Cmd</a></li>
<li><span class="TOCOutline">7.1.1.3</span> <a href="#DIIV3.0TestPlan-Str">Str</a></li>
<li><span class="TOCOutline">7.1.1.4</span> <a href="#DIIV3.0TestPlan-Dtr">Dtr</a></li>
<li><span class="TOCOutline">7.1.1.5</span> <a href="#DIIV3.0TestPlan-Dtw">Dtw</a></li>
</ul>
</li>
<li><span class="TOCOutline">7.1.2</span> <a href="#DIIV3.0TestPlan-AXImessage">AXI message</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.1.2.1</span> <a href="#DIIV3.0TestPlan-Sequence.1">Sequence</a></li>
<li><span class="TOCOutline">7.1.2.2</span> <a href="#DIIV3.0TestPlan-ax">ax</a></li>
<li><span class="TOCOutline">7.1.2.3</span> <a href="#DIIV3.0TestPlan-w">w</a></li>
<li><span class="TOCOutline">7.1.2.4</span> <a href="#DIIV3.0TestPlan-r">r</a></li>
<li><span class="TOCOutline">7.1.2.5</span> <a href="#DIIV3.0TestPlan-b">b</a></li>
</ul>
</li>
</ul>
</li>
<li><span class="TOCOutline">7.2</span> <a href="#DIIV3.0TestPlan-Features">Features</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.2.1</span> <a href="#DIIV3.0TestPlan-Ordering">Ordering</a></li>
<li><span class="TOCOutline">7.2.2</span> <a href="#DIIV3.0TestPlan-Error">Error</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.2.2.1</span> <a href="#DIIV3.0TestPlan-Resilience.1">Resilience</a></li>
</ul>
</li>
<li><span class="TOCOutline">7.2.3</span> <a href="#DIIV3.0TestPlan-CSR">CSR</a></li>
<li><span class="TOCOutline">7.2.4</span> <a href="#DIIV3.0TestPlan-debug">debug</a></li>
</ul>
</li>
<li><span class="TOCOutline">7.3</span> <a href="#DIIV3.0TestPlan-Micro-Architecture(uarch)">Micro-Architecture (uarch)</a></li>
<li><span class="TOCOutline">7.4</span> <a href="#DIIV3.0TestPlan-AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</a></li>
<li><span class="TOCOutline">7.5</span> <a href="#DIIV3.0TestPlan-EndofSimChecks">End of Sim Checks</a></li>
</ul>
</li>
<li><span class="TOCOutline">8</span> <a href="#DIIV3.0TestPlan-Physical">Physical</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">8.1</span> <a href="#DIIV3.0TestPlan-Clock/Reset">Clock/Reset</a></li>
<li><span class="TOCOutline">8.2</span> <a href="#DIIV3.0TestPlan-PowerManagement">Power Management</a></li>
<li><span class="TOCOutline">8.3</span> <a href="#DIIV3.0TestPlan-Performance(LatencyandBandwidth)">Performance (Latency and Bandwidth)</a></li>
</ul>
</li>
<li><span class="TOCOutline">9</span> <a href="#DIIV3.0TestPlan-BringupPlan">Bringup Plan</a></li>
</ul>
</div><p /><h1 style="margin-top: 30.0px;" id="DIIV3.0TestPlan-History">History</h1><h2 style="margin-top: 30.0px;" id="DIIV3.0TestPlan-Version">Version</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">version</th><th class="confluenceTh">date</th><th class="confluenceTh">comments</th><th colspan="1" class="confluenceTh">reviewers</th></tr><tr><td class="confluenceTd">0.0.0</td><td class="confluenceTd">08/03/2018</td><td class="confluenceTd">initial</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td class="confluenceTd">0.1.0</td><td class="confluenceTd">08/15/2018</td><td class="confluenceTd">speculate 80% feature complete + clarifications. ns, csr sections to move to other testplans.</td><td colspan="1" class="confluenceTd"><div class="content-wrapper">DV: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3818258562006fa69311" href="https://arterisip.atlassian.net/wiki/people/624b3818258562006fa69311?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Clarino (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37217a3f9e006ab52f6c" href="https://arterisip.atlassian.net/wiki/people/624b37217a3f9e006ab52f6c?ref=confluence" target="_blank" data-linked-resource-id="755289" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Neha Fotaria</a>, <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.1</td><td colspan="1" class="confluenceTd"><span>08/15/2018</span></td><td colspan="1" class="confluenceTd">cleanup, elaborate on axi.</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37a1ad6b7e006aa7d848" href="https://arterisip.atlassian.net/wiki/people/624b37a1ad6b7e006aa7d848?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Priyanshu Jain (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.2</td><td colspan="1" class="confluenceTd">08/16/2018</td><td colspan="1" class="confluenceTd">add zip of refs, loc of tb files, cleanup.</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.3</td><td colspan="1" class="confluenceTd">08/21/2018</td><td colspan="1" class="confluenceTd">add axi coverage</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.4</td><td colspan="1" class="confluenceTd"><span>08/21/2018</span></td><td colspan="1" class="confluenceTd">move CSR, Resilience, Security to <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777290/Ncore+v3.0+CSR+Testplan" data-linked-resource-id="16777290" data-linked-resource-version="87" data-linked-resource-type="page">Ncore v3.0 CSR Testplan</a>, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777284/Ncore+v3.0+Resilience+Testplan" data-linked-resource-id="16777284" data-linked-resource-version="34" data-linked-resource-type="page">Ncore v3.0 Resiliency &amp; Security Testplan</a></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.5</td><td colspan="1" class="confluenceTd">08/22/2018</td><td colspan="1" class="confluenceTd">add Hashtag spec, add Where column, scrub</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd"><p>0.1.6</p></td><td colspan="1" class="confluenceTd">08/22/2018</td><td colspan="1" class="confluenceTd">revise configs</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></p></div></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.1.7</td><td colspan="1" class="confluenceTd"><span>08/28/2018</span></td><td colspan="1" class="confluenceTd">add Hashtags for SMI interface coverage</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37a1ad6b7e006aa7d848" href="https://arterisip.atlassian.net/wiki/people/624b37a1ad6b7e006aa7d848?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Priyanshu Jain (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.8</td><td colspan="1" class="confluenceTd">08/29/2018</td><td colspan="1" class="confluenceTd">move Bringup Plan to here</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.0</td><td colspan="1" class="confluenceTd">08/29/2018</td><td colspan="1" class="confluenceTd"><p>see <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777241/review+v0.2" data-linked-resource-id="16777241" data-linked-resource-version="7" data-linked-resource-type="page">review v0.2</a></p><p>revise configs, tag 'stimulus', most assert-&gt;check, scrub</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>DV: <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37217a3f9e006ab52f6c" href="https://arterisip.atlassian.net/wiki/people/624b37217a3f9e006ab52f6c?ref=confluence" target="_blank" data-linked-resource-id="755289" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Neha Fotaria</a>, <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></p><p>RTL: <a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a><span>, </span><a class="confluence-userlink user-mention" data-account-id="624b37dc247a4b00691febd8" href="https://arterisip.atlassian.net/wiki/people/624b37dc247a4b00691febd8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Nabil Masri (Deactivated)</a><span>, </span><a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a><span>, <a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a>, <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></span></p><p>Arch: <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></p></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.1</td><td colspan="1" class="confluenceTd">09/06/2018</td><td colspan="1" class="confluenceTd">add Hashtags for existing checks</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td class="confluenceTd">0.2.2</td><td class="confluenceTd">09/06/2018</td><td class="confluenceTd"><span>changed uarch cover strategy to rely on code coverage for internal visibility</span></td><td class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.3</td><td colspan="1" class="confluenceTd">09/07/2018</td><td colspan="1" class="confluenceTd">qos, user (aux) propagation</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.4</td><td colspan="1" class="confluenceTd">09/09/2018</td><td colspan="1" class="confluenceTd">add uvm, dv, dii diagrams</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.5</td><td colspan="1" class="confluenceTd">09/17/2018</td><td colspan="1" class="confluenceTd">cmersp, trersp -&gt; SMI</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.6</td><td colspan="1" class="confluenceTd">09/20/2018</td><td colspan="1" class="confluenceTd">add dv process diagram</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.7</td><td colspan="1" class="confluenceTd">09/21/2018</td><td colspan="1" class="confluenceTd">add Hashtags for stimulus</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.2.8</td><td colspan="1" class="confluenceTd">09/28/2018</td><td colspan="1" class="confluenceTd"><p>add endpoint construction diagram</p><p>add ordering partial cacheline checks</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.3</td><td colspan="1" class="confluenceTd">10/01/2018</td><td colspan="1" class="confluenceTd"><p>see <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777382/review+v0.3" data-linked-resource-id="16777382" data-linked-resource-version="31" data-linked-resource-type="page">review v0.3</a></p><p>reduce overzealous checks</p><p>static configs -&gt; later review</p><p>describe review process</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>DV: <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37217a3f9e006ab52f6c" href="https://arterisip.atlassian.net/wiki/people/624b37217a3f9e006ab52f6c?ref=confluence" target="_blank" data-linked-resource-id="755289" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Neha Fotaria</a>, <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3818258562006fa69311" href="https://arterisip.atlassian.net/wiki/people/624b3818258562006fa69311?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Clarino (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a>, <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></p><p>RTL: <a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37dc247a4b00691febd8" href="https://arterisip.atlassian.net/wiki/people/624b37dc247a4b00691febd8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Nabil Masri (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a>, <a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><p>Arch: <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></p></div></td></tr><tr><td colspan="1" class="confluenceTd">0.3.1</td><td colspan="1" class="confluenceTd">03/07/2019</td><td colspan="1" class="confluenceTd"><p>scrub content to arch of this date</p><ul style="list-style-type: square;"><li>remove cme,tre</li></ul><p>update all csymlayers refs?</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.3.2</td><td colspan="1" class="confluenceTd">03/07/2019</td><td colspan="1" class="confluenceTd">see <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16778217/pre+review+0.4" data-linked-resource-id="16778217" data-linked-resource-version="1" data-linked-resource-type="page">pre review 0.4</a></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>DV: <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3818258562006fa69311" href="https://arterisip.atlassian.net/wiki/people/624b3818258562006fa69311?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Clarino (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><p>RTL: <a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a></p><p>Exec: <a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a></p></div></td></tr><tr><td colspan="1" class="confluenceTd">0.4</td><td colspan="1" class="confluenceTd">03/26/2019</td><td colspan="1" class="confluenceTd"><p>see <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777678/review+0.4" data-linked-resource-id="16777678" data-linked-resource-version="4" data-linked-resource-type="page">review 0.4</a> and confluence comments of this date</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>DV: <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37217a3f9e006ab52f6c" href="https://arterisip.atlassian.net/wiki/people/624b37217a3f9e006ab52f6c?ref=confluence" target="_blank" data-linked-resource-id="755289" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Neha Fotaria</a>, <a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a>, <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><p>RTL: <a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624674b5f40798007056fc6f" href="https://arterisip.atlassian.net/wiki/people/624674b5f40798007056fc6f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Kromer (Deactivated)</a></p></div></td></tr><tr><td colspan="1" class="confluenceTd">0.4.1</td><td colspan="1" class="confluenceTd">04/17/2019</td><td colspan="1" class="confluenceTd"><p>add Status, Run cmd, Priority columns.</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.4.2</td><td colspan="1" class="confluenceTd">06/19/2019</td><td colspan="1" class="confluenceTd"><p>scrub status to state of codebase</p><p>update summaries</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.8</td><td colspan="1" class="confluenceTd">04/24/2020</td><td colspan="1" class="confluenceTd">Modified static configurations.</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a></p></div></td></tr><tr><td colspan="1" class="confluenceTd">0.9</td><td colspan="1" class="confluenceTd">10/10/2020</td><td colspan="1" class="confluenceTd">Update static configurations based on new Maestro constraints</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.91</td><td colspan="1" class="confluenceTd">10/31/2021</td><td colspan="1" class="confluenceTd">Update static configuration and fill in empty boxes</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a></td></tr><tr><td colspan="1" class="confluenceTd">0.92</td><td colspan="1" class="confluenceTd">12/02/2021</td><td colspan="1" class="confluenceTd">Updated static configuration to include performance counters</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a></td></tr></tbody></table></div><h2 id="DIIV3.0TestPlan-References">References</h2><p>Arch</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log</a>&nbsp;</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCProtocolArch.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCProtocolArch.pdf?view=log</a></p><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=Ncore+3.0+System+Specification#_Toc34148209" rel="nofollow">https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=Ncore+3.0+System+Specification#_Toc34148209</a></p><p><br /></p><p>uArch</p><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?spaceKey=OP&amp;title=Ncore+3.0+DII+Micro-Architecture+Specification" rel="nofollow">https://confluence.arteris.com/pages/viewpage.action?spaceKey=OP&amp;title=Ncore+3.0+DII+Micro-Architecture+Specification</a></p><p><br /></p><p>ARM</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log</a></p><p><a class="external-link" href="https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2" rel="nofollow">https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2</a></p><p><br /></p><p>Arch Params</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SystemParams.xlsx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SystemParams.xlsx?view=log</a></p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCParameters.xlsx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCParameters.xlsx?view=log</a></p><p><br /></p><p>Deprecated Concerto docs</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/CSymLayers.xlsx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/CSymLayers.xlsx?view=log</a></p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Transaction%20Flows.pptx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Transaction%20Flows.pptx?view=log</a></p><p><br /></p><h1 id="DIIV3.0TestPlan-DocumentConventions">Document Conventions</h1><p>any section general across units should link to appropriate testplan.</p><h2 id="DIIV3.0TestPlan-Review">Review</h2><p>revision format:&nbsp; release.review.change</p><p><br /></p><div class="ic-body wiki-content"><div class="ic-content"><p>We shall pre review using the comments mechanism.&nbsp;</p><p>Select content, then click the left item in the small box which pops up after a few seconds&nbsp;.&nbsp; &nbsp; &nbsp; &nbsp;</p><p>This text has a sample comment.&nbsp; click on the highlighted portion to view.</p><p><br /></p><p>Prior to review,</p><ol><li>owner updates testplan to current architecture</li><li>owner emails team requesting pre review not fewer than 2.5 days prior to review&nbsp;</li><li>each team member writes comments on any doubtful testplan content</li><li>owner responds to comments beginning at least 0.5 days before the review</li><li>owner and team close comments and take AIs at review meeting</li></ol><p><br /></p><p>Editors:</p><p>!! comments will be lost if the underlying text is edited or copied and pasted!&nbsp; (survives how much edit?)</p><p><br /></p></div></div><h2 id="DIIV3.0TestPlan-Hashtags">Hashtags</h2><p>TODO move to some general conventions document</p><p><br /></p><p>Per Scenario, &amp; as comment at point in code.</p><p>script reads out hashtag existence status and location based on spreadsheet of all points, see&nbsp;<a class="external-link" href="http://tarf.arteris.com/hashtags/" rel="nofollow">http://tarf.arteris.com/hashtags/</a></p><p><br /></p><p>Hashtag format:</p><p>#&lt;Action&gt;.&lt;Unit&gt;.&lt;TestplanHier.a.b...&gt;(.&lt;field.subfield...&gt;)(.&lt;description&gt;)</p><p><br /></p><p>TestplanHier within reason.</p><p>(field, description) iff required for clarity.</p><p>e.g.</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh"><br /></th><th class="confluenceTh">example hashtag</th></tr><tr><td class="confluenceTd">field</td><td class="confluenceTd">#Cover.Interface.Axi.r.ruser</td></tr><tr><td class="confluenceTd">description</td><td class="confluenceTd">#CheckTime.Features.Ordering.Order_request_endpoint</td></tr><tr><td colspan="1" class="confluenceTd">description more useful than field</td><td colspan="1" class="confluenceTd"><p>#CoverCross.Interface.Concerto.Cmd.axi_size</p><p>(field: mpf1.asize)</p></td></tr></tbody></table></div><p><br /></p><p>Actions:</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">Action</th><th class="confluenceTh">Description</th></tr><tr><td class="confluenceTd"><p>Cover</p></td><td class="confluenceTd">see every permutation or bin</td></tr><tr><td class="confluenceTd">CoverToggle</td><td class="confluenceTd"><p>see each bit flip once ('walk a bit')</p><p>implementation:</p></td></tr><tr><td colspan="1" class="confluenceTd">CoverTime</td><td colspan="1" class="confluenceTd"><p>Cover time sequence of txns</p><p>(wants to look at scb txn_q)</p></td></tr><tr><td colspan="1" class="confluenceTd">CoverCross</td><td colspan="1" class="confluenceTd">all bins in b for each bin in a</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Assert</td><td colspan="1" class="confluenceTd">condition must true always</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check</td><td colspan="1" class="confluenceTd">condition must true for every item</td></tr><tr><td colspan="1" class="confluenceTd">CheckTime</td><td colspan="1" class="confluenceTd"><p>Check time sequence of txns</p><p>(wants to look at scb txn_q)</p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Stimulus</td><td colspan="1" class="confluenceTd">constrains stimulus</td></tr></tbody></table></div><p><br /></p><h2 id="DIIV3.0TestPlan-Legend">Legend</h2><p>TODO move to some general conventions document?&nbsp; unlikely others will want to adopt</p><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">symbol</th><th class="confluenceTh">description</th></tr><tr><td class="confluenceTd">(a, b)</td><td class="confluenceTd">each of a and b</td></tr><tr><td class="confluenceTd">[a,b]</td><td class="confluenceTd">a followed consecutively by b</td></tr><tr><td colspan="1" class="confluenceTd">{a,b}</td><td colspan="1" class="confluenceTd">a concatenated with b (lsb on right)</td></tr><tr><td colspan="1" class="confluenceTd">transform(a)</td><td colspan="1" class="confluenceTd">perform some algorithm on a</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">a =&gt; b</td><td class="confluenceTd">b must be true when a is true</td></tr><tr><td colspan="1" class="confluenceTd">a == b</td><td colspan="1" class="confluenceTd">a must equal b</td></tr><tr><td colspan="1" class="confluenceTd">iff a</td><td colspan="1" class="confluenceTd">if and only if a</td></tr><tr><td class="confluenceTd">!a</td><td class="confluenceTd">not a</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>a = b</p></td><td colspan="1" class="confluenceTd">(cover) point named a is defined as b</td></tr><tr><td colspan="1" class="confluenceTd">a ~ b</td><td colspan="1" class="confluenceTd">(cover) point named a on signal b</td></tr><tr><td class="confluenceTd">&lt;a&gt;</td><td class="confluenceTd">refer to (cover) point named a</td></tr><tr><td colspan="1" class="confluenceTd">a:b</td><td colspan="1" class="confluenceTd">b within a (left associative)</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">?a</td><td colspan="1" class="confluenceTd">a needs clarification</td></tr><tr><td colspan="1" class="confluenceTd">NOT a</td><td colspan="1" class="confluenceTd">a not covered</td></tr></tbody></table></div><p><br /></p><h1 id="DIIV3.0TestPlan-Introduction">Introduction</h1><p>DII (Distributed IO Interface) is an Ncore module at the lower boundary of Ncore.</p><p>DII accesses noncoherent address space at the request of Ncore AIUs (Agent Interface Units).</p><p><br /></p><p>DII additionally supports</p><ul style="list-style-type: square;"><li>device memory which may be volatile or have side effects (such as config registers of an IP)</li><li>well behaved memory without side effects (such as DRAM)</li><li>Ncore transaction ordering modes</li><li>error tolerance, detection and reporting</li></ul><p><br /></p><p>A minimal instance of DII is used to access Configuration and Status Registers of Ncore units (CSR). This instance has 32-bit AXI native interface, and supports only 32-bit aligned device non-modifiable non-buffered read/write accesses.</p><h2 id="DIIV3.0TestPlan-Assumptions">Assumptions</h2><p>DII::</p><p>-- only AIU initiates</p><p>&ndash;&nbsp;smi initiator &lt;-&gt; axi endpoint</p><p>-- noncoherent</p><p>-- no internal cache</p><p>-- ordering model: CHI ordering (csymlayers:Layers); AXI ordering</p><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">-- error model: sram random faults, transport error signal, propagate external errors identified within protocols.</span></p><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">&nbsp; &nbsp;transport random faults are covered by resilience feature separate from dii.</span></p><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">-- 32b Dii shall s<span class="inline-comment-marker" data-ref="70d118be-1f35-4323-934d-8dae9b199200">ervice only 4B, size aligned acces</span>ses.&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-5031" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-5031" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-5031</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</span></p><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585"><br /></span></p><h2 id="DIIV3.0TestPlan-Tutorialvideo"><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">Tutorial video</span></h2><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">go to&nbsp;<a class="external-link" href="http://synfs:5001" rel="nofollow">http://synfs:5001</a></span></p><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">open file station</span></p><p><span class="inline-comment-marker" data-ref="9ec62499-185e-4a1f-973c-fcd3e46c9585">find&nbsp;/video/DV Knowledge Transfer/NCore 3/DII DV knowledge transfer</span></p><h1 id="DIIV3.0TestPlan-Testbenchdescription">Testbench description</h1><h2 id="DIIV3.0TestPlan-Diagrams">Diagrams</h2><h3 id="DIIV3.0TestPlan-DIIlocationwithinNcore">DII location within Ncore</h3><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16777955/image2019-3-26%2018:20:26.png?api=v2" /></span></p><p>( Archive the diagram in editable format: )</p><p><span class="confluence-anchor-link conf-macro output-inline"><a href="/wiki/spaces/ENGR/pages/16777955/DII+V3.0+Test+Plan?preview=%2F16777955%2F16783437%2FNcore3_System_Diagram.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Ncore3_System_Diagram.pp&hellip;</span></a>&nbsp;</span></p><p><span class="confluence-anchor-link conf-macro output-inline"><br /></span></p><h3 id="DIIV3.0TestPlan-DIIUnitDVProcess">DII Unit DV <span class="inline-comment-marker" data-ref="b7b80748-93cf-4f1e-91a3-bdf819bb3640">Process</span></h3><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16777955/image2018-10-2%2011:22:26.png?api=v2" /></span></p><p>( Archive the diagram in editable format: )</p><p><a href="/wiki/spaces/ENGR/pages/16777955/DII+V3.0+Test+Plan?preview=%2F16777955%2F16783557%2FNcore3_DII_DV_Process_Diagram.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Ncore3_DII_DV_Process_Di&hellip;</span></a></p><p><br /></p><h3 id="DIIV3.0TestPlan-DII">DII</h3><p>see 6.1 overview</p><p><span class="inline-comment-marker" data-ref="9c7002af-f27c-4de4-8747-b393f1ea7ad4"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777698/Ncore+3.0+DII+Micro-Architecture+Specification#Ncore3.0DIIMicro-ArchitectureSpecification-_Toc183288" data-linked-resource-id="16777698" data-linked-resource-version="26" data-linked-resource-type="page">Ncore 3.0 DII Micro-Architecture Specification#_Toc183288</a></span></p><p><span class="inline-comment-marker" data-ref="9c7002af-f27c-4de4-8747-b393f1ea7ad4"><br /></span></p><h3 id="DIIV3.0TestPlan-SimplifiedTBdiagram">Simplified TB diagram</h3><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16777955/image2018-9-19%2016:14:40.png?api=v2" /></span></p><p>( Archive the diagram in editable format: )</p><p><a href="/wiki/spaces/ENGR/pages/16777955/DII+V3.0+Test+Plan?preview=%2F16777955%2F16783432%2FNcore3_DII_DV_Diagram_hier.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Ncore3_DII_DV_Diagram_hi&hellip;</span></a><span class="confluence-anchor-link conf-macro output-inline">&nbsp; &nbsp;</span></p><p><br /></p><h2 id="DIIV3.0TestPlan-ListanddescriptionofTBcomponents">List and description of TB components</h2><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Dii TB is based around searchable lists of object Dii_txn, which represents the end to end journey of a single request from upstream.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Data manipulation methods are single-sourced at their maximum level of abstraction, mainly in Dii_txn or Dii_txn_q.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Any existing data obj is guaranteed to contain meaningful information.&nbsp; access to data not yet present is a null dereference.&nbsp; This is an intentional mechanism for preventing silent corruption when a component is not ready for use case (due to development state, or mistake) .</p><h3 id="DIIV3.0TestPlan-Transaction">Transaction</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;State machine representing the end to end journey of a single request from upstream.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;most of the checks in this doc are implemented here.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;collects smi_seq_item, axi*_seq_item representing each msg in the txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;api gen_expd__&lt;Msgtype&gt;() constructs the fields in a next msg of &lt;Msgtype&gt; which may be derived from the current state of the txn.</p><h4 id="DIIV3.0TestPlan-Transactionqueue">Transaction queue</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;data store of txns.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;contains certain methods operating across multiple txns, such as ordering checks.</p><h3 id="DIIV3.0TestPlan-Checker">Checker</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Objective: die iff any mismatch with srch.&nbsp; Error message sufficient to debug without wave.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maintains txn_q of all outstanding Dii_txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maintains order_q of all Dii_txn which have not passed their ordering point.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Upon receiving a msg, generates and compares to the msg of that type which is expected by the corresponding txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Internally sequences messages of an axi txn to correlate with dii_txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; input: smi_seq_item, axi*_seq_item observed by monitors</p><h3 id="DIIV3.0TestPlan-Coverage">Coverage</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; owner&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37a1ad6b7e006aa7d848" href="https://arterisip.atlassian.net/wiki/people/624b37a1ad6b7e006aa7d848?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Priyanshu Jain (Deactivated)</a>&nbsp;</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Objective: cover all functions and corner cases of dii.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;concerto:&nbsp;${WORK_TOP)/dv/common/lib_tb/smi_coverage.svh&nbsp;</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;axi :&nbsp;${WORK_TOP)/dv/dii/env/dii_coverage.svh</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;dii:&nbsp; ${WORK_TOP)/dv/dii/env/dii_coverage.svh</p><h3 id="DIIV3.0TestPlan-BFMs">BFMs<span class="confluence-anchor-link conf-macro output-inline">&nbsp;</span></h3><h4 id="DIIV3.0TestPlan-concerto">concerto</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Objective:&nbsp; generate all concerto traffic which dii may receive.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; knobs adjust distribution of traffic.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; knobs enable traffic not expected during normal operation, such as uncorrectable errors.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; txn based seq which generates all possible next msgs for a txn</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; TODO describe here sequence of construction of fields within msg</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; TODO use systemverilog constrained random</p><h4 id="DIIV3.0TestPlan-axi">axi</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reactive bfm.&nbsp;&nbsp;&nbsp;</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Read returns random data.&nbsp; not a memory model.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;knobs enable error injection.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Existing common&nbsp;bfm from Ncore 2.x (<a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>) in reactive mode</p><h4 id="DIIV3.0TestPlan-apb">apb</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; For register access (CSR).</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; We access implicitly via reg,field name apis in mentor RAL.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;Existing common&nbsp;bfm from Ncore 2.x (<a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>)</p><h3 id="DIIV3.0TestPlan-Monitors">Monitors</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Sends msg to scoreboard once all beats of data have been collected.</p><h4 id="DIIV3.0TestPlan-smi">smi</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Collects data on interface and creates smi_seq_item.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;common monitor&nbsp;(<a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>)</p><h4 id="DIIV3.0TestPlan-axi.1">axi</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Collects data on interface and creates various axi seq_items.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;ARM axi protocol asserts are attached here.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Existing common&nbsp;monitor from Ncore 2.x (<a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>)</p><p><br /></p><h1 id="DIIV3.0TestPlan-ConfigurationSpace">Configuration Space<span class="confluence-anchor-link conf-macro output-inline">&nbsp;</span></h1><h2 id="DIIV3.0TestPlan-Ad-hocconfigurations">Ad-hoc configurations</h2><p>TODO replace with static configurations + randoms.</p><p>These are the configs being run now.</p><p>32b - permitted small subset of access types</p><p>64b - 64b data payload</p><p>64b_wXttCtrlEntry&nbsp;&ndash; 64b data payload</p><p><s>128b - 128b data payload</s></p><p>256b - 256b data payload</p><p>256b_narrow_axid&nbsp;&ndash; 256b data payload with narrow axid</p><p><s>128b_mem_parity - sram protection parity.&nbsp; also used as source of error for csr tests</s></p><p><s>128b_mem_ecc - sram protection secded.&nbsp; also used as source of error for csr tests</s></p><p>128b_parity - transport protections parity (resilience)</p><p>128b_ecc -&nbsp;transport protections secded (resilience). Based on NXPAUTO configuration</p><p><br /></p><h2 id="DIIV3.0TestPlan-StaticConfigurations">Static Configurations</h2><div class="table-wrap"><p>purpose: ensure feature complete. cover all values of all vars with minimum #configs =&gt; 100% tachl coverage.</p><p>additionally, hit feature targeted cases as secondary aim.&nbsp; beware of cases where uniform randomization leads to low stress behaviors.</p><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><br /></td><th class="highlight-grey confluenceTh" data-highlight-colour="grey"><p><strong>Parameter</strong></p></th><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">range</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">0</td><td class="highlight-grey confluenceTd" data-highlight-colour="grey"><p><strong>1</strong></p></td><td class="highlight-grey confluenceTd" data-highlight-colour="grey"><p><strong>2</strong></p></td><td class="highlight-grey confluenceTd" data-highlight-colour="grey"><p><strong>3</strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">4</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">5</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">6</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">comment</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><br /></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">32b</td><td colspan="1" class="confluenceTd"><p>64b</p><p>(hw_cfg_7)</p></td><td colspan="1" class="confluenceTd"><p>128b_ecc</p><p>(nxpauto)</p></td><td colspan="1" class="confluenceTd"><p>256b</p><p>(hw_cfg_2)</p></td><td colspan="1" class="confluenceTd"><p>64b_wXttCtrlEntry</p><p>(hw_cfg_20_acg)</p></td><td colspan="1" class="confluenceTd"><p>128b_parity</p><p>(hw_cfg_7)</p></td><td colspan="1" class="confluenceTd"><p>256b_narrow_axid</p><p>(hw_cfg_1)</p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>wSecurityAttr</p></th><td colspan="1" class="confluenceTd">1 only</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">&nbsp;Config 0 is a limited version for sys_dii. Supports 64-bit smi/32-bit axi only</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><span class="inline-comment-marker" data-ref="c1903d06-9678-47e4-bc24-e6a0b65b4cb6">wLargestEndpoint</span></p></th><td colspan="1" class="confluenceTd"><p>4KB - largest smi_addr (4KB aligned)</p><p>2^2 = 2^39 KB</p><p><br /></p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">2^40</span></td><td class="confluenceTd"><p><span class="legacy-color-text-orange3">2^7 KB</span></p></td><td class="confluenceTd"><p>2^18 KB</p></td><td class="confluenceTd"><p>2^31 KB</p></td><td colspan="1" class="confluenceTd">2^23 KB</td><td colspan="1" class="confluenceTd">4 KB</td><td colspan="1" class="confluenceTd">2^22 KB</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">Unit clock gating</th><td colspan="1" class="confluenceTd">true-false</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">true</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">true</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">externa clockgating (PMA)</th><td colspan="1" class="confluenceTd">true false</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">true</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd">false</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><br /></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><span class="inline-comment-marker" data-ref="a4267220-44ef-4ae9-9196-bc12774960f6">nAius</span></p></th><td colspan="1" class="confluenceTd">1 -- 64</td><td colspan="1" class="confluenceTd">17</td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>9</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>used only in dv to set the unit stimulus range</p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">unitId</th><td colspan="1" class="confluenceTd">0-15</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><p><span class="inline-comment-marker" data-ref="9a63b212-a295-4a8a-b541-9ed2d455bb64">nRttCtrlEntries</span></p></th><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="59d90c5e-269f-4610-8d27-5d7271b5ff90">4 -- 32</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">32</span></td><td colspan="1" class="confluenceTd"><p>12</p></td><td colspan="1" class="confluenceTd"><p>4</p></td><td colspan="1" class="confluenceTd"><p>23</p></td><td colspan="1" class="confluenceTd">31</td><td colspan="1" class="confluenceTd">25</td><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd"><p><span>~~ average round trip latency of downstream</span></p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><p>nWttCtrlEntries</p></th><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="ee000519-f4df-4874-a09d-1ee5160522d9">4</span><span><span class="inline-comment-marker" data-ref="ee000519-f4df-4874-a09d-1ee5160522d9"> -- 32</span></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">16</span></td><td colspan="1" class="confluenceTd"><p>7</p></td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd"><p>32</p></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd"><p>~~ average round trip latency of downstream</p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">nRbCredits</th><td colspan="1" class="confluenceTd">2 &ndash; 16</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">nAddrTransRegisters</th><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="4a5819e7-d41c-4044-9a2d-b6f8db292b37">0 &ndash; 4</span></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">nPerformanceCounters</th><td colspan="1" class="confluenceTd">4, 8</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><br /></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">wAddr</th><td colspan="1" class="confluenceTd">32&nbsp;<span class="inline-comment-marker" data-ref="1ba8f7c9-4baa-44f8-91ae-039d307f9979">&ndash; 52</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">44</span></td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd">49</td><td colspan="1" class="confluenceTd">52</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="c081e80e-048f-473a-a24d-2ad151d63d75">concerto addr</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">wArID</th><td colspan="1" class="confluenceTd">1&nbsp;&ndash; 20</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>wAwID</p></th><td colspan="1" class="confluenceTd">1 -- 20</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">16</span></td><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>16</p></td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>wAxAddr</p></th><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="43abcbeb-d1cc-4545-91ca-be2c34d909ce">12 -- 52</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">24*</span></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>49</p></td><td class="confluenceTd">52</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><span class="inline-comment-marker" data-ref="1412499e-cef3-40de-b6e5-6c2f2398d1b2">wXData</span></p></th><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="77f7221b-ecd2-48a7-b5cd-f0253e50d5c0">32 -- 256</span></td><td colspan="1" class="confluenceTd">32*</td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">128</td><td colspan="1" class="confluenceTd">256</td><td colspan="1" class="confluenceTd">32b special case for sys_dii</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>wAwUser</p></th><td colspan="1" class="confluenceTd">0 -- 32</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">9</span></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>5</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>wArUser</p></th><td colspan="1" class="confluenceTd">0 -- 32</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">9</span></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>5</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>wAxQos</p></th><td colspan="1" class="confluenceTd">0, 4</td><td colspan="1" class="confluenceTd">0</td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><s>wAxProt</s></th><td colspan="1" class="confluenceTd">0, 3</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">3</span></td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">Fixed at 3 by Maestro</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><br /></p></th><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><span class="inline-comment-marker" data-ref="1be55241-9532-4092-b7cd-cea7a7520fc3">wSmiData</span></p></th><td colspan="1" class="confluenceTd">64,128,256</td><td colspan="1" class="confluenceTd">64</td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">128</td><td colspan="1" class="confluenceTd">256</td><td colspan="1" class="confluenceTd">= wXData in Ncore3.0</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">nPerformanceCounters</th><td colspan="1" class="confluenceTd">4, 8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><br /></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><h3 id="DIIV3.0TestPlan-Resilience"><span class="inline-comment-marker" data-ref="d96e67a0-2f66-4291-a299-09e9ab74f904"><span class="inline-comment-marker" data-ref="1adead7b-e82d-439c-886f-835756b34fac">Resilience</span></span></h3></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p>unit duplication</p></th><td colspan="1" class="confluenceTd">0, 1</td><td colspan="1" class="confluenceTd">0</td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><p>Duplicate unit delay</p></th><td colspan="1" class="confluenceTd">0 -- 4</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">1</span></td><td colspan="1" class="confluenceTd"><p>3</p></td><td colspan="1" class="confluenceTd"><p>2</p></td><td colspan="1" class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">Protection</th><td colspan="1" class="confluenceTd">NONE, PARITY, ECC</td><td colspan="1" class="confluenceTd"><span>NONE</span></td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">ECC</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">ECC</td><td colspan="1" class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">Placeholder</th><td colspan="1" class="confluenceTd"><p>0,1</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><br /></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><h3 id="DIIV3.0TestPlan-RTLonlyparams"><strong>RTL only params</strong></h3></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><s>usePma</s></th><td colspan="1" class="confluenceTd">0, 1</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">1</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Either on or off</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><s>Automatic Clock Gating</s></th><td colspan="1" class="confluenceTd">0,1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Either on or off</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><span class="inline-comment-marker" data-ref="90cda592-bf73-46ed-b70f-104d1f674950">useExternalMem</span></th><td colspan="1" class="confluenceTd">0, 1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Not supported in 3.0</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">useDualPortBuffer</th><td colspan="1" class="confluenceTd">0, 1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Not supported in 3.0. mus<span class="inline-comment-marker" data-ref="4fe534e2-710a-4fff-a852-ab95ed0ff8f9">t be enabled when</span> <span>useExternalMem == 0 EW correcting typo in name</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">nWriteRBIDs</th><td colspan="1" class="confluenceTd">1 -- 16</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Tuning param controls the Number of Outstanding write strReqs. =arch nRBsForDIIOwnNC</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh">NOT nWriteBufferEntries</th><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="bc5759a7-d6a7-471d-affa-22d9bca2a38e">2 Cache Lines</span></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><span>--</span></td><td colspan="1" class="confluenceTd"><span>--</span></td><td colspan="1" class="confluenceTd"><span>--</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Tuning param controls size of write data buffer. denominated in this dii concerto beats. <span>fix 2 cachelines in ncore</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><th colspan="1" class="confluenceTh"><br /></th><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div></div><h1 id="DIIV3.0TestPlan-Functionality">Functionality</h1><p>'Run cmd' contains runsim testnames.&nbsp; use from within a concerto workspace having sourced SOURCEME.&nbsp;</p><p>in this cmd:&nbsp;</p><p>runsim -e dii -t &lt;testname&gt; -i 1 (-v UVM_HIGH) (-w) (-s &lt;seed to rerun&gt;)</p><h2 id="DIIV3.0TestPlan-Interfaces">Interfaces</h2><p>Cov<span class="inline-comment-marker" data-ref="f04a0b29-347a-40bc-9d72-bad8c4461034">er fields which are don't-car</span>e at the dii, in order to prove robustness.&nbsp; not stim with x, as hw may be implementing dependent behavior early for future ncore.</p><p><br /></p><div class="table-wrap"><h3 id="DIIV3.0TestPlan-ConcertoMessages">Concerto Messages</h3><p>Concerto Message Header most fields checked at smi layer by smi_seq_item.&nbsp; Others here as part of ndp.</p><p>For response types: dii only cares about receipt.</p><p>stimulus: ordering on arbitrary cmd.&nbsp; which is superset of CHI in which initiator's next cmd to ordering set must wait for DBIDRsp.&nbsp; Which v3.0 is passthrough of STR.</p><h4 id="DIIV3.0TestPlan-Sequence">Sequence</h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Done?</strong></p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">NOTES</th><th colspan="1" class="confluenceTh">Run cmd</th></tr><tr><td class="highlight-grey confluenceTd" data-highlight-colour="grey">all concerto message classes =(Cmd, NcCmdRsp, Str, StrRsp, Dtr, DtrRsp, Dtw, Dtwrsp)</td><td class="highlight-grey confluenceTd" data-highlight-colour="grey">#Cover.DII.Concerto.all_msg_class</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">smi_agent</td><td class="highlight-grey confluenceTd" data-highlight-colour="grey">Y</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">WIP</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">1</td><td class="highlight-grey confluenceTd" data-highlight-colour="grey"><p><br /></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">rw_none</td></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">?all and only correct concerto messages on each port</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>cover</p><p>check</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">?smi agent</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>Y</p><p>Y</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>PASS</p><p><br /></p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>1</p><p><br /></p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> already covering where?</div></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">rw_none</th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">&lt;concerto message&gt; correctly sequenced</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">#CheckTime.DII.Concerto.sequence</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">scb</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">Y</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">PASS</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">1</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>wrt txns in progress.</p><p>see TransactionFlows.pptx .</p><p><span>get_txn describes the state machine.</span></p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">rw_none</th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p><span class="inline-comment-marker" data-ref="c25321f5-c8a5-4b9b-83ea-5b70c76dc333">each valid sequence of transitions</span> in txn state machine =</p><p>(cmd cmdrsp str strrsp dtr dtrrsp ,<br />cmd cmdrsp str dtr dtrrsp strrsp ,<br />cmd cmdrsp str dtr strrsp dtrrsp ,<br />cmd str cmdrsp strrsp dtr dtrrsp ,<br />cmd str cmdrsp dtr dtrrsp strrsp ,<br />cmd str cmdrsp dtr strrsp dtrrsp ,<br />cmd str dtr cmdrsp strrsp dtrrsp ,<br />cmd str dtr cmdrsp dtrrsp strrsp ,<br />cmd str dtr strrsp cmdrsp dtrrsp ,<br />cmd str dtr dtrrsp cmdrsp strrsp ,<br />cmd str dtr strrsp dtrrsp cmdrsp ,<br /><span class="inline-comment-marker" data-ref="add3277e-9834-4e6f-83a5-32938d98b43f">cmd str dtr dtrrsp strrsp cmdrsp</span> ,</p><p>cmd cmdrsp dtr dtrrsp str strrsp ,<br />cmd cmdrsp dtr str strrsp dtrrsp ,<br />cmd cmdrsp dtr str dtrrsp strrsp ,<br />cmd dtr cmdrsp dtrrsp str strrsp ,<br />cmd dtr cmdrsp str strrsp dtrrsp ,<br />cmd dtr cmdrsp str dtrrsp strrsp ,<br />cmd dtr str cmdrsp dtrrsp strrsp ,<br />cmd dtr str cmdrsp strrsp dtrrsp ,<br />cmd dtr str dtrrsp cmdrsp strrsp ,<br />cmd dtr str strrsp cmdrsp dtrrsp ,<br />cmd dtr str dtrrsp strrsp cmdrsp ,<br />cmd dtr str strrsp dtrrsp cmdrsp ,</p><p><br /></p><p>cmd cmdrsp str strrsp dtw dtwrsp ,<br />cmd cmdrsp str dtw dtwrsp strrsp ,<br />cmd cmdrsp str dtw strrsp dtwrsp ,<br />cmd str cmdrsp strrsp dtw dtwrsp ,<br />cmd str cmdrsp dtw dtwrsp strrsp ,<br />cmd str cmdrsp dtw strrsp dtwrsp ,<br />cmd str dtw cmdrsp strrsp dtwrsp ,<br />cmd str dtw cmdrsp dtwrsp strrsp ,<br />cmd str dtw strrsp cmdrsp dtwrsp ,<br />cmd str dtw dtwrsp cmdrsp strrsp ,<br />cmd str dtw strrsp dtwrsp cmdrsp ,<br />cmd str dtw dtwrsp strrsp cmdrsp)</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>#Cover.DII.Concerto.valid_sequence</p><p>stimulus inherent to interface random delay</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>dii</p><p>interface</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>N</p><p>Y</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">WIP</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">1</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>e.g. (cmd-&gt;str-&gt;cmdrsp... != cmd-&gt;cmdrsp-&gt;str...)</p><p>can read this from req timings in txn.</p><p>can read this from order of msgs in smi_recd.</p><p><br /></p><p>CmdReq, DtrReq,... can happen iff dtr gets ahead of str in transport. no interlock between reqs proceeding sequentially from same src.</p><p>Sensitize with directed test :: TB is de-asserting RX-SMI-NDP 'ready signal' for StrReq and CmdRsp interface and issuing stream of CmdReq until DUT back pressures. After certain number (Architecture/Config dependent) of DtrReq's are received then ready signals are asserted.</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">rw_long</th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><p>each sequence of cmo txn state machine =</p><p>&lt;cmd:is a cache maintenance type&gt; &amp;&amp;</p><p>( <span>cmd cmdrsp str strrsp ,</span></p><p><span>cmd str cmdrsp strrsp,</span></p><p><span>cmd str strrsp cmdrsp</span>)</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">cover cross</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">N</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">WIP</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">1</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><p>ccpa 5.5.3, CMO response is within scope of agent.</p><p>dii has no cache, cannot forwards on axi =&gt; terminate OK</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">?</th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><p><span class="inline-comment-marker" data-ref="f41f318d-018b-42a9-8b68-e8b2a753e16d">CMO str <span class="inline-comment-marker" data-ref="76e70392-d839-458d-9c3d-2cec55f7ee39">semantic</span> =</span></p><p><span class="inline-comment-marker" data-ref="f41f318d-018b-42a9-8b68-e8b2a753e16d">dii waits for ack of all EWA wr to same cacheline before sending str</span></p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">check</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">N</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">WIP</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">1</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">dii uarch 7.3</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1">?</th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1"><br /></th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" data-highlight-colour="grey">?some msg on each set of 2 ports in same cycle</th><th class="confluenceTd highlight-grey confluenceTh" data-highlight-colour="grey">#CoverTime.DII.concerto.each_two_msg_same_cycle</th><th class="confluenceTd highlight-grey confluenceTh" data-highlight-colour="grey">?monitor</th><th class="confluenceTd highlight-grey confluenceTh" data-highlight-colour="grey">Y</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">WIP</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">1</th><th class="confluenceTd highlight-grey confluenceTh" data-highlight-colour="grey"><p>like 'each 2 msgs during same cycle'?</p><p>do where items are consolidated into smi ap?</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">rw_long</th></tr><tr><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>each 2 msgs of same txn during cycle =</p><p><span>same txn &amp;&amp;</span></p><p>({str dtr},<br />{str cmdrsp},<br />{str dtrrsp},</p><p>{dtr cmdrsp},<br />{dtr strrsp},</p><p>{dtw cmdrsp},</p><p>{cmdrsp dtrrsp},<br />{cmdrsp strrsp},</p><p>{strrsp dtwrsp})</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><span>#CoverTime.DII.concerto.each_two_msg_same_txn_same_cycle</span></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><br /></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">Y</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">WIP</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">1</th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey"><p>timestamp in txn_q.txn</p><p>note legato can reorder msgs arbitrarily.</p></th><th class="confluenceTd highlight-grey confluenceTh" colspan="1" data-highlight-colour="grey">rw_long</th></tr></thead></table></div></div><h4 id="DIIV3.0TestPlan-Cmd"><span class="inline-comment-marker" data-ref="73b63bb6-1b30-4f63-bbbf-cdbd1ba83a40">Cmd</span></h4><div class="table-wrap"><p><br /></p><div class="table-wrap"><table class="tablesorter tablesorter-default stickyTableHeaders wrapped confluenceTable"><thead style="margin-top: 0.0px;width: 942.0px;" class="tableFloatingHeaderOriginal"><tr class="tablesorter-headerRow"><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Scenario</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Hash Tag</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;">Where</p></div></th><th class="sortableHeader confluenceTh" colspan="1"><strong>Done?</strong></th><th class="sortableHeader confluenceTh" colspan="1">Status</th><th class="sortableHeader confluenceTh" colspan="1">Priority</th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>&nbsp;NOTES</strong></p></div></th><th class="sortableHeader confluenceTh" colspan="1">Reference</th><th class="sortableHeader confluenceTh" colspan="1">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="6bd0b881-98c6-492a-8aa5-a57751abff52">Access sequence</span> =</p><p>(</p><p>[r, r], <br /><span>[w, w], </span>[w, wE], <span>[wE, w],<span> <span>[wE, wE], </span></span></span><br />[r, w], <span>[r, wE],</span> [w, r], <span>[wE, r],</span><br />[r, c], [c, r], <br />[w, c]<span>, <span>[wE, c], </span></span>[c, w], <span>[c, wE]</span></p><p>)</p></td><td colspan="1" class="confluenceTd"><p>#CoverTime.DII.CMDreq.Access_seq</p></td><td colspan="1" class="confluenceTd">dii</td><td colspan="1" class="confluenceTd">Y Altered</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>access @cmdreq</p><p><span class="inline-comment-marker" data-ref="3e15d94b-26ad-4bcb-bd88-e325739cdd65">c = Cache Maint Op</span></p><p><span class="inline-comment-marker" data-ref="3e15d94b-26ad-4bcb-bd88-e325739cdd65">wE = write with EWA </span></p><p><span class="inline-comment-marker" data-ref="3e15d94b-26ad-4bcb-bd88-e325739cdd65">w = write without EWA</span></p><p><span class="inline-comment-marker" data-ref="3e15d94b-26ad-4bcb-bd88-e325739cdd65"><br /></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_long</td></tr><tr><td colspan="1" class="confluenceTd"><p>Access cacheline=</p><p>&lt;Access sequence&gt;</p><p>x &lt;same cacheline&gt;</p></td><td colspan="1" class="confluenceTd">#CoverCross.DII.CMDreq.Access_seq_cross_addr_match</td><td colspan="1" class="confluenceTd">dii</td><td colspan="1" class="confluenceTd">Y Altered</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">ordering</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1_addr</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Address ~ addr</td><td colspan="1" class="confluenceTd"><p><span>#CoverToggle.DII.CMDreq.Addr</span></p><p><span>#Stimulus.DII.CMDreq.Addr</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>N</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">address each CDW = cmd.addr[5:3]</td><td colspan="1" class="confluenceTd">#Cover.DII.CMDreq.Addr_CDW</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Csymlayers:SMI message formats</td><td colspan="1" class="confluenceTd"><span>rw_long</span></td></tr><tr><td colspan="1" class="confluenceTd">all data transforms = &lt;address each CDW&gt; x &lt;Interface size&gt; x &lt;rw&gt; x &lt;bursttype&gt;</td><td colspan="1" class="confluenceTd"><span>#CoverCross.DII.CMDreq.all_transforms</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>which bits exercised depends on intfsize and smi size</p></td><td colspan="1" class="confluenceTd"><p><span>Csymlayers:SMI message formats</span></p><p>ccpa</p></td><td colspan="1" class="confluenceTd"><span>rw_long</span></td></tr><tr><td colspan="1" class="confluenceTd">access INCR =&gt; ! cross cacheline bndy</td><td colspan="1" class="confluenceTd"><p><span>#Check.DII.CMDreq.Incr_in_cacheline</span></p><p><span>#Stimulus.DII.CMDreq.Incr_in_cacheline</span></p></td><td colspan="1" class="confluenceTd"><p>scb</p><p>seq</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>=&gt; !cross {4k, =&gt; endpoint, region} bndys</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_long</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">unit id</td><td colspan="1" class="confluenceTd">#Check.DII.CMDreq.Dii_unit_id</td><td colspan="1" class="confluenceTd">scb</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_none</td></tr><tr><td colspan="1" class="confluenceTd"><p>access types ~ msg_type ==</p><p>(CMD_RD_NC, CMD_WR_NC_PTL, CMD_WR_NC_FULL)</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Msg_type</p><p>#Check.DII.CMDreq.Msg_type</p><p>#Stimulus.DII.CMDreq.Msg_type</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>scb</span></p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_none</td></tr><tr><td colspan="1" class="confluenceTd"><p>cache maintenance types ~ msg_type ==</p><p>(CMD_RD_CLN, CMD_CLN_SH_PER, CMD_CLN_INV, CMD_MK_INV)</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Cache_Maintenance_type</p><p>#Check.DII.CMDreq.Cache_Maintenance_type</p><p><span>#Stimulus.DII.CMDreq.Cache_Maintenance_type</span></p></td><td colspan="1" class="confluenceTd"><p>smi</p><p>scb</p><p>seq</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">?</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>visibility ~ vz</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Visibility</p><p>#Stimulus.DII.CMDreq.Visibility</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>determines whether txn is EWA.</p><ol class="aui-nav aui-nav-breadcrumbs"><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-5122" rel="nofollow">CONC-5122</a></li></ol></td><td colspan="1" class="confluenceTd"><p>ccpa table 4-15</p><p>union ncoresysarch table 8</p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">allocate ~ ac</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Allocate</p><p>#Stimulus.DII.CMDreq.Allocate</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><p>ccpa table 4-15</p><p>union ncoresysarch table 8</p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>cacheable =&gt; !ca</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.CMDreq.Cacheable</p><p>#Stimulus.DII.CMDreq.Cacheable</p></td><td colspan="1" class="confluenceTd"><span>scb<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><p>ccpa table 4-15</p><p>union ncoresysarch table 8</p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">non coherent =&gt; !ch</td><td colspan="1" class="confluenceTd"><p>#Check.DII.CMDreq.non_coherent</p><p>#Stimulus.DII.CMDreq.non_coherent</p></td><td colspan="1" class="confluenceTd">scb<br /><span>seq</span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>ccpa table 4-15</p><p>union ncoresysarch table 8</p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="2da853cf-3535-46f7-a0bc-009bb941b952">storage</span> type ~ st</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Storage_type</p><p>#Stimulus.DII.CMDreq.Storage_type</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>ccpa table 4-15</p><p>union ncoresysarch table 8</p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">endianness ~ en</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.endian</p><p>#Stimulus.DII.CMDreq.endian</p></td><td colspan="1" class="confluenceTd"><p>smi</p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>N</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>meaningful iff atomic access.</p><p>Ncore 3.0 structures always little endian internally.</p><p><span>payloads pass through with native endianness.</span></p></td><td colspan="1" class="confluenceTd"><p><span>ccpa table 4-15 </span></p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">?non exclusive =&gt; !es</td><td colspan="1" class="confluenceTd"><p>#Check.DII.CMDreq.non_exclusive</p><p>#Stimulus.DII.CMDreq.non_exclusive</p></td><td colspan="1" class="confluenceTd"><p>txn</p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>noncoherent=&gt; not a snoop =&gt; sense is EXclusive not SelfSnoop</p><p><span class="inline-comment-marker" data-ref="78b6ac86-b66f-4e33-a6ad-71a8c7113618">noncoherent=&gt; nonexclusive in Ncore 3.0</span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><span>ccpa table 4-10</span></p><p><strong>does not specify</strong></p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>nonsecure ~ ns</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.</span><span>DII</span><span>.CMDreq.Non_secure</span></p><p><span>#Stimulus.</span><span>DII</span><span>.CMDreq.Non_secure</span></p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>ccpa table 4-15</span></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">privilege ~ pr</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Privilege</p><p>#Stimulus.DII.CMDreq.Privilege</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>ccpa table 4-15</span></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td class="confluenceTd"><p>Order ~ or ==</p><p>(NONE, REQUEST_WR_OBS, ENDPOINT)</p></td><td class="confluenceTd"><p>#Cover.<span>DII</span>.CMDreq.Order</p><p>#Check.DII.CMDreq.order</p><p>#Stimulus.DII.CMDreq.Order</p></td><td class="confluenceTd"><p><span>smi</span></p><p><span>txn</span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>endpoint=&gt;request=&gt;wr obs.</p></td><td colspan="1" class="confluenceTd"><span>ccpa table 4-8</span></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd"><p>Lock ~ lk == (NOP)</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.CMDreq.lock</p><p>#Stimulus.DII.CMDreq.lock</p></td><td colspan="1" class="confluenceTd">txn<br /><span>seq</span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="a2ee4382-0a08-4a2a-9b14-ccb06f7d56d4">defeature Ncore 3.0</span></td><td colspan="1" class="confluenceTd"><p><span>ccpa table 4-15</span></p><p><span><strong>does not specify</strong></span></p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>response level ~ rl = TRANSPORT</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.CMDreq.Response_level</p><p>#Stimulus.DII.CMDreq.Response_level</p></td><td colspan="1" class="confluenceTd"><p>txn</p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>all cmdreq TRANSPORT</p></td><td colspan="1" class="confluenceTd"><p><span>ccpa table 4-14</span></p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">trace me ~ tm</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Trace_me</p><p>#Stimulus.DII.CMDreq.Trace_me</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>downstream axi does not contain tm</p></td><td colspan="1" class="confluenceTd"><p><span>ccpa table 4-15</span></p><p><strong>shows tr not tm</strong></p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>burst type ~ mpf1:bt =</p><p>(WRAP, INCR)</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Mpf1.Burst_type</p><p>#Stimulus.DII.CMDreq.Mpf1.Burst_type&nbsp;</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>mpf1</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>ccpa table 4-16</p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="dc56bba0-6766-472c-94e2-5896ed5509fb"><span class="inline-comment-marker" data-ref="b7a4722c-cff5-4677-8a3a-d2466e3c2011">axi size ~ mpf1:asize</span></span></p><p>if (&lt;burst type&gt;==INCR) min(txn size, wXData)</p><p>else don't care</p></td><td colspan="1" class="confluenceTd"><p>#Cover.<span>DII</span>.CMDreq.Mpf1.Asize</p><p>#Stimulus.DII.CMDreq.Mpf1.Asize</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">mpf1</td><td colspan="1" class="confluenceTd"><span>ccpa table 4-16</span></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>axi len ~ mpf1:alen</p><p>if (&lt;burst type&gt;==INCR) numbeats to tile asize across size</p><p>else don't care</p></td><td colspan="1" class="confluenceTd"><p>#Cover.<span>DII</span>.CMDreq.Mpf1.Alen</p><p>#Stimulus.DII.CMDreq.Mpf1.Alen</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>mpf1</p></td><td colspan="1" class="confluenceTd"><span>ccpa table 4-16</span></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">mpf2</td><td colspan="1" class="confluenceTd"><p><span>#CoverToggle.DII.CMDreq.Mpf2</span></p><p><span>#Stimulus.DII.CMDreq.Mpf2</span></p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span><br /></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>stubbed Ncore 3.0 Dii</p><p><span>meaningful iff coherent.</span></p><p>=&gt; field encodings Don't Care</p></td><td colspan="1" class="confluenceTd"><span>ccpa table 4-17</span></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">size = (0 - 6)</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Size</p><p><span>#Check.DII.CMDreq.Size</span></p><p>#Stimulus.DII.CMDreq.Size</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p>scb</p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y Altered</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">number of bytes in access = 2**size</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">Intfsize = (0 - 2)</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.CMDreq.Intfsize</p><p>#Check.DII.CMDreq.Intfsize</p><p>#Stimulus.DII.CMDreq.Intfsize</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>scb</span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y Altered</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>upstream <span>native interface width = 2**intfsize dwords</span></p><p>used in rotating critical word into axi lsbs from smi data</p><p>v3.0 max width = 256b</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>destination id ~ did</p></td><td colspan="1" class="confluenceTd"><p>#CoverToggle.DII.CMDreq.destination_id</p><p>#Stimulus.DII.CMDreq.destination_id</p></td><td colspan="1" class="confluenceTd"><p>smi</p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>N</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>noncoherent don't care</p><p>for future: bit 6 denotes dmi/dii</p></td><td colspan="1" class="confluenceTd"><span> ccpa 4.4.3.8</span></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>?transaction ordering framework ~ tof ==</p><p>(CHI, AXI, ACE)</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DII.CMDreq.transaction_ordering_framework</span></p><p><span>#Check.DII.CMDreq.transaction_<span>ordering</span>_framework</span></p><p><span>#Stimulus.DII.CMDreq.transaction_<span>ordering</span>_framework</span></p></td><td colspan="1" class="confluenceTd"><p>smi</p><p>scb</p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>N</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>v3.0, same native ordering rules regardless of TOF</p><p><strong>v3.0 prohibits conc native tof?</strong></p><p><strong>dne ACE-LITE encoding.</strong></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-5302" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-5302" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-5302</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</div></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">quality of service ~ qos</td><td colspan="1" class="confluenceTd"><p>#CoverToggle.DII.CMDreq.Quality_of_service</p><p>#Stimulus.DII.CMDreq.Quality_of_service</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">ndp user ~ aux</td><td colspan="1" class="confluenceTd"><p>#CoverToggle.<span>DII</span>.CMDreq.Ndp_user</p><p>#Stimulus.DII.CMDreq.Ndp_user</p></td><td colspan="1" class="confluenceTd"><span>smi<br /><span>seq</span></span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>optional</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>NOT ndp protection ~ prot ==</p><p>transform({NONE, PARITY})</p></td><td class="confluenceTd"><p>--</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>Resilience covered on separate testplan.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div></div><h4 id="DIIV3.0TestPlan-Str">&nbsp;<span class="inline-comment-marker" data-ref="69cfee40-8df1-4341-bff1-657ed042ba79">Str</span></h4><div class="table-wrap"><p><br /></p><div class="table-wrap"><table class="tablesorter tablesorter-default stickyTableHeaders wrapped confluenceTable"><thead style="margin-top: 0.0px;width: 942.0px;" class="tableFloatingHeaderOriginal"><tr class="tablesorter-headerRow"><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Scenario</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Hash Tag</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Where</strong></p></div></th><th class="sortableHeader confluenceTh" colspan="1"><strong>Done?</strong></th><th class="sortableHeader confluenceTh" colspan="1">Status</th><th class="sortableHeader confluenceTh" colspan="1">Priority</th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>NOTE</strong></p></div></th><th class="sortableHeader confluenceTh" colspan="1">Reference</th><th class="sortableHeader confluenceTh" colspan="1">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">NOT smi_msg_type</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">exists only 1 kind of str</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>return buffer id ~ rbid =&gt;</p><p>(&lt;= num rbs for wr)</p></td><td class="confluenceTd"><p><span>#Cover.<span>DII</span>.STRreq.Return_buffer_id</span></p><p>#Check.DII.STRreq.Return_buffer_id</p></td><td class="confluenceTd"><span>smi</span></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>most important val to cover is max</p></td><td colspan="1" class="confluenceTd"><span>json: nDtwSlaveIds</span></td><td colspan="1" class="confluenceTd">perf_short</td></tr><tr><td colspan="1" class="confluenceTd">NOT mpf1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">don't care Ncore 3.0 dii</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr><tr><td colspan="1" class="confluenceTd">NOT mpf2</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">don't care Ncore 3.0 dii</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr><tr><td class="confluenceTd"><p>NOT IntfSize</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>for stash only =&gt; no effect in NC</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>NOT ndp protection ~ prot ==</p><p>transform({NONE, PARITY})</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>Resilience</p><p>see cmd:prot</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr></tbody></table></div><p><br /><br /></p><h4 id="DIIV3.0TestPlan-Dtr"><span class="inline-comment-marker" data-ref="5469de69-546f-4a70-9639-b478bd7f17ee">Dtr</span></h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p>Where</p></div></th><th colspan="1" class="confluenceTh"><strong>Done?</strong></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Reference</th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">smi_msg_type == (DTR_DATA_INV)</td><td colspan="1" class="confluenceTd"><p>#Check.DII.DTRreq.Msg_type&nbsp;</p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd"><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rd_none</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>?response level ~ rl = TRANSPORT</p></td><td class="confluenceTd"><p><span><span>#</span>Check.<span>DII</span>.DTRreq.Response_level</span></p><p><br /></p></td><td class="confluenceTd"><p><span>smi</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td class="confluenceTd"><p>trace me ~ tm</p></td><td class="confluenceTd"><p><span>#</span><span>Cover.<span>DII</span>.DTRreq.Trace_me</span></p><p><br /></p></td><td class="confluenceTd"><p><span>smi</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p><span>defeature Ncore 3.0 </span></p><p>see cmd:tm</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd">NOT mpf1</td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">don't care Ncore 3.0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>--</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>NOT ndp protection ~ prot = transform({NONE, PARITY})</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>resilience</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">--</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>dp data == transform(axi:r:data)</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.DTRreq.Dp_data</p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd"><p>Y</p><p><br /></p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>format based on cmd.intfsize .</p><p><span>see csymlayers:Smi Message Formats.</span></p><p>only enabled good bytes within the axi access contain vaild data.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>?NOT byte enable ~ d<span>p_aux:</span>be</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>read =&gt; don't care</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-5303" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-5303" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-5303</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</div></td><td colspan="1" class="confluenceTd"><span>--</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>NOT dp protection ~ <span>dp_aux:</span>prot = transform({NONE, PARITY})</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>resilience</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>--</span></td></tr><tr><td colspan="1" class="confluenceTd">double w<span class="inline-comment-marker" data-ref="c208ec5f-5a48-4d41-84eb-12da87452423">ord id ~ </span><span><span class="inline-comment-marker" data-ref="c208ec5f-5a48-4d41-84eb-12da87452423">dp_aux:</span></span><span class="inline-comment-marker" data-ref="c208ec5f-5a48-4d41-84eb-12da87452423">dwid<span> = transform(cmd:addr, cmd:intfsize)</span></span></td><td colspan="1" class="confluenceTd"><p><span><span>#</span>Cover.</span><span>DII</span><span>.DTRreq.Double_word_id</span></p><p><span>#Check.</span><span>DII</span><span>.DTRreq.Double_word_id</span></p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>Y Altered</p><p>N</p></td><td colspan="1" class="confluenceTd">FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>Not necessary in dii, but shall be used by <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>'s common hw data translation module.&nbsp;</p><p>=&gt; must check in dv.&nbsp; possibly in data translation algorithm.&nbsp; or separate?</p><p><strong>interface drives / checks dwid?</strong></p></div></td><td colspan="1" class="confluenceTd"><p>NOTE: the description needs to be changed. For DTR, DII RTL is required to generate correct DWID and TB needs to check.</p><p>.</p></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>?poison ~ <span>dp_aux:</span>dbad == transform(axi:r:poison)</p></td><td colspan="1" class="confluenceTd"><p><span><span>#CoverToggle.DII.DTRreq.Poison</span></span></p><p><span>#Check.DII.DTRreq.Poison</span></p></td><td colspan="1" class="confluenceTd"><p>smi</p><p>txn</p></td><td colspan="1" class="confluenceTd"><p>N</p><p>N</p></td><td colspan="1" class="confluenceTd">FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>error</p><p>per dword. note axi has poison per axi beat.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>dp user ~ <span>dp_aux:</span>user == axi:r:user</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.DTRreq.Dp_user</p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">same for each beat</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">all CDW rotations =&lt;double word id&gt; x &lt;cmd.Interface size&gt; x &lt;<a class="external-link" href="http://cmd.rw" rel="nofollow">cmd.rw</a>&gt;</td><td colspan="1" class="confluenceTd">#CoverCross.DII.DTRreq.cdw_rotations</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rd_none</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">all dp_aux subfields x beat</td><td colspan="1" class="confluenceTd">cover cross</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>each field may differ per beat.</p><p>?first and last beats only?</p><p>max numbeats = 16 = (512/32)</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr></tbody></table></div><h4 id="DIIV3.0TestPlan-Dtw"><br /><span class="inline-comment-marker" data-ref="b909e588-84c4-4e45-afa5-caac7b4c8a31">Dtw</span></h4><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p>Where</p></div></th><th colspan="1" class="confluenceTh"><strong>Done?</strong></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Reference</th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="bebaf29a-a502-418e-afb3-6747f2c766fe">dtw type</span> == (DTY, CLN, PTL, NO_DATA)</td><td colspan="1" class="confluenceTd"><p><span><span>#</span>Cover.<span>DII</span>.DTWreq.Msg_type</span></p><p>#Check.DII.DTWreq.Msg_type</p><p>#Stimulus.DII.DTWreq.Msg_type</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>scb</span></p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>Ncore 3.0 Dii DTW_NO_DATA executes same state machine as others to simplify hw, including axi write.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>return buffer id ~ rbid == strreq:rbid</p></td><td class="confluenceTd"><p>#Check.DII.<span>DTWreq.Return_buffer_id</span></p></td><td class="confluenceTd">txn</td><td colspan="1" class="confluenceTd"><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>response level ~ rl =</p><p>(TRANSPORT, COMPLETION)</p></td><td colspan="1" class="confluenceTd"><p><span><span>#</span>Cover.<span>DII</span>.DTWreq.Response_level</span></p><p>#Check.DII.DTWreq.Response_level</p><p><span><span>#</span><span>Stimulus.</span><span>DII</span><span>.DTWreq.Response_level</span></span></p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>scb</span></p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">(NONE) defeatured Ncore 3.0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd">trace me ~ tm</td><td colspan="1" class="confluenceTd"><p><span>#</span><span>Cover.</span><span>DII</span><span>.DTWreq.Trace_me</span></p><p><span>#</span><span>Stimulus.</span><span>DII</span><span>.DTWreq.Trace_me</span></p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>defeature Ncore 3.0 Dii &lt;- downstream axi does not contain tm</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd">primary data =&gt; prim</td><td colspan="1" class="confluenceTd"><p><span>#Check.DII.</span><span>DTWreq.Primary_data</span></p><p><span>#Stimulus.DII.</span><span>DTWreq.Primary_data</span></p></td><td colspan="1" class="confluenceTd"><p>txn</p><p>seq</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">dii data always comes from requesting aiu</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><span>data word ~ mpf1:dw</span></td><td colspan="1" class="confluenceTd"><p><span>#CoverToggle.DII.DTWreq.Data_word</span></p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">defeature Ncore 3.0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd">NOT return msgid ~ mpf2:rmsgid</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">covered at testplan 6.2.2.1 sequence</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>ndp user ~ aux</span></td><td colspan="1" class="confluenceTd"><p><span><span>#</span>CoverToggle.<span>DII</span>.DTWreq.Ndp_user</span></p></td><td colspan="1" class="confluenceTd"><span>smi</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>optional</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>NOT ndp protection ~ prot == transform({NONE, PARITY})</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>resilience</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>dp data</span></td><td colspan="1" class="confluenceTd"><p><span><span>#</span>CoverToggle.<span>DII</span>.DTWreq.Dp_data</span></p><p>#Stimulus.DII.DTWreq.Dp_data</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>seq</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>byte enable ~ dp_aux:be =&gt; {</p><p>0 for bytes above or below data window, 0 for bytes not in axi INCR,</p><p>1 for all bytes of FULL access</p><p>}</p></td><td colspan="1" class="confluenceTd"><p>#CoverToggle.DII.DTWreq.Byte_enable</p><p><span>#Check.DII.DTWreq.Byte_enable</span></p><p>#Stimulus.DII.DTWreq.Byte_enable</p></td><td colspan="1" class="confluenceTd"><p><span>smi<br /></span></p><p><span><span>txn</span></span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y Altered</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>NOT dp protection ~ <span>dp_aux:</span>prot =</p></td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><p>--</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>resilience</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>double word id ~ dp_aux:dwid = transform(cmd:addr, cmd:intfsize)</span></td><td colspan="1" class="confluenceTd"><p><span><span>#</span>Cover.<span>DII</span>.DTWreq.Double_word_id</span></p><p>#Check.DII.DTWreq.Double_word_id</p><p>#Stimulus.DII.DTWreq.Double_word_id</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span>intf</span></p><p><span><span>intf</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y <span>Altered</span></p><p>N?</p><p>N?</p></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>see dtr:dwid</p><p><strong>interface drives / checks dwid?</strong></p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="ni56zqnvq4" style="text-decoration: none;">Description needs modification.</span></p><p><span data-colorid="jpztzdjtnm" style="text-decoration: none;">For Write, AIUs will generate DWID. At this time, DII RTL does not examine DWID, and DII TB only checks at the SMI interface</span></p></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>poison ~ <span>dp_aux:</span>dbad =</p><p><span>only on dw (enabled &amp;&amp; part of access)</span></p></td><td colspan="1" class="confluenceTd"><p>#CoverToggle.DII.DTWreq.Poison</p><p>#Stimulus.DII.DTWreq.Poison</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span>error</span></p><p><span>per dword</span></p><p><span>--need stim with error plusarg</span></p><p><span><strong>investigate wave / log</strong><br /></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>dp user ~ <span>dp_aux:</span>user</span></td><td colspan="1" class="confluenceTd"><p><span><span>#</span>CoverToggle.<span>DII</span>.DTWreq.Dp_user</span></p><p>#Stimulus.DII.DTWreq.Dp_user</p></td><td colspan="1" class="confluenceTd"><p><span>smi</span></p><p><span><span>seq</span></span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">all dp_aux subfields x beat</td><td class="confluenceTd">cover cross</td><td class="confluenceTd"><br /></td><td class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>see dtr</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="DIIV3.0TestPlan-AXImessage">AXI message</h3></div><p>axi4 spec.</p><p><span>axi data interleaving is defeatured in Ncore 3.0 .</span></p><h4 id="DIIV3.0TestPlan-Sequence.1"><span class="inline-comment-marker" data-ref="abc5ad43-cd89-494f-8c9b-4b937920bb03">Sequence</span></h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Done?</strong></p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Reference</th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td class="confluenceTd"><p>axi txn =</p><p>(ar, aw)</p></td><td class="confluenceTd"><p>&nbsp;#Cover.DII.axi_txn_type</p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_none</td></tr><tr><td class="confluenceTd"><p>&nbsp;<span>&lt;axi message&gt; correctly sequenced <span>wrt dii_txn</span></span></p></td><td class="confluenceTd"><p>#CheckTime.DII.ar.Sequence</p><p>#CheckTime.DII.aw.Sequence</p><p>#CheckTime.DII.w.Sequence</p><p>#CheckTime.DII.r.Sequence</p><p>#CheckTime.DII.b.Sequence</p></td><td colspan="1" class="confluenceTd"><p><span>scb</span></p><p><span>scb</span></p><p><span>scb</span></p><p><span>scb</span></p><p><span>scb</span></p></td><td class="confluenceTd"><p>Y</p><p>Y</p><p>Y</p><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>&nbsp;<span>axi methods get_txn</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">axi w data before address = ([aw, w], [w, aw])</td><td colspan="1" class="confluenceTd">#CoverTime.DII.aw_w.sequence</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>in txn.axi_recd[] earlier (aw,w) shows time</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_long</td></tr><tr><td colspan="1" class="confluenceTd">?axi w data, address in same cycle</td><td colspan="1" class="confluenceTd">#CoverTime.DII.aw_w.simultaneous</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">?no visibility to see this?</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_long</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h4 id="DIIV3.0TestPlan-ax"><br />ax</h4><p>same for both ar and aw.</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Done?</strong></p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh"><span>Reference</span></th><th colspan="1" class="confluenceTh">Run cmd</th></tr><tr><td colspan="1" class="confluenceTd">axid</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.ar.Arid</p><p>#Cover.DII.aw.Awid</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p><p><br /></p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>correlate to cmd by treating random data as painted,</p><p>to cover ordering edge case <span>where posted wr aw gets ahead of aw of older posted wr</span></p><p>OK <a class="unresolved" href="#">JIRA ref?</a></p><p><br /></p><p>older mechanism using xmr into hw cmd-&gt;ax correlation</p><p>OK 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-4197" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-4197" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-4197</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p></div></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_none</td></tr><tr><td colspan="1" class="confluenceTd">multiple outstanding txn with same axid</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.ar.id_chain</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">order</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="46b21219-165f-4149-a2c1-4f2ae69d1009">axaddr</span> == transform(cmd:addr, axburst)</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DII.ar.Address</span></p><p>#Check.DII.aw.Address</p></td><td colspan="1" class="confluenceTd"><p>txn</p><p><span>txn</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span>implemented ConcertoAxiHelperFunctions.svh.</span></p><p><span>AXIWRAP =&gt; aligned to axsize</span></p><p><span>AXIINCR =&gt; unaligned</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>axlen == <span>transform(cmd:addr, cmd:mpf1, axburst)</span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.ar.Length</p><p>#Check.DII.aw.Length</p></td><td colspan="1" class="confluenceTd"><p><span>txn</span></p><p><span>txn</span></p></td><td colspan="1" class="confluenceTd"><p><span>Y</span></p><p><span>Y</span></p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span>implemented </span>ConcertoAxiHelperFunctions.svh</p><p>AXIWRAP =&gt; (cmd:size / axsize)</p><p>AXIINCR =&gt; ((cmd:mpf1:axsize * <span>cmd:mpf1:axlen) / axsize)</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>axsize ==<span>&nbsp;</span><span>transform(cmd:addr, cmd:mpf1, axburst)</span></p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.ar.Size</p><p>#Check.DII.aw.Size</p></td><td colspan="1" class="confluenceTd"><p><span>txn</span></p><p><span>txn</span></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>&nbsp;<span>implemented </span>ConcertoAxiHelperFunctions.svh</p><p>if ((cmd:intfsize &lt; wDpData) &amp;&amp; <span>!align(cmd:addr, wDpData)</span>)</p><p>cmd:intfsize</p><p>else</p><p><span><span><span> AXIWRAP =&gt; min(cmd:size, wDpData)</span></span></span></p><p><span><span><span> AXIINCR =&gt; min(<span>(cmd:mpf1:axsize * </span><span>cmd:mpf1:axlen), wDpData</span></span></span></span></p></td><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/download/attachments/16777955/RE_%20AXI%20Smaller%20Width%20(AIU)%20to%20Larger%20Width%20(DII).msg?version=1&amp;modificationDate=1545325562055&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16778796" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="RE_ AXI Smaller Width (AIU) to Larger Width (DII).msg" data-linked-resource-content-type="application/vnd.ms-outlook" data-linked-resource-container-id="16777955" data-linked-resource-container-version="503">RE_ AXI Smaller Width (AIU) to Larger Width (DII).msg</a></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7428ca0d-cfb6-4fdd-b10c-354770187c27">axburst</span> ==</p><p>if ((! cmd:ca) &amp; (cmd:mpf1:burst == INCR)) AXIINCR</p><p><span>else if ((cmd:tof == CHI) &amp; (cmd:st == DEVICE)) AXIINCR</span></p><p>else if (axlen == 1) AXIINCR</p><p>else AXIWRAP</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.ar.Burst</p><p>#Check.DII.aw.Burst</p></td><td colspan="1" class="confluenceTd"><p>txn</p><p>txn</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span>&nbsp;</span><span>implemented </span><span>ConcertoAxiHelperFunctions.svh</span></p><p>all cacheable must WRAP</p><p><span>CHI WRAP to device is like axi incr</span></p><p>(FIXED) defeature Ncore 3.0</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">axlock == cmd:es</td><td class="confluenceTd"><p>#Check.DII.ar.Lock</p><p>#Check.DII.aw.Lock</p></td><td class="confluenceTd"><p><span>txn</span></p><p><span>txn</span></p></td><td class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">note !es in ncore 3.0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td class="confluenceTd"><p>axcache == transform(cmd:st,ca,ac,vz,ch)</p></td><td class="confluenceTd"><p>#Check.DII.ar.Cache</p><p>#Check.DII.aw.Cache</p></td><td class="confluenceTd"><p><span>txn</span></p><p><span>txn</span></p></td><td class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><span>ncoresysarch table 8</span></p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-4441" rel="nofollow">CONC-4441</a></p></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td class="confluenceTd"><p>axprot ==</p><p>{1b'0, cmd:nonsecure, cmd:privilege }</p></td><td class="confluenceTd"><p>#Check.DII.ar.Protection</p><p>#Check.DII.aw.Protection</p></td><td class="confluenceTd"><p><span>txn</span></p><p><span><span>txn</span></span></p></td><td class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span>passthrough </span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>axqos == cmd:qos</span></td><td colspan="1" class="confluenceTd"><p>#Check.DII.ar.Qos</p><p>#Check.DII.aw.Qos</p></td><td colspan="1" class="confluenceTd"><p>txn</p><p>txn</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>passthrough</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd">axregion</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.ar.arregion</p><p>#Cover.DII.aw.arregion</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>N</p><p>N</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>don't care Ncore 3.0</p><p><strong><br /></strong></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-5320" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-5320" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-5320</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</div></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td class="confluenceTd"><p>axuser == cmd:aux</p></td><td class="confluenceTd"><p>#Check.DII.ar.User</p><p>#Check.DII.aw.User</p></td><td colspan="1" class="confluenceTd"><p>txn</p><p>txn</p></td><td class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span>passthrough</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">axi optimization, narrows.</td><td colspan="1" class="confluenceTd">#Check.DII.ax.optimization</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>when mpf1 incr &lt; cmd.size, try to reduce the number of axi beats.</p><p>when wsrc &lt; wtarget, some rd txns passed through as narrow to downstream axi.</p></td><td colspan="1" class="confluenceTd">dii uarch 11.2, 11.3</td><td colspan="1" class="confluenceTd">rw_none</td></tr><tr><td class="confluenceTd">CHI WRAP to {device, normal} starts at different address</td><td class="confluenceTd"><span>#Check.DII.ax.chi_addr</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd">Y</td><td class="confluenceTd">WIP</td><td class="confluenceTd">1</td><td class="confluenceTd"><p>TOF tells whether CHI.</p><p>ST tells mem type.</p><p><br /></p><p>CHI =&gt;</p><p>Normal memory -&gt; (Aligned_Address) to (Aligned_Address + Number_Bytes) - 1</p><p>Device memory -&gt; (Start_Address) to (Aligned_Address + Number_Bytes) &ndash; 1 &lt;- like INCR</p></td><td class="confluenceTd"><p>CHI 2.10.2 Bytes access in memory</p></td><td class="confluenceTd">rw_none</td></tr></tbody></table></div><h4 id="DIIV3.0TestPlan-w">w</h4><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Where</strong></p></div></th><th colspan="1" class="confluenceTh">Done?</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh"><span>Reference</span></th><th colspan="1" class="confluenceTh">Run cmd</th></tr><tr><td colspan="1" class="confluenceTd">NOT wid</td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Axi4 axi:w has no id, is sequenced 1-1 with aw</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>wdata =</p><p>(transform(wdata) == dtw:dp data)</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.w.Data</p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">data format wrt cmd.intfsize,<p>see csymlayers:Smi Message Formats</p><p><span>&nbsp;</span><span>implemented </span><span>ConcertoAxiHelperFunctions.svh</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">wr_none</td></tr><tr><td colspan="1" class="confluenceTd"><p>byte enable ~ wstrb =</p><p>(transform(dtw:dbad, dtw:be)</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DII.w.Strb</span></p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>error</p><p><span class="inline-comment-marker" data-ref="a322c767-3e64-4877-af20-b48f5f9e0588">combination of byte enable and poison.</span></p><p><span class="inline-comment-marker" data-ref="a322c767-3e64-4877-af20-b48f5f9e0588">note dtw has poison per dword.</span></p><p><span>&nbsp;</span><span>implemented </span><span>ConcertoAxiHelperFunctions.svh</span></p><p><span><strong>good for dtw.be. sim stim for dbad?</strong><br /></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>user == dtw:dp_aux:user</p></td><td colspan="1" class="confluenceTd"><p>#Check.DII.w.User</p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="bdf5ee96-f3f9-4ea9-a3fc-2b17992c7798">passthrough</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr></tbody></table></div><h4 id="DIIV3.0TestPlan-r">r</h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p>Where</p></div></th><th colspan="1" class="confluenceTh"><span>Done?</span></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh"><span>Reference</span></th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">rid == ar:arid</td><td colspan="1" class="confluenceTd"><p>#Check.DII.r.Id</p></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>axi protocol requirement</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rd_none</td></tr><tr><td colspan="1" class="confluenceTd">rdata</td><td colspan="1" class="confluenceTd"><p>#CoverToggle.DII.r.Rdata</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>rresp_per_beat ==</p><p>(OKAY, SLVERR, DECERR)</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DII.r.rresp_per_beat</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>error</p><p>per beat</p><p>no EXOKAY because !cmd:es</p><p><strong>exercised on error testplan?</strong></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd">ruser</td><td colspan="1" class="confluenceTd"><span>#Cover.DII.r.ruser</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y Altered</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">different &lt;rresp_per_beat&gt; in any different beats</td><td colspan="1" class="confluenceTd">#CoverCross.DII.r.rresp_per_beat</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">dii must collect beats of slow axir, and issue back to back data beats</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>prevent ncore from interleaving rsps from multiple diis</p><p>(Per VC)</p><p>(Ncore3.0 has 1 VC)</p><p>?move to perf tests?</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rd_none</span></td></tr></tbody></table></div><h4 id="DIIV3.0TestPlan-b">b</h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Where</strong></p></div></th><th colspan="1" class="confluenceTh"><span>Done?</span></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">NOTE</th><th colspan="1" class="confluenceTh"><span>Reference</span></th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">NOT bid == aw:awid</td><td colspan="1" class="confluenceTd"><span>#</span><span>Check.DII.b.Id</span></td><td colspan="1" class="confluenceTd">txn</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>covered by axi seq checks</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>bresp ==</p><p><span>(OKAY, SLVERR, DECERR)</span></p></td><td colspan="1" class="confluenceTd"><p>#Cover.DII.b.bresp</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>error</p><p>per msg</p><p><span>no EXOKAY because !cmd:es</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>wr_none</span></td></tr><tr><td colspan="1" class="confluenceTd">?NOT buser</td><td colspan="1" class="confluenceTd"><p>#Cover.DII.b.buser</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>don't care if EWA.</p><p>?when EWA disabled?</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><p><br /></p><h2 id="DIIV3.0TestPlan-Features">Features</h2><h3 id="DIIV3.0TestPlan-Ordering">Ordering</h3><p>ordering follows CHI semantic.</p><p>amba_5_chi_arch:2.4.4</p><p><br /></p><p>ordering point: ax.</p><p>concerto ordering acknowledgement: Str</p><p><br /></p><p>cover from within check_ordered or check_ordering in dii_txn.</p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong><span>Done?</span></strong></p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Reference</th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd"><span>Order write observe </span><span>= commit all ordered writes from same initiator in order, regardless addr.</span></td><td colspan="1" class="confluenceTd"><p>#CoverTime.DII.Order_wr_obs</p><p>#CheckTime.DII.Order_wr_obs</p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>txn</p></td><td colspan="1" class="confluenceTd"><p>Y Altered</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><div class="content-wrapper">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-4964" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-4964" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-4964</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
<span>&nbsp;</span></div></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order request:request vs request =</p><p>(txn:cmd:order == REQUEST)</p><p>&amp; (outstanding_txn:cmd:order == REQUEST)</p><p>&amp; same(cmd:smi_src_unit_id)</p><p><span>&amp; same(cmd.cacheline())</span></p><p><span>=&gt; ordered</span></p></td><td class="confluenceTd"><p>#CoverTime.DII.Order_req_with_req_outstanding</p><p><span>#CheckTime.DII.Order_req_with_req_outstanding</span></p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>txn</p></td><td class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>rd_request</p><p>wr_request</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>Order request:request vs endpoint =</p><p>txn (request) order</p><p>&amp; outstanding_txn (endpoint) order</p><p>&amp; same (cacheline &amp; initiator)</p><p><span>=&gt; <span class="inline-comment-marker" data-ref="da391860-6e0d-4988-8480-f4e52fa6c00a">ordered</span></span></p></td><td colspan="1" class="confluenceTd"><p><span>#CoverTime.DII.Order_req_with_ep_<span>outstanding</span></span></p><p><span>#CheckTime.DII.Order_req_with_ep_outstanding</span></p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>txn</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd"><p>Order request:endpoint vs request =</p><p>txn (endpoint) order</p><p>&amp; outstanding_txn (request) order</p><p>&amp; same (cacheline &amp; initiator)</p><p><span>=&gt; ordered</span></p></td><td colspan="1" class="confluenceTd"><p><span>#CoverTime.DII.Order_ep_with_req_<span>outstanding</span></span></p><p><span>#CheckTime.DII.Order_ep_with_req_outstanding</span></p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>txn</p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="4fed16ff-60bd-4e4b-90a9-a5c7b087ae9c">all order request</span> =</p><p>each &lt;Order request&gt; x &lt;Access sequence&gt;</p><p><span>? x &lt;cmd:msg_type&gt;</span></p></td><td colspan="1" class="confluenceTd"><span>#CheckTime.DII.Order_req_all_seqs</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>means: for each access sequence each request ordering case occurred</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>NOT cacheline boundary top new =</p><p>txn:cmd:bt==INCR</p><p>&amp; <span><a class="external-link" href="http://txn.cmd.bt" rel="nofollow">txn:cmd</a>:order==REQUEST</span></p><p>&amp; outstanding_txn.cmd.address==last byte of cacheline</p></td><td colspan="1" class="confluenceTd"><p>cover</p><p><br /></p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>Ncore 3.0 no txn crosses cacheline bndy</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><span>NOT cacheline boundary bottom new =</span></p><p><span><a class="external-link" href="http://txn.cmd.bt" rel="nofollow">txn:cmd:bt</a>==INCR</span></p><p><span><span>&amp; </span><span><a class="external-link" href="http://txn.cmd.bt/" rel="nofollow">txn:cmd</a>:order==REQUEST</span></span></p><p>&amp; <span>outstanding_txn:cmd:</span>address==byte 1 of previous cacheline</p></td><td colspan="1" class="confluenceTd"><p>cover</p><p><br /></p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><span>NOT cacheline boundary top old =</span></p><p><span>outstanding_<a class="external-link" href="http://txn.cmd.bt" rel="nofollow">txn:cmd:bt</a>==INCR</span></p><p><span><span>&amp; outstanding_</span><span><a class="external-link" href="http://txn.cmd.bt/" rel="nofollow">txn:cmd</a>:order==REQUEST</span></span></p><p>&amp; txn:cmd:address==last byte of cacheline</p></td><td colspan="1" class="confluenceTd"><p>cover</p><p><br /></p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p><span>NOT cacheline boundary bottom old =</span></p><p><span>outstanding_</span><a class="external-link" href="http://txn.cmd.bt/" rel="nofollow">txn:cmd:bt</a><span>==INCR</span></p><p><span><span>&amp; outstanding_</span><span><a class="external-link" href="http://txn.cmd.bt/" rel="nofollow">txn:cmd</a>:order==REQUEST</span></span></p><p>&amp; <span>txn:cmd:</span>address==<span>byte 1 of previous cacheline</span></p></td><td colspan="1" class="confluenceTd"><p>cover</p><p><br /></p></td><td colspan="1" class="confluenceTd">--</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order endpoint =</p><p>both endpoint order</p><p>&amp; same (endpoint &amp; initiator)</p><p><span>=&gt; <span class="inline-comment-marker" data-ref="f2bfd225-3f03-49f9-ab7c-16af97f88a7e">ordered</span></span></p></td><td class="confluenceTd"><p><span>#CoverTime.DII.Order_ep_with_ep_<span>outstanding</span></span></p><p><span>#CheckTime.DII.Order_ep_with_ep_outstanding</span></p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>txn</p></td><td class="confluenceTd"><p>Y</p><p>Y</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw_endpoint</td></tr><tr><td colspan="1" class="confluenceTd"><p>all order endpoint =</p><p>&lt;Order endpoint&gt; x &lt;Access sequence&gt;</p><p>? x &lt;cmd:msg_type&gt;</p></td><td colspan="1" class="confluenceTd"><span>#CoverCross.DII.Order_ep_cross_access_seq</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_endpoint</span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>endpoint <span>boundary </span>top new =</p><p>(txn:addr == (endpoint.top - 1))</p></td><td class="confluenceTd"><p>#CoverCross.DII.All_ep_cross_ep_bndy_top_new</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd">Y <span>Altered</span></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd">calc endpoint bndy by aligning addr.</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_endpoint</span></td></tr><tr><td class="confluenceTd"><p>endpoint <span>boundary </span>top old =</p><p>(outstanding_txn:addr == (endpoint.top - 1))</p></td><td class="confluenceTd"><p>#CoverCross.DII.All_ep_cross_ep_bndy_top_old</p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd">Y <span>Altered</span></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd"><span>calc endpoint bndy by aligning addr.</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_endpoint</span></td></tr><tr><td class="confluenceTd"><p>endpoint <span>boundary </span>bottom new =</p><p>(txn:addr == (endpoint.bottom))</p></td><td class="confluenceTd"><p>#CoverCross.DII.All_ep_cross_ep_bndy_bottom_new</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd">Y <span>Altered</span></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd">&nbsp;<span>calc endpoint bndy by aligning addr.</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_endpoint</span></td></tr><tr><td class="confluenceTd"><p>endpoint <span>boundary </span>bottom old =</p><p>(outstanding_txn:addr == (endpoint.bottom))</p></td><td class="confluenceTd"><p>#CoverCross.DII.All_ep_cross_ep_bndy_bottom_old</p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd">Y <span>Altered</span></td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd"><span>calc endpoint bndy by aligning addr.</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>rw_endpoint</span></td></tr></tbody></table></div><p><br /></p><h3 id="DIIV3.0TestPlan-Error"><span class="inline-comment-marker" data-ref="296aaa48-788e-4d09-8331-cd8752cba77d">Error</span></h3><p>owner&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37e98678e900705d8da5" href="https://arterisip.atlassian.net/wiki/people/624b37e98678e900705d8da5?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanket Gajjar (Deactivated)</a></p><p>see&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777427/Ncore+v3.0+Error+Testplan" data-linked-resource-id="16777427" data-linked-resource-version="194" data-linked-resource-type="page">Ncore v3.0 Error Testplan</a></p><p><br /></p><h4 id="DIIV3.0TestPlan-Resilience.1">Resilience</h4><p>owner&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36eda629c30068a79e97" href="https://arterisip.atlassian.net/wiki/people/624b36eda629c30068a79e97?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aman Khandelwal (Deactivated)</a></p><p>see&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777284/Ncore+v3.0+Resilience+Testplan" data-linked-resource-id="16777284" data-linked-resource-version="34" data-linked-resource-type="page">Ncore v3.0 Resilience Testplan</a></p><p><br /></p><h3 id="DIIV3.0TestPlan-CSR">CSR</h3><p>owner&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37e98678e900705d8da5" href="https://arterisip.atlassian.net/wiki/people/624b37e98678e900705d8da5?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanket Gajjar (Deactivated)</a></p><p>Configuration and Status Registers accessed via apb.</p><p>see&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777290/Ncore+v3.0+CSR+Testplan" data-linked-resource-id="16777290" data-linked-resource-version="87" data-linked-resource-type="page">Ncore v3.0 CSR Testplan</a></p><p><br /></p><h3 id="DIIV3.0TestPlan-debug"><span class="inline-comment-marker" data-ref="5ac1931e-9326-42ca-884b-d30437a9b394">debug</span></h3><p>NcoreSysArch 7</p><p>Ncore 3.0 all debug defeatured.</p><p><span>where debug feature =&gt; function not used in normal operation, having the purpose of determining the cause of unexpected behavior in the field.</span></p><div><p><br /></p></div><h2 id="DIIV3.0TestPlan-Micro-Architecture(uarch)">Micro-Architecture (uarch)</h2><p><span class="inline-comment-marker" data-ref="d7ddb1bb-5a15-46fe-91fe-3dd93d1ad6ec">TODO which backpressure / credit mechanisms still in use and when?</span></p><ol><li>msg/rsp credit counting</li><li>withold next req in txn until ready to deal with result (e.g. Str gates Dtw)</li><li>valid/rdy crosses legato in 0 cycles?&nbsp;&nbsp;&lt;&ndash;claim: cant do this which is why need credits.</li></ol><p style="margin-left: 0.0px;text-align: left;"><br /></p><p style="margin-left: 0.0px;text-align: left;"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a></p><p>dii has only nccmd credits.</p><p>rbid functions as credit for dtwreq.</p><p><br /></p><p>cmd credit -&gt; str for dtr limit&nbsp;</p><p>#dtrs is unlimited.&nbsp;</p><p>&nbsp;rbid limit -&gt; str for wr limit -&gt;&nbsp; dtw limit</p><p style="margin-left: 0.0px;text-align: left;"><br /></p><p style="margin-left: 0.0px;text-align: left;"><br /></p><p style="margin-left: 0.0px;text-align: left;">--------------------------------------------------</p><p style="margin-left: 0.0px;text-align: left;">directed tests cover backpressure from external interfaces.&nbsp;</p><p style="margin-left: 0.0px;text-align: left;">withold rdy for a given msg from DII, then watch incoming msg rdys deassert as corresponding fifos fill.</p><p style="margin-left: 0.0px;text-align: left;">by means of increasing (axi) delay?</p><p style="margin-left: 0.0px;text-align: left;">(</p><p style="margin-left: 0.0px;text-align: left;">block cmdrsp -&gt; cmd rsp fifo, (input fifo)</p><p style="margin-left: 0.0px;text-align: left;">block str -&gt; str req fifo, (input fifo)</p><p style="margin-left: 0.0px;text-align: left;">block dtr -&gt; dtr fifo,&nbsp; rreq out fifo, rtt, (req pipe, input fifo)</p><p style="margin-left: 0.0px;text-align: left;">block dtwrsp -&gt; DTWrsp fifo, (wreq fifo &amp;&amp; DTW data buffer), WTT, (req pipe, input fifo)</p><p style="margin-left: 0.0px;text-align: left;">)</p><p style="margin-left: 0.0px;text-align: left;"><br /></p><p style="margin-left: 0.0px;text-align: left;">measurement of fifo hits from code coverage:</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">hier</th><th class="confluenceTh">Covered?</th><th class="confluenceTh">NOTE</th></tr><tr><td class="confluenceTd">TODO</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><p>Alternate strategy would be to xmr into fifo full signals.</p><p><br /></p><p><br /></p><p>General coverage within uarch</p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><span>Done?</span></p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd"><span><span>#outstanding rd </span>cmd &lt; max</span></td><td colspan="1" class="confluenceTd"><span>assert</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span>json: &lt;pick the arch param name&gt;</span></p><p><span>replace nCmdInFlight</span></p></td><td colspan="1" class="confluenceTd">rd_none</td></tr><tr><td colspan="1" class="confluenceTd"><p><span>#outstanding rd </span>cmd == max</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>cover</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">json: ...</td><td colspan="1" class="confluenceTd">perf_short</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">#outstanding wr cmd &lt; max</td><td colspan="1" class="confluenceTd">assert</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">json:</td><td colspan="1" class="confluenceTd">wr_none</td></tr><tr><td colspan="1" class="confluenceTd"><p>#outstanding wr cmd == max</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>cover</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">json:</td><td colspan="1" class="confluenceTd">perf_short</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">?NOT ... would have to model input data buffer to check dtr/w limits</td><td class="confluenceTd">--</td><td class="confluenceTd">--</td><td class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd">required?</td><td colspan="1" class="confluenceTd">perf_short</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">end of test dii fifos all flushed</td><td colspan="1" class="confluenceTd">check</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">rw</td></tr></tbody></table></div><p><br /></p><h2 id="DIIV3.0TestPlan-AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</h2><div class="table-wrap"><p>TODO</p><div class="table-wrap"><table class="tablesorter tablesorter-default stickyTableHeaders wrapped confluenceTable"><thead style="margin-top: 0.0px;width: 293.0px;" class="tableFloatingHeaderOriginal"><tr class="tablesorter-headerRow"><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Scenario</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Hash Tag</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Done?</strong></p></div></th></tr></thead><tbody><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div></div><h2 id="DIIV3.0TestPlan-EndofSimChecks">End of Sim Checks</h2><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p>Done?</p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">no txns outstanding</td><td colspan="1" class="confluenceTd">#Check.DII.EndOfSim.all_completed</td><td colspan="1" class="confluenceTd">scb</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd">all ordering resolved</td><td colspan="1" class="confluenceTd">#Check.DII.EndOfSim.order_resolved</td><td colspan="1" class="confluenceTd">scb&nbsp;</td><td colspan="1" class="confluenceTd">Y&nbsp;</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd">all axi aw have w</td><td colspan="1" class="confluenceTd">#Check.DII.EndOfSim.axi_w_aw</td><td colspan="1" class="confluenceTd">scb</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>hw fifos empty</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd">err irq did not assert</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">IRQ enabled, IRQ kills test?</td><td colspan="1" class="confluenceTd">rw</td></tr><tr><td colspan="1" class="confluenceTd">csr error counts are 0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">how to read from noncsr test case?</td><td colspan="1" class="confluenceTd">w</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h1 id="DIIV3.0TestPlan-Physical">Physical</h1><h2 id="DIIV3.0TestPlan-Clock/Reset">Clock/Reset</h2><p>TODO infra?</p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Scenario</strong></p></div></th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>Hash Tag</strong></p></div></th><th colspan="1" class="confluenceTh">Where</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p>Done?</p></div></th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner"><p><strong>NOTE</strong></p></div></th><th colspan="1" class="confluenceTh">Run cmd</th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd">rst =&gt; (all ready and valid == 0)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">tb</td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">rd_none</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">?online reset test</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">planned in fsys. unit requires dv infra to clear scb</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">NOT powergate, clkgate</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">only bare qchannel in ncore v3.0</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h2 id="DIIV3.0TestPlan-PowerManagement">Power Management</h2><p>see Q channel test plan<br /><br /></p><h2 id="DIIV3.0TestPlan-Performance(LatencyandBandwidth)">Performance (Latency and Bandwidth)</h2><p>Perf tests run unordered with minimum latency in BFM.</p><div class="table-wrap"><p>TODO simple counters in scb</p><div class="table-wrap"><table class="tablesorter tablesorter-default stickyTableHeaders wrapped confluenceTable"><thead style="margin-top: 0.0px;width: 486.0px;" class="tableFloatingHeaderOriginal"><tr class="tablesorter-headerRow"><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Scenario</strong></p></div></th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Hash Tag</strong></p></div></th><th class="sortableHeader confluenceTh" colspan="1">Done?</th><th class="sortableHeader confluenceTh" colspan="1">Status</th><th class="sortableHeader confluenceTh" colspan="1">Priority</th><th class="sortableHeader confluenceTh" colspan="1">NOTE</th><th style="background-repeat: no-repeat;" class="sortableHeader confluenceTh"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Run cmd</strong></p></div></th><th class="sortableHeader confluenceTh" colspan="1"><div class="tablesorter-header-inner"><p style="margin-top: 0.2px;"><strong>Final performance number</strong></p></div></th></tr></thead><tbody><tr><td class="confluenceTd"><p>read throughput</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><span>perf_long</span></p></td><td colspan="1" class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>write throughput</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><span>perf_long</span></p></td><td colspan="1" class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>uniform rw throughput</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>perf_long</p></td><td colspan="1" class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /><br /></p></div><div class="table-wrap"><h1 id="DIIV3.0TestPlan-BringupPlan">Bringup Plan</h1><p>In chronological order first to last.</p><p>When all items in a section are satisfied, section feature is ready for nightly random regression, and section bringup is complete.</p><p>This plan shall be kept current with the actual state of the DV environment.</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">version</th><th class="confluenceTh">date</th><th class="confluenceTh">comments</th><th colspan="1" class="confluenceTh">reviewers</th></tr><tr><td class="confluenceTd">0.1.0</td><td class="confluenceTd">05/16/2018</td><td class="confluenceTd">initial</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></div></td></tr><tr><td colspan="1" class="confluenceTd">0.1.1</td><td colspan="1" class="confluenceTd">06/25/2018</td><td colspan="1" class="confluenceTd">functionality phases -&gt; before completeness</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.1.2</td><td colspan="1" class="confluenceTd">07/16/2018</td><td colspan="1" class="confluenceTd">rearrange error phase content</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.1.3</td><td colspan="1" class="confluenceTd">07/25/2018</td><td colspan="1" class="confluenceTd">add error msg TRErsp</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">08/02/2018</td><td colspan="1" class="confluenceTd">begin formal testplan</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.1.4</td><td colspan="1" class="confluenceTd">08/08/2018</td><td colspan="1" class="confluenceTd">add robustness, cacheable-&gt;ace-lite</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">0.1.5</td><td colspan="1" class="confluenceTd">10/08/2018</td><td colspan="1" class="confluenceTd">completeness phase -&gt; before error</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><p>progress up 10/08/2018</p><p><br /></p><p><br /></p><p>------------------------------------------------------------------------------------------------------------</p><p>Volume Phase (Phase 1)</p><p>arbitrary initial bringup json&nbsp;test_projects/fsys_v3.0_configs/simple_config1AchlParams.json</p><ul><li>64B request size</li><li>Full cacheline access mode - { DTR_DATA_INV,&nbsp; DTW_DATA_DTY,&nbsp; DTW_DATA_CLN, DTW_DATA_PTL }</li><li>?all bytes enabled</li><li>all operations necessary to transition within txn state machine (unqid) see transaction_flow.pptx</li><li>axi rd interleaving disabled (<a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a>: Should the DII support read response interleaving? &lt;- defeature Ncore 3.0)</li><li>no address conflicts</li><li>all other control fields constant.</li></ul><p><br /></p><p>Single Read - OK</p><p>1000 consecutive reads - OK</p><p><br /></p><p>Single write - OK</p><p>1000 consecutive writes - OK</p><p><br /></p><p>1000 mixed rd and wr - OK</p><p><br /></p><ul><li>regression up - OK<br /><br /></li></ul><ul><li>migrate to small fifo depths to reduce elaboration time</li></ul><p><br /></p><p>------------------------------------------------------------------------------------------------------------</p><p>Ordering Phase (Phase 2) - OK</p><p>For each test in Volume Phase,</p><p><br /></p><ul><li>Request order - scb OK</li><li>introduce address conflicts randomly - OK<br /><ul><li>scb handle multiple outstanding ax to same addr, must correlate ax with cmd by querying dii hw&nbsp; &nbsp;<a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a>&nbsp; show tt entry # w/ ax</li><li>see&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-4197" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777955_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-4197" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-4197</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
<br /><br /></li></ul></li><li>Endpoint order - scb OK<ul><li>multiple endpoints, in json, addrmgr - scb OK</li></ul></li></ul><p><br /></p><ul><li>scb ordering model is up - OK<br /><br /></li><li><p>scb migrate to do_compare - OK<br />------------------------------------------------------------------------------------------------------------</p><p>Completeness Phase (Phase 3)</p><p>For each test in Volume Phase, randomize all remaining fields in this order:</p><p>turn on features one by one</p><p><br /></p><ul><li>data size</li><li>axi access mode -&nbsp;{ (WRAP), INCR }</li><li>check burst type - OK</li><li>check smi vs axi data&nbsp;</li></ul><ul><li>Cacheable&nbsp;</li><li>mpf1 -&nbsp;&nbsp;{&lt;content&gt;}<br /><br /></li><li>DP byteenable<br /><br /></li><li>aux</li><li>qos<br /><br /></li></ul><ul><li>&lt;all other fields described in points sections&gt;<br /><br /></li></ul><ul><li>(axi:r beat reordering DNE Ncore 3.0) - OK</li></ul></li></ul><p>------------------------------------------------------------------------------------------------------------</p><p>Error Phase (Phase 4)</p><p>For each test in Volume Phase, check that errors are generated or propagate.</p><p>(CSR error reporting in CSR Phase.)</p><p>see section 'Error'</p><p><br /></p><ul style="list-style-type: square;"><li>data borne errors<ul><li>protection</li><li>poison&nbsp;<br /><br /></li></ul></li></ul><ul><li>cmstatus error&nbsp;<ul><li>stim with&nbsp;</li><li>generate all possible cmstatus ?which<ul><li>decode&nbsp;</li><li>data&nbsp;</li><li>address&nbsp;</li><li>target signalled -&nbsp; AXI error signal</li><li>target timeout</li><li>DNE coherency</li></ul></li><li>propagate<ul><li>stim inject error</li></ul></li></ul><br /><br /></li><li>TRErsp&nbsp;<br /><ul><li>stim</li><li>dii state</li><li>(propagate cmstatus to CSR)<ul><li>x all possible cmstatus</li></ul></li><li>irq</li></ul></li><li>CMERsp<ul><li>generate upon&nbsp;</li><li>cmstatus encoding?<ul><li>x&nbsp;all possible cmstatus</li></ul></li><li>(CSR?)</li></ul></li></ul><p><br /></p><p><br /></p><p>(</p><ul><li>Robust against all sw behaviors - for v3.1 ?<ul><li>all well formed msg<ul><li>e.g. coh access to dii is valid cmd but illegal</li></ul></li><li>even out of seq&nbsp;</li></ul></li></ul><p>)</p><p><br /></p><p>(DNE RAMS to inject errors into - Ncore 3.0) - OK</p><br /><p>------------------------------------------------------------------------------------------------------------</p><p>Configuration phase (Phase 5)</p><p>For each test in Volume Phase, on each HW configuration :: see section 'Configurations'</p><p><br /></p><p><br /></p><ul><li>check coverage with statiic config<br /><br /></li><li>?randomize here?<br /><br /></li></ul><p><br /></p><p>------------------------------------------------------------------------------------------------------------</p><p>CSR Phase (Phase 6)</p><p>see&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777290/Ncore+v3.0+CSR+Testplan" data-linked-resource-id="16777290" data-linked-resource-version="87" data-linked-resource-type="page">Ncore v3.0 CSR Testplan</a></p><ul><li>reg r/w</li><li>irq - ?move to error section?</li><li>programmable memory regions</li><li>error reporting<br /><br /></li><li>&lt;what other csr behaviors&gt;<br /><br /></li></ul><p>------------------------------------------------------------------------------------------------------------</p><p>DV phase&nbsp;(Phase 7)</p><div>env cleanup.</div><ul><li>json format standardized</li><li>Functional coverage coding complete</li><li>Rewrite sequence in OO paradigm?</li></ul><p><br /></p><p><br /></p></div><p><br /></p><div><span style="white-space: pre-wrap;"><br /></span></div><div><span style="white-space: pre-wrap;"><br /></span></div>