<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="213" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Project,Library/University Program/Clock,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols/Transceiver PLL,Library/Interface Protocols,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/University Program,Library/Basic Functions" />
 <window width="2418" height="1318" x="-2409" y="-9" />
 <generation synthesis="VHDL" />
</preferences>
