5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd wait2.vcd -o wait2.cdd -v wait2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" wait2.v 10 30 1
2 1 14 8000c 1 3d 5002 0 0 1 34 2 $u0
1 a 12 830004 1 0 0 0 1 33 102
1 b 12 830007 1 0 0 0 1 33 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" wait2.v 0 19 1
2 2 15 50008 1 0 1004 0 0 1 36 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10008 1 37 6 2 3
2 5 16 50008 1 0 1004 0 0 1 36 0
2 6 16 10001 0 1 400 0 0 b
2 7 16 10008 1 37 6 5 6
2 8 17 c000f 1 0 1004 0 0 1 36 0
2 9 17 70007 1 1 14 0 0 b
2 10 17 7000f 1 11 1058 8 9 1 34 1002
2 11 17 10011 1 59 102a 10 0 1 34 2
2 12 17 17001a 1 0 1008 0 0 1 36 1
2 13 17 130013 0 1 400 0 0 b
2 14 17 13001a 1 37 a 12 13
2 15 18 50008 1 0 1008 0 0 1 36 1
2 16 18 10001 0 1 400 0 0 a
2 17 18 10008 1 37 a 15 16
4 17 0 0 0
4 14 0 17 17
4 11 0 14 0
4 7 0 11 11
4 4 11 7 7
3 1 main.$u1 "main.$u1" wait2.v 0 28 1
