#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20069a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2052380 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2004cd0 .functor NOT 1, L_0x207cd50, C4<0>, C4<0>, C4<0>;
L_0x201df50 .functor XOR 8, L_0x207c8e0, L_0x207caa0, C4<00000000>, C4<00000000>;
L_0x20537a0 .functor XOR 8, L_0x201df50, L_0x207cbe0, C4<00000000>, C4<00000000>;
v0x207a4c0_0 .net *"_ivl_10", 7 0, L_0x207cbe0;  1 drivers
v0x207a5c0_0 .net *"_ivl_12", 7 0, L_0x20537a0;  1 drivers
v0x207a6a0_0 .net *"_ivl_2", 7 0, L_0x207c840;  1 drivers
v0x207a760_0 .net *"_ivl_4", 7 0, L_0x207c8e0;  1 drivers
v0x207a840_0 .net *"_ivl_6", 7 0, L_0x207caa0;  1 drivers
v0x207a970_0 .net *"_ivl_8", 7 0, L_0x201df50;  1 drivers
v0x207aa50_0 .net "areset", 0 0, L_0x20050e0;  1 drivers
v0x207aaf0_0 .var "clk", 0 0;
v0x207ab90_0 .net "predict_history_dut", 6 0, v0x2079850_0;  1 drivers
v0x207ace0_0 .net "predict_history_ref", 6 0, L_0x207c6b0;  1 drivers
v0x207ad80_0 .net "predict_pc", 6 0, L_0x207b940;  1 drivers
v0x207ae20_0 .net "predict_taken_dut", 0 0, v0x2079a90_0;  1 drivers
v0x207aec0_0 .net "predict_taken_ref", 0 0, L_0x207c4f0;  1 drivers
v0x207af60_0 .net "predict_valid", 0 0, v0x2076780_0;  1 drivers
v0x207b000_0 .var/2u "stats1", 223 0;
v0x207b0a0_0 .var/2u "strobe", 0 0;
v0x207b160_0 .net "tb_match", 0 0, L_0x207cd50;  1 drivers
v0x207b310_0 .net "tb_mismatch", 0 0, L_0x2004cd0;  1 drivers
v0x207b3b0_0 .net "train_history", 6 0, L_0x207bef0;  1 drivers
v0x207b470_0 .net "train_mispredicted", 0 0, L_0x207bd90;  1 drivers
v0x207b510_0 .net "train_pc", 6 0, L_0x207c080;  1 drivers
v0x207b5d0_0 .net "train_taken", 0 0, L_0x207bb70;  1 drivers
v0x207b670_0 .net "train_valid", 0 0, v0x2077100_0;  1 drivers
v0x207b710_0 .net "wavedrom_enable", 0 0, v0x20771d0_0;  1 drivers
v0x207b7b0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2077270_0;  1 drivers
v0x207b850_0 .net "wavedrom_title", 511 0, v0x2077350_0;  1 drivers
L_0x207c840 .concat [ 7 1 0 0], L_0x207c6b0, L_0x207c4f0;
L_0x207c8e0 .concat [ 7 1 0 0], L_0x207c6b0, L_0x207c4f0;
L_0x207caa0 .concat [ 7 1 0 0], v0x2079850_0, v0x2079a90_0;
L_0x207cbe0 .concat [ 7 1 0 0], L_0x207c6b0, L_0x207c4f0;
L_0x207cd50 .cmp/eeq 8, L_0x207c840, L_0x20537a0;
S_0x2004050 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2052380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x200a410 .param/l "LNT" 0 3 22, C4<01>;
P_0x200a450 .param/l "LT" 0 3 22, C4<10>;
P_0x200a490 .param/l "SNT" 0 3 22, C4<00>;
P_0x200a4d0 .param/l "ST" 0 3 22, C4<11>;
P_0x200a510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x20055c0 .functor XOR 7, v0x2074920_0, L_0x207b940, C4<0000000>, C4<0000000>;
L_0x202f1e0 .functor XOR 7, L_0x207bef0, L_0x207c080, C4<0000000>, C4<0000000>;
v0x2042570_0 .net *"_ivl_11", 0 0, L_0x207c400;  1 drivers
L_0x7fb2968171c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2042840_0 .net *"_ivl_12", 0 0, L_0x7fb2968171c8;  1 drivers
L_0x7fb296817210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2004d40_0 .net *"_ivl_16", 6 0, L_0x7fb296817210;  1 drivers
v0x2004f80_0 .net *"_ivl_4", 1 0, L_0x207c210;  1 drivers
v0x2005150_0 .net *"_ivl_6", 8 0, L_0x207c310;  1 drivers
L_0x7fb296817180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20056b0_0 .net *"_ivl_9", 1 0, L_0x7fb296817180;  1 drivers
v0x2074600_0 .net "areset", 0 0, L_0x20050e0;  alias, 1 drivers
v0x20746c0_0 .net "clk", 0 0, v0x207aaf0_0;  1 drivers
v0x2074780 .array "pht", 0 127, 1 0;
v0x2074840_0 .net "predict_history", 6 0, L_0x207c6b0;  alias, 1 drivers
v0x2074920_0 .var "predict_history_r", 6 0;
v0x2074a00_0 .net "predict_index", 6 0, L_0x20055c0;  1 drivers
v0x2074ae0_0 .net "predict_pc", 6 0, L_0x207b940;  alias, 1 drivers
v0x2074bc0_0 .net "predict_taken", 0 0, L_0x207c4f0;  alias, 1 drivers
v0x2074c80_0 .net "predict_valid", 0 0, v0x2076780_0;  alias, 1 drivers
v0x2074d40_0 .net "train_history", 6 0, L_0x207bef0;  alias, 1 drivers
v0x2074e20_0 .net "train_index", 6 0, L_0x202f1e0;  1 drivers
v0x2074f00_0 .net "train_mispredicted", 0 0, L_0x207bd90;  alias, 1 drivers
v0x2074fc0_0 .net "train_pc", 6 0, L_0x207c080;  alias, 1 drivers
v0x20750a0_0 .net "train_taken", 0 0, L_0x207bb70;  alias, 1 drivers
v0x2075160_0 .net "train_valid", 0 0, v0x2077100_0;  alias, 1 drivers
E_0x2014bd0 .event posedge, v0x2074600_0, v0x20746c0_0;
L_0x207c210 .array/port v0x2074780, L_0x207c310;
L_0x207c310 .concat [ 7 2 0 0], L_0x20055c0, L_0x7fb296817180;
L_0x207c400 .part L_0x207c210, 1, 1;
L_0x207c4f0 .functor MUXZ 1, L_0x7fb2968171c8, L_0x207c400, v0x2076780_0, C4<>;
L_0x207c6b0 .functor MUXZ 7, L_0x7fb296817210, v0x2074920_0, v0x2076780_0, C4<>;
S_0x202e510 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x2004050;
 .timescale -12 -12;
v0x2042150_0 .var/i "i", 31 0;
S_0x2075380 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2052380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2075530 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x20050e0 .functor BUFZ 1, v0x2076850_0, C4<0>, C4<0>, C4<0>;
L_0x7fb2968170a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2076010_0 .net *"_ivl_10", 0 0, L_0x7fb2968170a8;  1 drivers
L_0x7fb2968170f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x20760f0_0 .net *"_ivl_14", 6 0, L_0x7fb2968170f0;  1 drivers
L_0x7fb296817138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x20761d0_0 .net *"_ivl_18", 6 0, L_0x7fb296817138;  1 drivers
L_0x7fb296817018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2076290_0 .net *"_ivl_2", 6 0, L_0x7fb296817018;  1 drivers
L_0x7fb296817060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2076370_0 .net *"_ivl_6", 0 0, L_0x7fb296817060;  1 drivers
v0x20764a0_0 .net "areset", 0 0, L_0x20050e0;  alias, 1 drivers
v0x2076540_0 .net "clk", 0 0, v0x207aaf0_0;  alias, 1 drivers
v0x2076610_0 .net "predict_pc", 6 0, L_0x207b940;  alias, 1 drivers
v0x20766e0_0 .var "predict_pc_r", 6 0;
v0x2076780_0 .var "predict_valid", 0 0;
v0x2076850_0 .var "reset", 0 0;
v0x20768f0_0 .net "tb_match", 0 0, L_0x207cd50;  alias, 1 drivers
v0x20769b0_0 .net "train_history", 6 0, L_0x207bef0;  alias, 1 drivers
v0x2076aa0_0 .var "train_history_r", 6 0;
v0x2076b60_0 .net "train_mispredicted", 0 0, L_0x207bd90;  alias, 1 drivers
v0x2076c30_0 .var "train_mispredicted_r", 0 0;
v0x2076cd0_0 .net "train_pc", 6 0, L_0x207c080;  alias, 1 drivers
v0x2076ed0_0 .var "train_pc_r", 6 0;
v0x2076f90_0 .net "train_taken", 0 0, L_0x207bb70;  alias, 1 drivers
v0x2077060_0 .var "train_taken_r", 0 0;
v0x2077100_0 .var "train_valid", 0 0;
v0x20771d0_0 .var "wavedrom_enable", 0 0;
v0x2077270_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2077350_0 .var "wavedrom_title", 511 0;
E_0x2014070/0 .event negedge, v0x20746c0_0;
E_0x2014070/1 .event posedge, v0x20746c0_0;
E_0x2014070 .event/or E_0x2014070/0, E_0x2014070/1;
L_0x207b940 .functor MUXZ 7, L_0x7fb296817018, v0x20766e0_0, v0x2076780_0, C4<>;
L_0x207bb70 .functor MUXZ 1, L_0x7fb296817060, v0x2077060_0, v0x2077100_0, C4<>;
L_0x207bd90 .functor MUXZ 1, L_0x7fb2968170a8, v0x2076c30_0, v0x2077100_0, C4<>;
L_0x207bef0 .functor MUXZ 7, L_0x7fb2968170f0, v0x2076aa0_0, v0x2077100_0, C4<>;
L_0x207c080 .functor MUXZ 7, L_0x7fb296817138, v0x2076ed0_0, v0x2077100_0, C4<>;
S_0x20755f0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2075380;
 .timescale -12 -12;
v0x2075850_0 .var/2u "arfail", 0 0;
v0x2075930_0 .var "async", 0 0;
v0x20759f0_0 .var/2u "datafail", 0 0;
v0x2075a90_0 .var/2u "srfail", 0 0;
E_0x2013e20 .event posedge, v0x20746c0_0;
E_0x1ff69f0 .event negedge, v0x20746c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2013e20;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2013e20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ff69f0;
    %load/vec4 v0x20768f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20759f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %wait E_0x2013e20;
    %load/vec4 v0x20768f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2075850_0, 0, 1;
    %wait E_0x2013e20;
    %load/vec4 v0x20768f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2075a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %load/vec4 v0x2075a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2075850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2075930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x20759f0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2075930_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2075b50 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2075380;
 .timescale -12 -12;
v0x2075d50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2075e30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2075380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20775d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2052380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x20784d0_0 .net "areset", 0 0, L_0x20050e0;  alias, 1 drivers
v0x20785e0_0 .net "clk", 0 0, v0x207aaf0_0;  alias, 1 drivers
v0x20786f0_0 .var "global_history", 6 0;
v0x2078790 .array "pht", 0 127, 1 0;
v0x2079850_0 .var "predict_history", 6 0;
v0x2079980_0 .net "predict_pc", 6 0, L_0x207b940;  alias, 1 drivers
v0x2079a90_0 .var "predict_taken", 0 0;
v0x2079b50_0 .net "predict_valid", 0 0, v0x2076780_0;  alias, 1 drivers
v0x2079c40_0 .net "train_history", 6 0, L_0x207bef0;  alias, 1 drivers
v0x2079d00_0 .net "train_mispredicted", 0 0, L_0x207bd90;  alias, 1 drivers
v0x2079df0_0 .net "train_pc", 6 0, L_0x207c080;  alias, 1 drivers
v0x2079f00_0 .net "train_taken", 0 0, L_0x207bb70;  alias, 1 drivers
v0x2079ff0_0 .net "train_valid", 0 0, v0x2077100_0;  alias, 1 drivers
v0x2078790_0 .array/port v0x2078790, 0;
E_0x205a140/0 .event anyedge, v0x2074c80_0, v0x2074ae0_0, v0x20786f0_0, v0x2078790_0;
v0x2078790_1 .array/port v0x2078790, 1;
v0x2078790_2 .array/port v0x2078790, 2;
v0x2078790_3 .array/port v0x2078790, 3;
v0x2078790_4 .array/port v0x2078790, 4;
E_0x205a140/1 .event anyedge, v0x2078790_1, v0x2078790_2, v0x2078790_3, v0x2078790_4;
v0x2078790_5 .array/port v0x2078790, 5;
v0x2078790_6 .array/port v0x2078790, 6;
v0x2078790_7 .array/port v0x2078790, 7;
v0x2078790_8 .array/port v0x2078790, 8;
E_0x205a140/2 .event anyedge, v0x2078790_5, v0x2078790_6, v0x2078790_7, v0x2078790_8;
v0x2078790_9 .array/port v0x2078790, 9;
v0x2078790_10 .array/port v0x2078790, 10;
v0x2078790_11 .array/port v0x2078790, 11;
v0x2078790_12 .array/port v0x2078790, 12;
E_0x205a140/3 .event anyedge, v0x2078790_9, v0x2078790_10, v0x2078790_11, v0x2078790_12;
v0x2078790_13 .array/port v0x2078790, 13;
v0x2078790_14 .array/port v0x2078790, 14;
v0x2078790_15 .array/port v0x2078790, 15;
v0x2078790_16 .array/port v0x2078790, 16;
E_0x205a140/4 .event anyedge, v0x2078790_13, v0x2078790_14, v0x2078790_15, v0x2078790_16;
v0x2078790_17 .array/port v0x2078790, 17;
v0x2078790_18 .array/port v0x2078790, 18;
v0x2078790_19 .array/port v0x2078790, 19;
v0x2078790_20 .array/port v0x2078790, 20;
E_0x205a140/5 .event anyedge, v0x2078790_17, v0x2078790_18, v0x2078790_19, v0x2078790_20;
v0x2078790_21 .array/port v0x2078790, 21;
v0x2078790_22 .array/port v0x2078790, 22;
v0x2078790_23 .array/port v0x2078790, 23;
v0x2078790_24 .array/port v0x2078790, 24;
E_0x205a140/6 .event anyedge, v0x2078790_21, v0x2078790_22, v0x2078790_23, v0x2078790_24;
v0x2078790_25 .array/port v0x2078790, 25;
v0x2078790_26 .array/port v0x2078790, 26;
v0x2078790_27 .array/port v0x2078790, 27;
v0x2078790_28 .array/port v0x2078790, 28;
E_0x205a140/7 .event anyedge, v0x2078790_25, v0x2078790_26, v0x2078790_27, v0x2078790_28;
v0x2078790_29 .array/port v0x2078790, 29;
v0x2078790_30 .array/port v0x2078790, 30;
v0x2078790_31 .array/port v0x2078790, 31;
v0x2078790_32 .array/port v0x2078790, 32;
E_0x205a140/8 .event anyedge, v0x2078790_29, v0x2078790_30, v0x2078790_31, v0x2078790_32;
v0x2078790_33 .array/port v0x2078790, 33;
v0x2078790_34 .array/port v0x2078790, 34;
v0x2078790_35 .array/port v0x2078790, 35;
v0x2078790_36 .array/port v0x2078790, 36;
E_0x205a140/9 .event anyedge, v0x2078790_33, v0x2078790_34, v0x2078790_35, v0x2078790_36;
v0x2078790_37 .array/port v0x2078790, 37;
v0x2078790_38 .array/port v0x2078790, 38;
v0x2078790_39 .array/port v0x2078790, 39;
v0x2078790_40 .array/port v0x2078790, 40;
E_0x205a140/10 .event anyedge, v0x2078790_37, v0x2078790_38, v0x2078790_39, v0x2078790_40;
v0x2078790_41 .array/port v0x2078790, 41;
v0x2078790_42 .array/port v0x2078790, 42;
v0x2078790_43 .array/port v0x2078790, 43;
v0x2078790_44 .array/port v0x2078790, 44;
E_0x205a140/11 .event anyedge, v0x2078790_41, v0x2078790_42, v0x2078790_43, v0x2078790_44;
v0x2078790_45 .array/port v0x2078790, 45;
v0x2078790_46 .array/port v0x2078790, 46;
v0x2078790_47 .array/port v0x2078790, 47;
v0x2078790_48 .array/port v0x2078790, 48;
E_0x205a140/12 .event anyedge, v0x2078790_45, v0x2078790_46, v0x2078790_47, v0x2078790_48;
v0x2078790_49 .array/port v0x2078790, 49;
v0x2078790_50 .array/port v0x2078790, 50;
v0x2078790_51 .array/port v0x2078790, 51;
v0x2078790_52 .array/port v0x2078790, 52;
E_0x205a140/13 .event anyedge, v0x2078790_49, v0x2078790_50, v0x2078790_51, v0x2078790_52;
v0x2078790_53 .array/port v0x2078790, 53;
v0x2078790_54 .array/port v0x2078790, 54;
v0x2078790_55 .array/port v0x2078790, 55;
v0x2078790_56 .array/port v0x2078790, 56;
E_0x205a140/14 .event anyedge, v0x2078790_53, v0x2078790_54, v0x2078790_55, v0x2078790_56;
v0x2078790_57 .array/port v0x2078790, 57;
v0x2078790_58 .array/port v0x2078790, 58;
v0x2078790_59 .array/port v0x2078790, 59;
v0x2078790_60 .array/port v0x2078790, 60;
E_0x205a140/15 .event anyedge, v0x2078790_57, v0x2078790_58, v0x2078790_59, v0x2078790_60;
v0x2078790_61 .array/port v0x2078790, 61;
v0x2078790_62 .array/port v0x2078790, 62;
v0x2078790_63 .array/port v0x2078790, 63;
v0x2078790_64 .array/port v0x2078790, 64;
E_0x205a140/16 .event anyedge, v0x2078790_61, v0x2078790_62, v0x2078790_63, v0x2078790_64;
v0x2078790_65 .array/port v0x2078790, 65;
v0x2078790_66 .array/port v0x2078790, 66;
v0x2078790_67 .array/port v0x2078790, 67;
v0x2078790_68 .array/port v0x2078790, 68;
E_0x205a140/17 .event anyedge, v0x2078790_65, v0x2078790_66, v0x2078790_67, v0x2078790_68;
v0x2078790_69 .array/port v0x2078790, 69;
v0x2078790_70 .array/port v0x2078790, 70;
v0x2078790_71 .array/port v0x2078790, 71;
v0x2078790_72 .array/port v0x2078790, 72;
E_0x205a140/18 .event anyedge, v0x2078790_69, v0x2078790_70, v0x2078790_71, v0x2078790_72;
v0x2078790_73 .array/port v0x2078790, 73;
v0x2078790_74 .array/port v0x2078790, 74;
v0x2078790_75 .array/port v0x2078790, 75;
v0x2078790_76 .array/port v0x2078790, 76;
E_0x205a140/19 .event anyedge, v0x2078790_73, v0x2078790_74, v0x2078790_75, v0x2078790_76;
v0x2078790_77 .array/port v0x2078790, 77;
v0x2078790_78 .array/port v0x2078790, 78;
v0x2078790_79 .array/port v0x2078790, 79;
v0x2078790_80 .array/port v0x2078790, 80;
E_0x205a140/20 .event anyedge, v0x2078790_77, v0x2078790_78, v0x2078790_79, v0x2078790_80;
v0x2078790_81 .array/port v0x2078790, 81;
v0x2078790_82 .array/port v0x2078790, 82;
v0x2078790_83 .array/port v0x2078790, 83;
v0x2078790_84 .array/port v0x2078790, 84;
E_0x205a140/21 .event anyedge, v0x2078790_81, v0x2078790_82, v0x2078790_83, v0x2078790_84;
v0x2078790_85 .array/port v0x2078790, 85;
v0x2078790_86 .array/port v0x2078790, 86;
v0x2078790_87 .array/port v0x2078790, 87;
v0x2078790_88 .array/port v0x2078790, 88;
E_0x205a140/22 .event anyedge, v0x2078790_85, v0x2078790_86, v0x2078790_87, v0x2078790_88;
v0x2078790_89 .array/port v0x2078790, 89;
v0x2078790_90 .array/port v0x2078790, 90;
v0x2078790_91 .array/port v0x2078790, 91;
v0x2078790_92 .array/port v0x2078790, 92;
E_0x205a140/23 .event anyedge, v0x2078790_89, v0x2078790_90, v0x2078790_91, v0x2078790_92;
v0x2078790_93 .array/port v0x2078790, 93;
v0x2078790_94 .array/port v0x2078790, 94;
v0x2078790_95 .array/port v0x2078790, 95;
v0x2078790_96 .array/port v0x2078790, 96;
E_0x205a140/24 .event anyedge, v0x2078790_93, v0x2078790_94, v0x2078790_95, v0x2078790_96;
v0x2078790_97 .array/port v0x2078790, 97;
v0x2078790_98 .array/port v0x2078790, 98;
v0x2078790_99 .array/port v0x2078790, 99;
v0x2078790_100 .array/port v0x2078790, 100;
E_0x205a140/25 .event anyedge, v0x2078790_97, v0x2078790_98, v0x2078790_99, v0x2078790_100;
v0x2078790_101 .array/port v0x2078790, 101;
v0x2078790_102 .array/port v0x2078790, 102;
v0x2078790_103 .array/port v0x2078790, 103;
v0x2078790_104 .array/port v0x2078790, 104;
E_0x205a140/26 .event anyedge, v0x2078790_101, v0x2078790_102, v0x2078790_103, v0x2078790_104;
v0x2078790_105 .array/port v0x2078790, 105;
v0x2078790_106 .array/port v0x2078790, 106;
v0x2078790_107 .array/port v0x2078790, 107;
v0x2078790_108 .array/port v0x2078790, 108;
E_0x205a140/27 .event anyedge, v0x2078790_105, v0x2078790_106, v0x2078790_107, v0x2078790_108;
v0x2078790_109 .array/port v0x2078790, 109;
v0x2078790_110 .array/port v0x2078790, 110;
v0x2078790_111 .array/port v0x2078790, 111;
v0x2078790_112 .array/port v0x2078790, 112;
E_0x205a140/28 .event anyedge, v0x2078790_109, v0x2078790_110, v0x2078790_111, v0x2078790_112;
v0x2078790_113 .array/port v0x2078790, 113;
v0x2078790_114 .array/port v0x2078790, 114;
v0x2078790_115 .array/port v0x2078790, 115;
v0x2078790_116 .array/port v0x2078790, 116;
E_0x205a140/29 .event anyedge, v0x2078790_113, v0x2078790_114, v0x2078790_115, v0x2078790_116;
v0x2078790_117 .array/port v0x2078790, 117;
v0x2078790_118 .array/port v0x2078790, 118;
v0x2078790_119 .array/port v0x2078790, 119;
v0x2078790_120 .array/port v0x2078790, 120;
E_0x205a140/30 .event anyedge, v0x2078790_117, v0x2078790_118, v0x2078790_119, v0x2078790_120;
v0x2078790_121 .array/port v0x2078790, 121;
v0x2078790_122 .array/port v0x2078790, 122;
v0x2078790_123 .array/port v0x2078790, 123;
v0x2078790_124 .array/port v0x2078790, 124;
E_0x205a140/31 .event anyedge, v0x2078790_121, v0x2078790_122, v0x2078790_123, v0x2078790_124;
v0x2078790_125 .array/port v0x2078790, 125;
v0x2078790_126 .array/port v0x2078790, 126;
v0x2078790_127 .array/port v0x2078790, 127;
E_0x205a140/32 .event anyedge, v0x2078790_125, v0x2078790_126, v0x2078790_127;
E_0x205a140 .event/or E_0x205a140/0, E_0x205a140/1, E_0x205a140/2, E_0x205a140/3, E_0x205a140/4, E_0x205a140/5, E_0x205a140/6, E_0x205a140/7, E_0x205a140/8, E_0x205a140/9, E_0x205a140/10, E_0x205a140/11, E_0x205a140/12, E_0x205a140/13, E_0x205a140/14, E_0x205a140/15, E_0x205a140/16, E_0x205a140/17, E_0x205a140/18, E_0x205a140/19, E_0x205a140/20, E_0x205a140/21, E_0x205a140/22, E_0x205a140/23, E_0x205a140/24, E_0x205a140/25, E_0x205a140/26, E_0x205a140/27, E_0x205a140/28, E_0x205a140/29, E_0x205a140/30, E_0x205a140/31, E_0x205a140/32;
S_0x2077d20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0x20775d0;
 .timescale 0 0;
v0x2077f20_0 .var/2s "i", 31 0;
S_0x2078020 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x20775d0;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x2078020
v0x2078300_0 .var "history", 6 0;
v0x20783e0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x20783e0_0;
    %load/vec4 v0x2078300_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x207a2a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2052380;
 .timescale -12 -12;
E_0x205a430 .event anyedge, v0x207b0a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x207b0a0_0;
    %nor/r;
    %assign/vec4 v0x207b0a0_0, 0;
    %wait E_0x205a430;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2075380;
T_5 ;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076c30_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2076ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076780_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x20766e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2075930_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x20755f0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2075e30;
    %join;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076780_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x20766e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076780_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2076ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076c30_0, 0;
    %wait E_0x1ff69f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2013e20;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2013e20;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2075e30;
    %join;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x20766e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076780_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2076ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2076c30_0, 0;
    %wait E_0x1ff69f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2076850_0, 0;
    %wait E_0x2013e20;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077060_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2013e20;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %wait E_0x2013e20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2077100_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2013e20;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2075e30;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2014070;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2077100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2077060_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2076ed0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x20766e0_0, 0;
    %assign/vec4 v0x2076780_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2076aa0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2076c30_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2004050;
T_6 ;
    %wait E_0x2014bd0;
    %load/vec4 v0x2074600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x202e510;
    %jmp t_0;
    .scope S_0x202e510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2042150_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x2042150_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2042150_0;
    %store/vec4a v0x2074780, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x2042150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2042150_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x2004050;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2074920_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2074c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x2074920_0;
    %load/vec4 v0x2074bc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2074920_0, 0;
T_6.5 ;
    %load/vec4 v0x2075160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x2074e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2074780, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x20750a0_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x2074e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2074780, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2074e20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2074780, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x2074e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2074780, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x20750a0_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x2074e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2074780, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2074e20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2074780, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x2074f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2074d40_0;
    %load/vec4 v0x20750a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2074920_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x20775d0;
T_7 ;
    %wait E_0x205a140;
    %load/vec4 v0x2079b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2079980_0;
    %load/vec4 v0x20786f0_0;
    %store/vec4 v0x2078300_0, 0, 7;
    %store/vec4 v0x20783e0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2078020;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2078790, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2079a90_0, 0, 1;
    %load/vec4 v0x20786f0_0;
    %store/vec4 v0x2079850_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2079a90_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2079850_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x20775d0;
T_8 ;
    %wait E_0x2014bd0;
    %load/vec4 v0x20784d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x20786f0_0, 0;
    %fork t_3, S_0x2077d20;
    %jmp t_2;
    .scope S_0x2077d20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2077f20_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x2077f20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x2077f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2078790, 0, 4;
T_8.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2077f20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2077f20_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0x20775d0;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2079ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x2079f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x2079df0_0;
    %load/vec4 v0x2079c40_0;
    %store/vec4 v0x2078300_0, 0, 7;
    %store/vec4 v0x20783e0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2078020;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2078790, 4, 5;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x2079df0_0;
    %load/vec4 v0x2079c40_0;
    %store/vec4 v0x2078300_0, 0, 7;
    %store/vec4 v0x20783e0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2078020;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2078790, 4, 5;
T_8.8 ;
    %load/vec4 v0x2079d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x2079c40_0;
    %assign/vec4 v0x20786f0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x20786f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2079f00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20786f0_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2052380;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x207aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x207b0a0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x2052380;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x207aaf0_0;
    %inv;
    %store/vec4 v0x207aaf0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x2052380;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2076540_0, v0x207b310_0, v0x207aaf0_0, v0x207aa50_0, v0x207af60_0, v0x207ad80_0, v0x207b670_0, v0x207b5d0_0, v0x207b470_0, v0x207b3b0_0, v0x207b510_0, v0x207aec0_0, v0x207ae20_0, v0x207ace0_0, v0x207ab90_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x2052380;
T_12 ;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x207b000_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x2052380;
T_13 ;
    %wait E_0x2014070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x207b000_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
    %load/vec4 v0x207b160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x207b000_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x207aec0_0;
    %load/vec4 v0x207aec0_0;
    %load/vec4 v0x207ae20_0;
    %xor;
    %load/vec4 v0x207aec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x207ace0_0;
    %load/vec4 v0x207ace0_0;
    %load/vec4 v0x207ab90_0;
    %xor;
    %load/vec4 v0x207ace0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x207b000_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x207b000_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response45/top_module.sv";
