Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct  7 14:20:16 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2696 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                 7704        0.057        0.000                      0                 7704        3.000        0.000                       0                  2698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.846}        7.692           130.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.846}        7.692           130.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.296        0.000                      0                 7704        0.178        0.000                      0                 7704        3.346        0.000                       0                  2694  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.298        0.000                      0                 7704        0.178        0.000                      0                 7704        3.346        0.000                       0                  2694  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.296        0.000                      0                 7704        0.057        0.000                      0                 7704  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.296        0.000                      0                 7704        0.057        0.000                      0                 7704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.509ns (20.893%)  route 5.713ns (79.107%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.925 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.726     6.767    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.097     6.864 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.864    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.136     6.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.287     7.212    
                         clock uncertainty           -0.121     7.091    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.069     7.160    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.833ns (39.402%)  route 4.357ns (60.598%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.684     4.896    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.097     4.993 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3/O
                         net (fo=1, routed)           0.294     5.287    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.097     5.384 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2/O
                         net (fo=2, routed)           0.691     6.076    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2_n_0
    SLICE_X28Y97         LUT4 (Prop_lut4_I1_O)        0.105     6.181 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.450     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X29Y97         LUT5 (Prop_lut5_I1_O)        0.239     6.869 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.869    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.121     7.168    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.030     7.198    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 2.841ns (39.817%)  route 4.294ns (60.183%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.453     4.666    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.097     4.763 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3/O
                         net (fo=1, routed)           0.485     5.248    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I0_O)        0.097     5.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2/O
                         net (fo=2, routed)           0.617     5.961    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2_n_0
    SLICE_X28Y98         LUT4 (Prop_lut4_I1_O)        0.105     6.066 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2/O
                         net (fo=1, routed)           0.501     6.568    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2_n_0
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.247     6.815 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_1/O
                         net (fo=1, routed)           0.000     6.815    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.121     7.168    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.030     7.198    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.509ns (21.194%)  route 5.611ns (78.806%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.366     3.813    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.097     3.910 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7/O
                         net (fo=1, routed)           0.527     4.436    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.533 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5/O
                         net (fo=1, routed)           0.197     4.731    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.097     4.828 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3/O
                         net (fo=1, routed)           0.000     4.828    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.163     4.991 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2/O
                         net (fo=3, routed)           0.389     5.379    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2_n_0
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.229     5.608 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2/O
                         net (fo=4, routed)           1.056     6.664    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.761 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]_i_1/O
                         net (fo=1, routed)           0.000     6.761    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.151    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]
  -------------------------------------------------------------------
                         required time                          7.151    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.509ns (21.296%)  route 5.577ns (78.704%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.590     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.097     6.727 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]_i_1/O
                         net (fo=1, routed)           0.000     6.727    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032     7.119    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.531ns (35.388%)  route 4.621ns (64.612%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[3]
                         net (fo=3, routed)           0.674     2.178    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X11Y102        LUT4 (Prop_lut4_I1_O)        0.097     2.275 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9/O
                         net (fo=244, routed)         0.911     3.186    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.283 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=1, routed)           0.480     3.763    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I4_O)        0.097     3.860 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=2, routed)           0.438     4.298    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.097     4.395 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=4, routed)           0.435     4.830    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.927 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         0.960     5.887    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.097     5.984 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2/O
                         net (fo=2, routed)           0.723     6.707    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.103     6.810 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_1/O
                         net (fo=1, routed)           0.000     6.810    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/C
                         clock pessimism              0.346     7.266    
                         clock uncertainty           -0.121     7.145    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.706ns (37.773%)  route 4.458ns (62.227%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.945 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=5, routed)           0.952     2.474    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y92         LUT4 (Prop_lut4_I1_O)        0.097     2.571 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8/O
                         net (fo=233, routed)         1.611     4.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.097     4.279 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15/O
                         net (fo=1, routed)           0.000     4.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.160     4.439 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11/O
                         net (fo=1, routed)           0.433     4.872    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I4_O)        0.215     5.087 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7/O
                         net (fo=1, routed)           0.308     5.395    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.097     5.492 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4/O
                         net (fo=1, routed)           0.862     6.354    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.097     6.451 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3/O
                         net (fo=1, routed)           0.292     6.743    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.097     6.840 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.840    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.157     6.945    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/C
                         clock pessimism              0.348     7.293    
                         clock uncertainty           -0.121     7.172    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.072     7.244    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.214ns (17.344%)  route 5.785ns (82.656%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.984     5.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL_reg[0]_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.097     6.038 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2/O
                         net (fo=2, routed)           0.561     6.599    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I3_O)        0.097     6.696 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]_i_1/O
                         net (fo=1, routed)           0.000     6.696    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)        0.032     7.119    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.509ns (21.136%)  route 5.630ns (78.864%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 6.938 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.735     5.820    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X28Y88         LUT4 (Prop_lut4_I1_O)        0.229     6.049 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6/O
                         net (fo=1, routed)           0.635     6.684    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.097     6.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_1/O
                         net (fo=1, routed)           0.000     6.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF61_out
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.150     6.938    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/C
                         clock pessimism              0.367     7.305    
                         clock uncertainty           -0.121     7.184    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.032     7.216    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.117ns (16.686%)  route 5.577ns (83.314%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 6.939 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.714     5.670    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.097     5.767 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.623     6.391    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.151     6.939    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/C
                         clock pessimism              0.348     7.287    
                         clock uncertainty           -0.121     7.166    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.314     6.852    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.441%)  route 0.113ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.594    -0.570    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y77          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.113    -0.316    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.864    -0.809    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.494    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.937%)  route 0.134ns (39.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.308    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120    -0.453    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.316    sigma/udm/udm_controller/in45[14]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/udm_controller/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/udm_controller/RD_DATA_reg[14]
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121    -0.461    sigma/udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.992%)  route 0.140ns (43.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.597    -0.567    sigma/udm/uart_rx/clk_out1
    SLICE_X5Y82          FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.140    -0.286    sigma/udm/uart_rx/rx_data[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  sigma/udm/uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/udm/udm_controller/D[0]
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.867    -0.806    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120    -0.432    sigma/udm/udm_controller/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/Q
                         net (fo=5, routed)           0.118    -0.343    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[22]
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.052    -0.536    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.327%)  route 0.122ns (42.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.566    -0.598    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/Q
                         net (fo=5, routed)           0.122    -0.312    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[29]
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.059    -0.505    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.114    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091    -0.494    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.501%)  route 0.116ns (38.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/Q
                         net (fo=3, routed)           0.116    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[16]
    SLICE_X33Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.091    -0.498    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.910%)  route 0.094ns (31.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/Q
                         net (fo=2, routed)           0.094    -0.350    sigma/sigma_tile/riscv/divisor_q_reg[61][49]
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  sigma/sigma_tile/riscv/divisor_q[48]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[17]
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.091    -0.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/Q
                         net (fo=5, routed)           0.119    -0.320    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[20]
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.070    -0.519    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X43Y91     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X1Y106     sigma/csr_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X1Y106     sigma/csr_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y106     sigma/csr_rdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y106     sigma/csr_rdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X48Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[26][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X13Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X13Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X13Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X36Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[34]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X37Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X36Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X37Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[40]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X34Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X42Y79     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X33Y75     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.509ns (20.893%)  route 5.713ns (79.107%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.925 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.726     6.767    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.097     6.864 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.864    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.136     6.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.287     7.212    
                         clock uncertainty           -0.119     7.093    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.069     7.162    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.833ns (39.402%)  route 4.357ns (60.598%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.684     4.896    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.097     4.993 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3/O
                         net (fo=1, routed)           0.294     5.287    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.097     5.384 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2/O
                         net (fo=2, routed)           0.691     6.076    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2_n_0
    SLICE_X28Y97         LUT4 (Prop_lut4_I1_O)        0.105     6.181 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.450     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X29Y97         LUT5 (Prop_lut5_I1_O)        0.239     6.869 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.869    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.119     7.170    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.030     7.200    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          7.200    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 2.841ns (39.817%)  route 4.294ns (60.183%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.453     4.666    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.097     4.763 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3/O
                         net (fo=1, routed)           0.485     5.248    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I0_O)        0.097     5.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2/O
                         net (fo=2, routed)           0.617     5.961    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2_n_0
    SLICE_X28Y98         LUT4 (Prop_lut4_I1_O)        0.105     6.066 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2/O
                         net (fo=1, routed)           0.501     6.568    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2_n_0
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.247     6.815 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_1/O
                         net (fo=1, routed)           0.000     6.815    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.119     7.170    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.030     7.200    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]
  -------------------------------------------------------------------
                         required time                          7.200    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.509ns (21.194%)  route 5.611ns (78.806%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.366     3.813    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.097     3.910 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7/O
                         net (fo=1, routed)           0.527     4.436    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.533 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5/O
                         net (fo=1, routed)           0.197     4.731    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.097     4.828 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3/O
                         net (fo=1, routed)           0.000     4.828    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.163     4.991 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2/O
                         net (fo=3, routed)           0.389     5.379    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2_n_0
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.229     5.608 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2/O
                         net (fo=4, routed)           1.056     6.664    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.761 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]_i_1/O
                         net (fo=1, routed)           0.000     6.761    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.119     7.089    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.153    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.509ns (21.296%)  route 5.577ns (78.704%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.590     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.097     6.727 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]_i_1/O
                         net (fo=1, routed)           0.000     6.727    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.119     7.089    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032     7.121    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.531ns (35.388%)  route 4.621ns (64.612%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[3]
                         net (fo=3, routed)           0.674     2.178    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X11Y102        LUT4 (Prop_lut4_I1_O)        0.097     2.275 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9/O
                         net (fo=244, routed)         0.911     3.186    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.283 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=1, routed)           0.480     3.763    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I4_O)        0.097     3.860 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=2, routed)           0.438     4.298    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.097     4.395 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=4, routed)           0.435     4.830    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.927 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         0.960     5.887    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.097     5.984 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2/O
                         net (fo=2, routed)           0.723     6.707    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.103     6.810 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_1/O
                         net (fo=1, routed)           0.000     6.810    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/C
                         clock pessimism              0.346     7.266    
                         clock uncertainty           -0.119     7.147    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.211    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.706ns (37.773%)  route 4.458ns (62.227%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.945 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=5, routed)           0.952     2.474    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y92         LUT4 (Prop_lut4_I1_O)        0.097     2.571 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8/O
                         net (fo=233, routed)         1.611     4.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.097     4.279 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15/O
                         net (fo=1, routed)           0.000     4.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.160     4.439 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11/O
                         net (fo=1, routed)           0.433     4.872    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I4_O)        0.215     5.087 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7/O
                         net (fo=1, routed)           0.308     5.395    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.097     5.492 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4/O
                         net (fo=1, routed)           0.862     6.354    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.097     6.451 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3/O
                         net (fo=1, routed)           0.292     6.743    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.097     6.840 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.840    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.157     6.945    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/C
                         clock pessimism              0.348     7.293    
                         clock uncertainty           -0.119     7.174    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.072     7.246    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.214ns (17.344%)  route 5.785ns (82.656%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.984     5.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL_reg[0]_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.097     6.038 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2/O
                         net (fo=2, routed)           0.561     6.599    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I3_O)        0.097     6.696 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]_i_1/O
                         net (fo=1, routed)           0.000     6.696    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.119     7.089    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)        0.032     7.121    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.509ns (21.136%)  route 5.630ns (78.864%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 6.938 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.735     5.820    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X28Y88         LUT4 (Prop_lut4_I1_O)        0.229     6.049 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6/O
                         net (fo=1, routed)           0.635     6.684    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.097     6.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_1/O
                         net (fo=1, routed)           0.000     6.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF61_out
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.150     6.938    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/C
                         clock pessimism              0.367     7.305    
                         clock uncertainty           -0.119     7.186    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.032     7.218    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.117ns (16.686%)  route 5.577ns (83.314%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 6.939 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.714     5.670    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.097     5.767 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.623     6.391    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.151     6.939    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/C
                         clock pessimism              0.348     7.287    
                         clock uncertainty           -0.119     7.168    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.314     6.854    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]
  -------------------------------------------------------------------
                         required time                          6.854    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.441%)  route 0.113ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.594    -0.570    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y77          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.113    -0.316    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.864    -0.809    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.494    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.937%)  route 0.134ns (39.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.308    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120    -0.453    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.316    sigma/udm/udm_controller/in45[14]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/udm_controller/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/udm_controller/RD_DATA_reg[14]
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121    -0.461    sigma/udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.992%)  route 0.140ns (43.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.597    -0.567    sigma/udm/uart_rx/clk_out1
    SLICE_X5Y82          FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.140    -0.286    sigma/udm/uart_rx/rx_data[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  sigma/udm/uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/udm/udm_controller/D[0]
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.867    -0.806    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120    -0.432    sigma/udm/udm_controller/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/Q
                         net (fo=5, routed)           0.118    -0.343    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[22]
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.052    -0.536    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.327%)  route 0.122ns (42.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.566    -0.598    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/Q
                         net (fo=5, routed)           0.122    -0.312    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[29]
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.059    -0.505    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.114    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091    -0.494    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.501%)  route 0.116ns (38.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/Q
                         net (fo=3, routed)           0.116    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[16]
    SLICE_X33Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.091    -0.498    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.910%)  route 0.094ns (31.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/Q
                         net (fo=2, routed)           0.094    -0.350    sigma/sigma_tile/riscv/divisor_q_reg[61][49]
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  sigma/sigma_tile/riscv/divisor_q[48]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[17]
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.091    -0.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/Q
                         net (fo=5, routed)           0.119    -0.320    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[20]
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.070    -0.519    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X43Y91     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X1Y106     sigma/csr_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X1Y106     sigma/csr_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y106     sigma/csr_rdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y106     sigma/csr_rdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X2Y105     sigma/csr_rdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X48Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[26][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X13Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X13Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X13Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X36Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[34]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X37Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[35]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X36Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X37Y73     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[40]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X34Y76     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X42Y79     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X33Y75     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.509ns (20.893%)  route 5.713ns (79.107%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.925 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.726     6.767    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.097     6.864 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.864    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.136     6.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.287     7.212    
                         clock uncertainty           -0.121     7.091    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.069     7.160    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.833ns (39.402%)  route 4.357ns (60.598%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.684     4.896    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.097     4.993 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3/O
                         net (fo=1, routed)           0.294     5.287    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.097     5.384 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2/O
                         net (fo=2, routed)           0.691     6.076    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2_n_0
    SLICE_X28Y97         LUT4 (Prop_lut4_I1_O)        0.105     6.181 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.450     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X29Y97         LUT5 (Prop_lut5_I1_O)        0.239     6.869 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.869    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.121     7.168    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.030     7.198    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 2.841ns (39.817%)  route 4.294ns (60.183%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.453     4.666    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.097     4.763 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3/O
                         net (fo=1, routed)           0.485     5.248    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I0_O)        0.097     5.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2/O
                         net (fo=2, routed)           0.617     5.961    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2_n_0
    SLICE_X28Y98         LUT4 (Prop_lut4_I1_O)        0.105     6.066 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2/O
                         net (fo=1, routed)           0.501     6.568    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2_n_0
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.247     6.815 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_1/O
                         net (fo=1, routed)           0.000     6.815    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.121     7.168    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.030     7.198    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.509ns (21.194%)  route 5.611ns (78.806%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.366     3.813    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.097     3.910 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7/O
                         net (fo=1, routed)           0.527     4.436    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.533 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5/O
                         net (fo=1, routed)           0.197     4.731    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.097     4.828 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3/O
                         net (fo=1, routed)           0.000     4.828    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.163     4.991 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2/O
                         net (fo=3, routed)           0.389     5.379    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2_n_0
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.229     5.608 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2/O
                         net (fo=4, routed)           1.056     6.664    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.761 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]_i_1/O
                         net (fo=1, routed)           0.000     6.761    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.151    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]
  -------------------------------------------------------------------
                         required time                          7.151    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.509ns (21.296%)  route 5.577ns (78.704%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.590     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.097     6.727 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]_i_1/O
                         net (fo=1, routed)           0.000     6.727    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032     7.119    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.531ns (35.388%)  route 4.621ns (64.612%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[3]
                         net (fo=3, routed)           0.674     2.178    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X11Y102        LUT4 (Prop_lut4_I1_O)        0.097     2.275 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9/O
                         net (fo=244, routed)         0.911     3.186    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.283 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=1, routed)           0.480     3.763    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I4_O)        0.097     3.860 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=2, routed)           0.438     4.298    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.097     4.395 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=4, routed)           0.435     4.830    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.927 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         0.960     5.887    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.097     5.984 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2/O
                         net (fo=2, routed)           0.723     6.707    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.103     6.810 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_1/O
                         net (fo=1, routed)           0.000     6.810    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/C
                         clock pessimism              0.346     7.266    
                         clock uncertainty           -0.121     7.145    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.706ns (37.773%)  route 4.458ns (62.227%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.945 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=5, routed)           0.952     2.474    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y92         LUT4 (Prop_lut4_I1_O)        0.097     2.571 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8/O
                         net (fo=233, routed)         1.611     4.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.097     4.279 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15/O
                         net (fo=1, routed)           0.000     4.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.160     4.439 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11/O
                         net (fo=1, routed)           0.433     4.872    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I4_O)        0.215     5.087 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7/O
                         net (fo=1, routed)           0.308     5.395    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.097     5.492 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4/O
                         net (fo=1, routed)           0.862     6.354    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.097     6.451 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3/O
                         net (fo=1, routed)           0.292     6.743    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.097     6.840 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.840    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.157     6.945    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/C
                         clock pessimism              0.348     7.293    
                         clock uncertainty           -0.121     7.172    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.072     7.244    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.214ns (17.344%)  route 5.785ns (82.656%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.984     5.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL_reg[0]_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.097     6.038 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2/O
                         net (fo=2, routed)           0.561     6.599    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I3_O)        0.097     6.696 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]_i_1/O
                         net (fo=1, routed)           0.000     6.696    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)        0.032     7.119    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.509ns (21.136%)  route 5.630ns (78.864%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 6.938 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.735     5.820    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X28Y88         LUT4 (Prop_lut4_I1_O)        0.229     6.049 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6/O
                         net (fo=1, routed)           0.635     6.684    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.097     6.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_1/O
                         net (fo=1, routed)           0.000     6.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF61_out
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.150     6.938    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/C
                         clock pessimism              0.367     7.305    
                         clock uncertainty           -0.121     7.184    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.032     7.216    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.117ns (16.686%)  route 5.577ns (83.314%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 6.939 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.714     5.670    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.097     5.767 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.623     6.391    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.151     6.939    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/C
                         clock pessimism              0.348     7.287    
                         clock uncertainty           -0.121     7.166    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.314     6.852    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.441%)  route 0.113ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.594    -0.570    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y77          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.113    -0.316    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.864    -0.809    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.121    -0.436    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.373    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.937%)  route 0.134ns (39.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.308    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.121    -0.452    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.316    sigma/udm/udm_controller/in45[14]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/udm_controller/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/udm_controller/RD_DATA_reg[14]
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.121    -0.461    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121    -0.340    sigma/udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.992%)  route 0.140ns (43.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.597    -0.567    sigma/udm/uart_rx/clk_out1
    SLICE_X5Y82          FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.140    -0.286    sigma/udm/uart_rx/rx_data[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  sigma/udm/uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/udm/udm_controller/D[0]
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.867    -0.806    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.121    -0.431    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120    -0.311    sigma/udm/udm_controller/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/Q
                         net (fo=5, routed)           0.118    -0.343    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[22]
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.052    -0.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.327%)  route 0.122ns (42.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.566    -0.598    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/Q
                         net (fo=5, routed)           0.122    -0.312    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[29]
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.121    -0.443    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.059    -0.384    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.114    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.121    -0.464    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091    -0.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.501%)  route 0.116ns (38.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/Q
                         net (fo=3, routed)           0.116    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[16]
    SLICE_X33Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.121    -0.468    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.091    -0.377    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.910%)  route 0.094ns (31.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/Q
                         net (fo=2, routed)           0.094    -0.350    sigma/sigma_tile/riscv/divisor_q_reg[61][49]
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  sigma/sigma_tile/riscv/divisor_q[48]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[17]
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.121    -0.474    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.091    -0.383    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/Q
                         net (fo=5, routed)           0.119    -0.320    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[20]
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.121    -0.468    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.070    -0.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.509ns (20.893%)  route 5.713ns (79.107%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.925 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.726     6.767    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.097     6.864 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.864    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.136     6.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.287     7.212    
                         clock uncertainty           -0.121     7.091    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)        0.069     7.160    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.833ns (39.402%)  route 4.357ns (60.598%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.684     4.896    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I4_O)        0.097     4.993 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3/O
                         net (fo=1, routed)           0.294     5.287    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_3_n_0
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.097     5.384 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2/O
                         net (fo=2, routed)           0.691     6.076    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][14]_i_2_n_0
    SLICE_X28Y97         LUT4 (Prop_lut4_I1_O)        0.105     6.181 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.450     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X29Y97         LUT5 (Prop_lut5_I1_O)        0.239     6.869 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.869    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.121     7.168    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.030     7.198    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 2.841ns (39.817%)  route 4.294ns (60.183%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.941 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.296    -0.321    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.525 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[0]
                         net (fo=14, routed)          1.074     2.599    sigma/sigma_tile/riscv/dat0_o[4]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.113     2.712 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2/O
                         net (fo=6, routed)           0.700     3.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.239     3.651 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16/O
                         net (fo=1, routed)           0.464     4.115    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_16_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I2_O)        0.097     4.212 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12/O
                         net (fo=19, routed)          0.453     4.666    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_12_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.097     4.763 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3/O
                         net (fo=1, routed)           0.485     5.248    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_3_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I0_O)        0.097     5.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2/O
                         net (fo=2, routed)           0.617     5.961    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][19]_i_2_n_0
    SLICE_X28Y98         LUT4 (Prop_lut4_I1_O)        0.105     6.066 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2/O
                         net (fo=1, routed)           0.501     6.568    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_2_n_0
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.247     6.815 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]_i_1/O
                         net (fo=1, routed)           0.000     6.815    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][19]
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.153     6.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]/C
                         clock pessimism              0.348     7.289    
                         clock uncertainty           -0.121     7.168    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.030     7.198    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][19]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.509ns (21.194%)  route 5.611ns (78.806%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.366     3.813    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.097     3.910 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7/O
                         net (fo=1, routed)           0.527     4.436    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_7_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.533 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5/O
                         net (fo=1, routed)           0.197     4.731    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_5_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.097     4.828 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3/O
                         net (fo=1, routed)           0.000     4.828    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][22]_i_3_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.163     4.991 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2/O
                         net (fo=3, routed)           0.389     5.379    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][22]_i_2_n_0
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.229     5.608 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2/O
                         net (fo=4, routed)           1.056     6.664    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][22]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.761 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]_i_1/O
                         net (fo=1, routed)           0.000     6.761    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][22]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.151    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][22]
  -------------------------------------------------------------------
                         required time                          7.151    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.509ns (21.296%)  route 5.577ns (78.704%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.726     5.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.229     6.040 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2/O
                         net (fo=4, routed)           0.590     6.630    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][23]_i_2_n_0
    SLICE_X28Y101        LUT3 (Prop_lut3_I0_O)        0.097     6.727 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]_i_1/O
                         net (fo=1, routed)           0.000     6.727    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][23]
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032     7.119    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.531ns (35.388%)  route 4.621ns (64.612%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[3]
                         net (fo=3, routed)           0.674     2.178    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X11Y102        LUT4 (Prop_lut4_I1_O)        0.097     2.275 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9/O
                         net (fo=244, routed)         0.911     3.186    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_9_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.283 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=1, routed)           0.480     3.763    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I4_O)        0.097     3.860 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=2, routed)           0.438     4.298    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.097     4.395 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=4, routed)           0.435     4.830    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I1_O)        0.097     4.927 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         0.960     5.887    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.097     5.984 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2/O
                         net (fo=2, routed)           0.723     6.707    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_2_n_0
    SLICE_X28Y102        LUT3 (Prop_lut3_I2_O)        0.103     6.810 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]_i_1/O
                         net (fo=1, routed)           0.000     6.810    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][29]
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]/C
                         clock pessimism              0.346     7.266    
                         clock uncertainty           -0.121     7.145    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.064     7.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][29]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.706ns (37.773%)  route 4.458ns (62.227%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.945 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=5, routed)           0.952     2.474    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y92         LUT4 (Prop_lut4_I1_O)        0.097     2.571 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8/O
                         net (fo=233, routed)         1.611     4.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][31]_i_8_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.097     4.279 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15/O
                         net (fo=1, routed)           0.000     4.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_15_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.160     4.439 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11/O
                         net (fo=1, routed)           0.433     4.872    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]_i_11_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I4_O)        0.215     5.087 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7/O
                         net (fo=1, routed)           0.308     5.395    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_7_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.097     5.492 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4/O
                         net (fo=1, routed)           0.862     6.354    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.097     6.451 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3/O
                         net (fo=1, routed)           0.292     6.743    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_3_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.097     6.840 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.840    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][12]
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.157     6.945    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]/C
                         clock pessimism              0.348     7.293    
                         clock uncertainty           -0.121     7.172    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.072     7.244    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][12]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.214ns (17.344%)  route 5.785ns (82.656%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 6.921 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.984     5.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL_reg[0]_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.097     6.038 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2/O
                         net (fo=2, routed)           0.561     6.599    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][7]_i_2_n_0
    SLICE_X29Y100        LUT6 (Prop_lut6_I3_O)        0.097     6.696 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]_i_1/O
                         net (fo=1, routed)           0.000     6.696    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][7]
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.132     6.921    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]/C
                         clock pessimism              0.287     7.208    
                         clock uncertainty           -0.121     7.087    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)        0.032     7.119    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][7]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.509ns (21.136%)  route 5.630ns (78.864%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 6.938 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.259    -0.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.341    -0.017 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=22, routed)          0.562     0.544    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.097     0.641 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4/O
                         net (fo=122, routed)         1.161     1.802    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][8]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I0_O)        0.097     1.899 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24/O
                         net (fo=3, routed)           0.745     2.644    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][31]_i_24_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097     2.741 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20/O
                         net (fo=4, routed)           0.609     3.350    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][16]_i_20_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.097     3.447 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25/O
                         net (fo=2, routed)           0.482     3.929    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_25_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.097     4.026 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18/O
                         net (fo=1, routed)           0.302     4.328    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_18_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.425 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7/O
                         net (fo=1, routed)           0.401     4.825    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_7_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.097     4.922 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3/O
                         net (fo=1, routed)           0.000     4.922    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_result][23]_i_3_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_I0_O)      0.163     5.085 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2/O
                         net (fo=3, routed)           0.735     5.820    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][23]_i_2_n_0
    SLICE_X28Y88         LUT4 (Prop_lut4_I1_O)        0.229     6.049 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6/O
                         net (fo=1, routed)           0.635     6.684    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_6_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.097     6.781 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][alu_ZF][0]_i_1/O
                         net (fo=1, routed)           0.000     6.781    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF61_out
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.150     6.938    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y88         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]/C
                         clock pessimism              0.367     7.305    
                         clock uncertainty           -0.121     7.184    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.032     7.216    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_ZF][0]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 sigma/udm/udm_controller/bus_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.117ns (16.686%)  route 5.577ns (83.314%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 6.939 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.313    -0.303    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y84          FDRE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.341     0.038 f  sigma/udm/udm_controller/bus_req_o_reg/Q
                         net (fo=9, routed)           0.903     0.941    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.097     1.038 r  sigma/udm/udm_controller/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.654     1.692    sigma/sigma_tile/riscv/irq_en_bo_reg[15]_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.097     1.789 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=63, routed)          0.562     2.351    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_reg_0
    SLICE_X8Y102         LUT5 (Prop_lut5_I0_O)        0.097     2.448 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2/O
                         net (fo=5, routed)           0.296     2.744    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][data_req_done][0]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     2.841 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=5, routed)           0.467     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY[0]_i_2_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     3.404 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4/O
                         net (fo=79, routed)          0.745     4.149    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_4_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.097     4.246 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3/O
                         net (fo=51, routed)          0.613     4.859    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.097     4.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=106, routed)         0.714     5.670    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.097     5.767 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.623     6.391    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        1.151     6.939    sigma/sigma_tile/riscv/clk_out1
    SLICE_X36Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]/C
                         clock pessimism              0.348     7.287    
                         clock uncertainty           -0.121     7.166    
    SLICE_X36Y95         FDRE (Setup_fdre_C_R)       -0.314     6.852    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][22]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.441%)  route 0.113ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.594    -0.570    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y77          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.113    -0.316    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.864    -0.809    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y77          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.121    -0.436    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.373    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.937%)  route 0.134ns (39.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[8]/Q
                         net (fo=3, routed)           0.134    -0.308    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[8]
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.263 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.121    -0.452    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/RD_DATA_reg_reg[22]/Q
                         net (fo=1, routed)           0.138    -0.316    sigma/udm/udm_controller/in45[14]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/udm_controller/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/udm_controller/RD_DATA_reg[14]
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.121    -0.461    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121    -0.340    sigma/udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.992%)  route 0.140ns (43.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.597    -0.567    sigma/udm/uart_rx/clk_out1
    SLICE_X5Y82          FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.140    -0.286    sigma/udm/uart_rx/rx_data[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  sigma/udm/uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    sigma/udm/udm_controller/D[0]
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.867    -0.806    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y83          FDRE                                         r  sigma/udm/udm_controller/r_data_reg[0]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.121    -0.431    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120    -0.311    sigma/udm/udm_controller/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[22]/Q
                         net (fo=5, routed)           0.118    -0.343    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[22]
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.052    -0.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.327%)  route 0.122ns (42.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.566    -0.598    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[29]/Q
                         net (fo=5, routed)           0.122    -0.312    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[29]
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.121    -0.443    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.059    -0.384    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.114    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y83         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.121    -0.464    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091    -0.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.501%)  route 0.116ns (38.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[16]/Q
                         net (fo=3, routed)           0.116    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[16]
    SLICE_X33Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[16]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X33Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.121    -0.468    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.091    -0.377    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.910%)  route 0.094ns (31.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[49]/Q
                         net (fo=2, routed)           0.094    -0.350    sigma/sigma_tile/riscv/divisor_q_reg[61][49]
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  sigma/sigma_tile/riscv/divisor_q[48]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[17]
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                         clock pessimism              0.255    -0.595    
                         clock uncertainty            0.121    -0.474    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.091    -0.383    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.562    -0.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[20]/Q
                         net (fo=5, routed)           0.119    -0.320    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[20]
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2696, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X35Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.121    -0.468    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.070    -0.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.079    





