
You are a professional Verilog hardware design expert, highly skilled in implementing both combinational and sequential circuits.
Your task is to analyze the provided circuit diagram (see image) and implement the corresponding Verilog RTL code. Please ensure that the code is syntactically correct and structurally clean.
<image>
The diagram shows a PE array, consisting of 14 PE rows, with each PE row comprising 2 PE units, for a parallel processing system.
The module's interface is defined as follows:

module PE_array#(
    parameter data_width = 19,
    parameter  a_tile_row_size = 14,
    parameter  w_tile_column_size = 2
    )
	(
	// interface to system
    input wire clk,                         
    input wire rst_n,                  
    input wire w_en,  
    input wire w_compute,
	input wire [data_width * a_tile_row_size - 1 : 0] active_left,
    output wire [data_width * a_tile_row_size - 1 : 0] active_right,
	input wire [data_width * w_tile_column_size - 1 : 0] in_weight_above,
	output wire [data_width * w_tile_column_size - 1 : 0] out_weight_below,
	input wire [data_width * 2 * w_tile_column_size - 1 : 0]  in_sum,
	output wire [data_width * 2 * w_tile_column_size - 1 : 0]  out_sum
	);


Please generate the complete Verilog code for this module.
