--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_21A.twx cnc2_21A.ncd -o cnc2_21A.twr cnc2_21A.pcf -ucf cnc2_21A.ucf

Design file:              cnc2_21A.ncd
Physical constraint file: cnc2_21A.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431744352 paths analyzed, 13719 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.698ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81 (SLICE_X14Y4.A4), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.610ns (Levels of Logic = 12)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y4.B1        net (fanout=179)      5.147   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y4.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<33>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X14Y4.A4       net (fanout=11)       0.860   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<83>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT241
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81
    -------------------------------------------------  ---------------------------
    Total                                     14.610ns (3.363ns logic, 11.247ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.606ns (Levels of Logic = 12)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y4.B1        net (fanout=179)      5.147   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y4.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<33>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X14Y4.A4       net (fanout=11)       0.860   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<83>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT241
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81
    -------------------------------------------------  ---------------------------
    Total                                     14.606ns (3.359ns logic, 11.247ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.592ns (Levels of Logic = 12)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.431   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y4.B1        net (fanout=179)      5.147   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y4.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<33>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X14Y4.A4       net (fanout=11)       0.860   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<83>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT241
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_81
    -------------------------------------------------  ---------------------------
    Total                                     14.592ns (3.345ns logic, 11.247ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127 (SLICE_X9Y9.D3), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.550ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X8Y2.A2        net (fanout=179)      5.073   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X8Y2.A         Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<130>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_10
    SLICE_X9Y9.D3        net (fanout=9)        0.949   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_1
    SLICE_X9Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<127>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127
    -------------------------------------------------  ---------------------------
    Total                                     14.550ns (3.288ns logic, 11.262ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.546ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X8Y2.A2        net (fanout=179)      5.073   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X8Y2.A         Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<130>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_10
    SLICE_X9Y9.D3        net (fanout=9)        0.949   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_1
    SLICE_X9Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<127>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127
    -------------------------------------------------  ---------------------------
    Total                                     14.546ns (3.284ns logic, 11.262ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.532ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.431   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X8Y2.A2        net (fanout=179)      5.073   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X8Y2.A         Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<130>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_10
    SLICE_X9Y9.D3        net (fanout=9)        0.949   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_1
    SLICE_X9Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<127>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_127
    -------------------------------------------------  ---------------------------
    Total                                     14.532ns (3.270ns logic, 11.262ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7 (SLICE_X11Y6.D3), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.530ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.686 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y4.B1        net (fanout=179)      5.147   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y4.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<33>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X11Y6.D3       net (fanout=11)       0.799   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<7>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7
    -------------------------------------------------  ---------------------------
    Total                                     14.530ns (3.344ns logic, 11.186ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.526ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.686 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.449   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y4.B1        net (fanout=179)      5.147   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y4.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<33>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X11Y6.D3       net (fanout=11)       0.799   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<7>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7
    -------------------------------------------------  ---------------------------
    Total                                     14.526ns (3.340ns logic, 11.186ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.512ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.686 - 0.716)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X12Y57.D3      net (fanout=11)       0.972   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X12Y57.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X12Y58.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X12Y59.CMUX    Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X14Y61.C2      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_DDACountChkValue<14>
    SLICE_X14Y61.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X14Y62.AMUX    Tcina                 0.194   DDA_Partition_1/G1.Channel[0].Distributor/m_2CCW
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.A3      net (fanout=45)       2.147   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y54.CMUX    Tcinc                 0.272   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X12Y53.B2      net (fanout=1)        0.925   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X12Y53.BMUX    Topbb                 0.431   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y4.B1        net (fanout=179)      5.147   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y4.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<33>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1
    SLICE_X11Y6.D3       net (fanout=11)       0.799   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<7>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_7
    -------------------------------------------------  ---------------------------
    Total                                     14.512ns (3.326ns logic, 11.186ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP (SLICE_X8Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X8Y46.D1       net (fanout=50)       0.395   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X8Y46.CLK      Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.059ns logic, 0.395ns route)
                                                       (-17.6% logic, 117.6% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (SLICE_X8Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X8Y46.D1       net (fanout=50)       0.395   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X8Y46.CLK      Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.059ns logic, 0.395ns route)
                                                       (-17.6% logic, 117.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_3 (SLICE_X18Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_2 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_2 to Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.CQ      Tcko                  0.200   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_2
    SLICE_X18Y33.DX      net (fanout=3)        0.136   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<2>
    SLICE_X18Y33.CLK     Tckdi       (-Th)    -0.048   Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.248ns logic, 0.136ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.698|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431744352 paths, 0 nets, and 18226 connections

Design statistics:
   Minimum period:  14.698ns{1}   (Maximum frequency:  68.036MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:33:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



