INFO: [VRFC 10-2263] Analyzing Verilog file "E:/w1encode_3/w1encode_3.sim/sim_1/synth/func/xsim/tb_w1encode_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/w1encode_3/w1encode_3.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_w1encode
