Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:20:24 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.706ns  (logic 5.092ns (34.626%)  route 9.614ns (65.374%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=4 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.973 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=233, routed)         1.567    -0.962    mvg/clk_pixel
    SLICE_X14Y10         FDRE                                         r  mvg/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mvg/vcount_out_reg[0]_replica/Q
                         net (fo=48, routed)          0.857     0.414    myWord/letter1/vcount_out[0]_repN_alias
    SLICE_X10Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.964 r  myWord/letter1/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.964    myWord/letter1/p_1_out_inferred__0/i__carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.081 r  myWord/letter1/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.081    myWord/letter1/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.238 f  myWord/letter1/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.891     2.129    mvg/tmds_out[1]_i_19_1[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.332     2.461 r  mvg/tmds_out[1]_i_46_rewire/O
                         net (fo=6, routed)           0.674     3.135    mvg/myWord/blue_out1[4]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  mvg/tmds_out[1]_i_19_rewire/O
                         net (fo=22, routed)          0.487     3.746    mvg/tmds_out[1]_i_19_n_0
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.124     3.870 r  mvg/tmds_out[7]_i_59/O
                         net (fo=1, routed)           0.000     3.870    mvg/tmds_out[7]_i_59_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.097 r  mvg/tmds_out_reg[7]_i_41/O[1]
                         net (fo=2, routed)           0.519     4.615    mvg/tmds_out_reg[7]_i_41_n_6
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.303     4.918 r  mvg/tmds_out[7]_i_44/O
                         net (fo=1, routed)           0.000     4.918    mvg/tmds_out[7]_i_44_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.498 r  mvg/tmds_out_reg[7]_i_25/O[2]
                         net (fo=2, routed)           0.568     6.066    mvg/tmds_out_reg[7]_i_25_n_5
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.302     6.368 r  mvg/tmds_out[7]_i_15/O
                         net (fo=2, routed)           0.685     7.053    mvg/tmds_out[7]_i_15_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.124     7.177 r  mvg/tmds_out[7]_i_18__1/O
                         net (fo=1, routed)           0.000     7.177    mvg/tmds_out[7]_i_18__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.553 r  mvg/tmds_out_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.553    mvg/tmds_out_reg[7]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.772 r  mvg/tmds_out_reg[7]_i_4/O[0]
                         net (fo=11, routed)          1.077     8.849    mvg/img_red[4]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.295     9.144 r  mvg/tmds_out[7]_i_3/O
                         net (fo=18, routed)          1.054    10.197    mvg/tmds_out[7]_i_3_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  mvg/tally[4]_i_37_replica/O
                         net (fo=2, routed)           0.318    10.640    mvg/tally[4]_i_37_n_0_repN
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  mvg/tally[4]_i_35/O
                         net (fo=2, routed)           0.448    11.212    mvg/tally[4]_i_35_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.124    11.336 r  mvg/tally[4]_i_30_comp/O
                         net (fo=1, routed)           0.607    11.943    tmds_red/tally[4]_i_4
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.124    12.067 r  tmds_red/tally[4]_i_13__0_comp/O
                         net (fo=1, routed)           0.790    12.858    mvg/tally_reg[4]_4
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124    12.982 r  mvg/tally[4]_i_4/O
                         net (fo=1, routed)           0.638    13.620    mvg/tally[4]_i_4_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    13.744 r  mvg/tally[4]_i_2/O
                         net (fo=1, routed)           0.000    13.744    tmds_red/D[3]
    SLICE_X4Y8           FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=233, routed)         1.516    11.973    tmds_red/clk_pixel
    SLICE_X4Y8           FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.562    12.535    
                         clock uncertainty           -0.168    12.367    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)        0.031    12.398    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                 -1.346    




