* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 18 2023 04:48:19

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : A_bigger_c_THRU_CO
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_sp4_h_l_5
T_5_13_sp4_v_t_47
T_5_17_lc_trk_g0_2
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : A_c_0
T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_15_sp4_v_t_45
T_3_11_sp4_v_t_46
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_0/in_1

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_13_sp4_v_t_45
T_0_13_span4_horz_15
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_0/in_0

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_13_sp4_v_t_45
T_3_9_sp4_v_t_45
T_2_11_lc_trk_g2_0
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_15_sp4_v_t_45
T_3_11_sp4_v_t_46
T_0_11_span4_horz_22
T_1_11_lc_trk_g3_3
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_15_sp4_v_t_45
T_3_11_sp4_v_t_46
T_3_7_sp4_v_t_39
T_2_9_lc_trk_g0_2
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_13_sp4_v_t_45
T_3_9_sp4_v_t_45
T_3_5_sp4_v_t_45
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_0/in_0

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_16_sp4_v_t_40
T_3_12_sp4_v_t_45
T_3_8_sp4_v_t_45
T_0_8_span4_horz_21
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_3/in_3

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_16_sp4_v_t_40
T_3_12_sp4_v_t_45
T_3_8_sp4_v_t_46
T_0_8_span4_horz_22
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_2/in_1

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_16_sp4_v_t_40
T_3_12_sp4_v_t_45
T_3_8_sp4_v_t_46
T_0_8_span4_horz_22
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_2/in_3

T_3_17_wire_io_cluster/io_0/D_IN_0
T_3_16_sp4_v_t_40
T_3_12_sp4_v_t_45
T_3_8_sp4_v_t_46
T_0_8_span4_horz_22
T_1_8_lc_trk_g2_3
T_1_8_input_2_5
T_1_8_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_1
T_3_17_wire_io_cluster/io_1/D_IN_0
T_3_15_sp4_v_t_41
T_3_11_sp4_v_t_42
T_2_12_lc_trk_g3_2
T_2_12_input_2_1
T_2_12_wire_logic_cluster/lc_1/in_2

T_3_17_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_vert_t_14
T_0_13_span4_horz_13
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_1/in_3

T_3_17_wire_io_cluster/io_1/D_IN_0
T_3_14_sp4_v_t_36
T_3_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

T_3_17_wire_io_cluster/io_1/D_IN_0
T_3_15_sp4_v_t_41
T_3_11_sp4_v_t_42
T_0_11_span4_horz_18
T_1_11_lc_trk_g2_7
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

T_3_17_wire_io_cluster/io_1/D_IN_0
T_3_15_sp4_v_t_41
T_3_11_sp4_v_t_42
T_3_7_sp4_v_t_47
T_2_9_lc_trk_g0_1
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

T_3_17_wire_io_cluster/io_1/D_IN_0
T_3_15_sp4_v_t_41
T_3_11_sp4_v_t_42
T_3_7_sp4_v_t_47
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_1/in_1

T_3_17_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_vert_t_14
T_0_13_span4_horz_37
T_1_9_sp4_v_t_43
T_1_5_sp4_v_t_39
T_1_8_lc_trk_g1_7
T_1_8_wire_logic_cluster/lc_3/in_1

T_3_17_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_vert_t_14
T_0_13_span4_horz_37
T_1_9_sp4_v_t_43
T_1_5_sp4_v_t_39
T_1_8_lc_trk_g1_7
T_1_8_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_2
T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_15_sp4_v_t_41
T_2_11_sp4_v_t_41
T_2_12_lc_trk_g3_1
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_15_sp4_v_t_41
T_2_11_sp4_v_t_41
T_1_13_lc_trk_g0_4
T_1_13_wire_logic_cluster/lc_2/in_0

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_15_sp4_v_t_41
T_2_11_sp4_v_t_41
T_2_7_sp4_v_t_37
T_2_11_lc_trk_g0_0
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_15_sp4_v_t_41
T_2_11_sp4_v_t_41
T_0_11_span4_horz_28
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_2/in_1

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_7_sp12_v_t_23
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_3

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_7_sp12_v_t_23
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_2/in_3

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_7_sp12_v_t_23
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_0/in_3

T_2_17_wire_io_cluster/io_1/D_IN_0
T_2_7_sp12_v_t_23
T_2_5_sp4_v_t_47
T_2_8_lc_trk_g1_7
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_3
T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_16_sp4_v_t_40
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_2_12_lc_trk_g2_7
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_13_sp4_v_t_37
T_0_13_span4_horz_0
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_3/in_0

T_4_17_wire_io_cluster/io_0/D_IN_0
T_3_17_span4_horz_r_0
T_3_13_sp4_v_t_36
T_3_9_sp4_v_t_36
T_2_11_lc_trk_g0_1
T_2_11_input_2_3
T_2_11_wire_logic_cluster/lc_3/in_2

T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_16_sp4_v_t_40
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_0_12_span4_horz_31
T_2_8_sp4_v_t_42
T_1_11_lc_trk_g3_2
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_16_sp4_v_t_40
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_0_12_span4_horz_31
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_4/in_0

T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_16_sp4_v_t_40
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_0_12_span4_horz_31
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_3/in_3

T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_16_sp4_v_t_40
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_0_12_span4_horz_31
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_5/in_1

T_4_17_wire_io_cluster/io_0/D_IN_0
T_3_17_span4_horz_r_0
T_3_13_sp4_v_t_36
T_3_9_sp4_v_t_36
T_0_9_span4_horz_18
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_3/in_3

T_4_17_wire_io_cluster/io_0/D_IN_0
T_4_16_sp4_v_t_40
T_4_12_sp4_v_t_36
T_4_8_sp4_v_t_36
T_0_8_span4_horz_7
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_4
T_0_13_wire_io_cluster/io_1/D_IN_0
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_4/in_3

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_20
T_3_9_sp4_v_t_38
T_2_12_lc_trk_g2_6
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_47
T_1_11_lc_trk_g2_2
T_1_11_input_2_4
T_1_11_wire_logic_cluster/lc_4/in_2

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_47
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_4/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_47
T_0_9_span4_horz_28
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_0/in_3

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_47
T_0_9_span4_horz_28
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_2/in_3

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_28
T_2_9_sp4_v_t_47
T_0_9_span4_horz_28
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_5
T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_16_sp4_v_t_36
T_4_12_sp4_v_t_44
T_0_12_span4_horz_9
T_2_12_lc_trk_g2_1
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_13_sp4_v_t_41
T_0_13_span4_horz_4
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_5/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_0_11_span12_horz_16
T_2_11_lc_trk_g1_4
T_2_11_input_2_5
T_2_11_wire_logic_cluster/lc_5/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_0_11_span12_horz_16
T_1_11_lc_trk_g0_3
T_1_11_input_2_5
T_1_11_wire_logic_cluster/lc_5/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_44
T_0_10_span4_horz_9
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_7/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_13_sp4_v_t_41
T_4_9_sp4_v_t_37
T_0_9_span4_horz_6
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_13_sp4_v_t_41
T_4_9_sp4_v_t_37
T_0_9_span4_horz_6
T_1_9_lc_trk_g0_3
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_6
T_0_14_wire_io_cluster/io_0/D_IN_0
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_6/in_0

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_24
T_2_10_sp4_v_t_37
T_2_12_lc_trk_g2_0
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_32
T_2_10_sp4_v_t_45
T_1_11_lc_trk_g3_5
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_32
T_2_10_sp4_v_t_45
T_2_11_lc_trk_g3_5
T_2_11_input_2_6
T_2_11_wire_logic_cluster/lc_6/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_32
T_2_10_sp4_v_t_45
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_32
T_2_10_sp4_v_t_45
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_6/in_0

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_14_span4_horz_32
T_2_10_sp4_v_t_45
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_7
T_0_14_wire_io_cluster/io_1/D_IN_0
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_7/in_3

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_12
T_3_10_sp4_v_t_42
T_2_12_lc_trk_g0_7
T_2_12_input_2_7
T_2_12_wire_logic_cluster/lc_7/in_2

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_44
T_1_10_sp4_v_t_38
T_1_11_lc_trk_g3_6
T_1_11_input_2_7
T_1_11_wire_logic_cluster/lc_7/in_2

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_12
T_3_10_sp4_v_t_36
T_2_11_lc_trk_g2_4
T_2_11_wire_logic_cluster/lc_7/in_1

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_44
T_1_10_sp4_v_t_38
T_2_10_sp4_h_l_8
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_0/in_3

T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_14_span4_horz_44
T_1_10_sp4_v_t_38
T_2_10_sp4_h_l_8
T_2_10_lc_trk_g0_5
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : A_equal_B_c
T_1_9_wire_logic_cluster/lc_1/out
T_0_9_span4_horz_7
T_0_5_span4_vert_t_13
T_0_1_span4_vert_t_13
T_0_4_lc_trk_g1_5
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : B_bigger_c_THRU_CO
T_1_14_wire_logic_cluster/lc_0/out
T_1_11_sp4_v_t_40
T_1_12_lc_trk_g2_0
T_1_12_input_2_0
T_1_12_wire_logic_cluster/lc_0/in_2

T_1_14_wire_logic_cluster/lc_0/out
T_2_14_sp4_h_l_0
T_5_14_sp4_v_t_40
T_5_17_lc_trk_g1_0
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : B_c_0
T_0_11_wire_io_cluster/io_0/D_IN_0
T_1_11_lc_trk_g1_0
T_1_11_wire_logic_cluster/lc_0/in_1

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_32
T_2_11_sp4_v_t_36
T_2_12_lc_trk_g2_4
T_2_12_wire_logic_cluster/lc_0/in_0

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_32
T_2_11_sp4_v_t_36
T_1_13_lc_trk_g1_1
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_32
T_2_7_sp4_v_t_39
T_1_8_lc_trk_g2_7
T_1_8_input_2_3
T_1_8_wire_logic_cluster/lc_3/in_2

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_32
T_2_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span4_horz_32
T_2_7_sp4_v_t_39
T_1_8_lc_trk_g2_7
T_1_8_wire_logic_cluster/lc_5/in_0

End 

Net : B_c_1
T_0_11_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/in_1

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_12
T_3_11_sp4_v_t_43
T_2_12_lc_trk_g3_3
T_2_12_wire_logic_cluster/lc_1/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_36
T_1_11_sp4_v_t_36
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_1/in_1

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_36
T_1_7_sp4_v_t_36
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_3/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_12
T_3_7_sp4_v_t_36
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_1/in_3

End 

Net : B_c_2
T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_11_sp12_v_t_23
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_2/in_1

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_7_sp12_v_t_23
T_1_11_lc_trk_g2_0
T_1_11_input_2_2
T_1_11_wire_logic_cluster/lc_2/in_2

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_16_sp4_v_t_44
T_1_12_sp4_v_t_37
T_2_12_sp4_h_l_0
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_2/in_3

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_11_sp12_v_t_23
T_1_9_sp4_v_t_47
T_2_9_sp4_h_l_10
T_2_9_lc_trk_g1_7
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

T_1_17_wire_io_cluster/io_1/D_IN_0
T_1_11_sp12_v_t_23
T_1_9_sp4_v_t_47
T_2_9_sp4_h_l_10
T_2_9_lc_trk_g1_7
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : B_c_3
T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_9_sp12_v_t_23
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_3/in_0

T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_15_sp4_v_t_45
T_2_11_sp4_v_t_46
T_1_13_lc_trk_g2_3
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_15_sp4_v_t_45
T_2_11_sp4_v_t_46
T_2_7_sp4_v_t_42
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_3/in_1

T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_5_sp12_v_t_23
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_4/in_1

T_2_17_wire_io_cluster/io_0/D_IN_0
T_2_5_sp12_v_t_23
T_2_9_lc_trk_g3_0
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

End 

Net : B_c_4
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_16
T_2_12_lc_trk_g3_0
T_2_12_wire_logic_cluster/lc_4/in_3

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_32
T_2_12_sp4_v_t_45
T_1_13_lc_trk_g3_5
T_1_13_input_2_4
T_1_13_wire_logic_cluster/lc_4/in_2

T_0_12_wire_io_cluster/io_0/D_IN_0
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_4/in_1

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_32
T_2_8_sp4_v_t_45
T_1_9_lc_trk_g3_5
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_32
T_2_8_sp4_v_t_45
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_2/in_0

End 

Net : B_c_5
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_5/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_1_13_lc_trk_g3_2
T_1_13_input_2_5
T_1_13_wire_logic_cluster/lc_5/in_2

T_0_12_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_5/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span4_horz_28
T_2_8_sp4_v_t_41
T_1_9_lc_trk_g3_1
T_1_9_wire_logic_cluster/lc_0/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span4_horz_28
T_2_8_sp4_v_t_41
T_1_9_lc_trk_g3_1
T_1_9_wire_logic_cluster/lc_5/in_3

End 

Net : B_c_6
T_0_13_wire_io_cluster/io_0/D_IN_0
T_1_13_lc_trk_g0_0
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_6/in_0

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_6/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_0/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : B_c_7
T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_9_sp12_v_t_23
T_1_13_lc_trk_g3_0
T_1_13_input_2_7
T_1_13_wire_logic_cluster/lc_7/in_2

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_9_sp12_v_t_23
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_7/in_1

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_45
T_2_12_sp4_h_l_1
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_7/in_0

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_9_sp12_v_t_23
T_1_11_sp4_v_t_43
T_2_11_sp4_h_l_6
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_7/in_0

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_14_sp4_v_t_40
T_1_10_sp4_v_t_40
T_2_10_sp4_h_l_10
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_0/in_0

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_14_sp4_v_t_40
T_1_10_sp4_v_t_40
T_2_10_sp4_h_l_10
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_3/in_3

End 

Net : CLK_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_9_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_10_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_10_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_6_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_6_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_5_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_5_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_4_wire_io_cluster/io_0/outclk

End 

Net : CONSTANT_ONE_NET
T_1_3_wire_logic_cluster/lc_7/out
T_0_3_lc_trk_g0_7
T_0_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_21
T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_7/in_3

End 

Net : N_22
T_1_10_wire_logic_cluster/lc_0/out
T_1_6_sp12_v_t_23
T_1_8_lc_trk_g2_4
T_1_8_input_2_4
T_1_8_wire_logic_cluster/lc_4/in_2

End 

Net : N_23
T_2_10_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_7/in_1

End 

Net : N_24_cascade_
T_1_10_wire_logic_cluster/lc_1/ltout
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : S1_c
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_40
T_1_6_sp4_v_t_36
T_1_8_lc_trk_g2_1
T_1_8_wire_logic_cluster/lc_6/in_3

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_36
T_2_6_sp4_v_t_36
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_2/in_0

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_40
T_1_6_sp4_v_t_36
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_3/in_1

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_40
T_1_6_sp4_v_t_36
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_6/in_0

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_36
T_2_6_sp4_v_t_36
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_6/in_0

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_36
T_2_6_sp4_v_t_36
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_1/in_3

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_36
T_2_6_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_7/in_3

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_32
T_2_2_sp4_v_t_36
T_2_6_sp4_v_t_41
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_4/in_3

End 

Net : S2_S3_c_0
T_0_8_wire_io_cluster/io_0/D_IN_0
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_2/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_5/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_1_8_lc_trk_g1_4
T_1_8_input_2_1
T_1_8_wire_logic_cluster/lc_1/in_2

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_0
T_2_8_lc_trk_g3_0
T_2_8_input_2_1
T_2_8_wire_logic_cluster/lc_1/in_2

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_0
T_2_8_lc_trk_g3_0
T_2_8_wire_logic_cluster/lc_0/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_1_9_lc_trk_g2_4
T_1_9_input_2_2
T_1_9_wire_logic_cluster/lc_2/in_2

T_0_8_wire_io_cluster/io_0/D_IN_0
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_5/in_1

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_8_sp4_v_t_40
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_0/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_8_sp4_v_t_40
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_1/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_2/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_3/in_1

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_5/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_0/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_8_sp4_v_t_40
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_4/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_8_sp4_v_t_40
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_5/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_8_sp4_v_t_40
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_6/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_1/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_10_lc_trk_g3_5
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_3/in_1

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_24
T_2_8_sp4_v_t_40
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_5/in_0

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_8_sp4_v_t_40
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_0/in_0

End 

Net : S2_S3_c_1
T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_5/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_1/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_7/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_4/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_1/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_0/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_2/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_5/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_3/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_6/in_3

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_2/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_3/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_5/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_0/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_7/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_8_sp4_v_t_43
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_2/in_3

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_8_sp4_v_t_43
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_4/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_8_sp4_v_t_43
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_5/in_3

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_8_sp4_v_t_43
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_6/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_6/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_3/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_10_lc_trk_g1_2
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_7/in_0

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_20
T_3_8_sp4_v_t_39
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_4/in_1

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_8_sp4_v_t_43
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_0/in_1

End 

Net : SYNTHESIZED_WIRE_0_4_cascade_
T_1_9_wire_logic_cluster/lc_2/ltout
T_1_9_wire_logic_cluster/lc_3/in_2

End 

Net : SYNTHESIZED_WIRE_0_5_cascade_
T_1_9_wire_logic_cluster/lc_5/ltout
T_1_9_wire_logic_cluster/lc_6/in_2

End 

Net : SYNTHESIZED_WIRE_0_6_cascade_
T_2_10_wire_logic_cluster/lc_6/ltout
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_0_7_cascade_
T_2_10_wire_logic_cluster/lc_3/ltout
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : SYNTHESIZED_WIRE_3_0_cascade_
T_1_8_wire_logic_cluster/lc_6/ltout
T_1_8_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_3_1
T_2_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_4/in_3

End 

Net : SYNTHESIZED_WIRE_3_2_cascade_
T_2_9_wire_logic_cluster/lc_6/ltout
T_2_9_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_3_3
T_2_9_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g0_1
T_1_10_wire_logic_cluster/lc_2/in_1

End 

Net : SYNTHESIZED_WIRE_4_0
T_1_8_wire_logic_cluster/lc_7/out
T_0_8_span4_horz_19
T_0_4_span4_vert_t_15
T_0_6_lc_trk_g0_3
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_1
T_1_8_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_45
T_0_4_span4_horz_39
T_0_4_lc_trk_g0_7
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_2
T_2_9_wire_logic_cluster/lc_7/out
T_2_9_sp4_h_l_3
T_1_5_sp4_v_t_45
T_0_5_span4_horz_39
T_0_5_lc_trk_g1_7
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_3
T_1_10_wire_logic_cluster/lc_2/out
T_1_9_sp4_v_t_36
T_1_5_sp4_v_t_36
T_0_5_span4_horz_36
T_0_5_lc_trk_g1_4
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_4
T_1_9_wire_logic_cluster/lc_4/out
T_0_9_span4_horz_13
T_0_5_span4_vert_t_14
T_0_6_lc_trk_g0_6
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_5
T_1_9_wire_logic_cluster/lc_7/out
T_0_9_lc_trk_g0_7
T_0_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_6
T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_0_10_lc_trk_g0_0
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_4_7
T_1_10_wire_logic_cluster/lc_7/out
T_0_10_lc_trk_g0_7
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : b2v_inst.A_c_i_0
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.A_c_i_1
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.A_c_i_2
T_1_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g0_2
T_1_13_input_2_2
T_1_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.A_c_i_3
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.A_c_i_4
T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g1_4
T_1_13_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.A_c_i_5
T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.A_c_i_6
T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.A_c_i_7
T_1_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.A_equal_B_NEZ0Z_0
T_1_8_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g1_3
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.A_equal_B_NEZ0Z_1
T_2_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.A_equal_B_NEZ0Z_2_cascade_
T_1_9_wire_logic_cluster/lc_0/ltout
T_1_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.A_equal_B_NEZ0Z_3
T_2_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g2_0
T_1_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.B_c_i_0
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g0_0
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.B_c_i_1
T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g1_1
T_2_11_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.B_c_i_2
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_2/in_1

T_2_12_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.B_c_i_3
T_2_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.B_c_i_4
T_2_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g3_4
T_2_12_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g0_4
T_2_11_input_2_4
T_2_11_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.B_c_i_5
T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.B_c_i_6
T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_6/in_1

T_2_12_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.B_c_i_7
T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.result_arith_1_1
T_1_11_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g1_1
T_1_10_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.result_arith_1_2
T_1_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.result_arith_1_3
T_1_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.result_arith_1_cry_0
Net : b2v_inst.result_arith_1_cry_1
Net : b2v_inst.result_arith_1_cry_2
Net : b2v_inst.result_arith_1_cry_3
Net : b2v_inst.result_arith_1_cry_4
Net : b2v_inst.result_arith_1_cry_5
Net : b2v_inst.result_arith_1_cry_6
Net : b2v_inst.un8_result_arith_cry_0
Net : b2v_inst.un8_result_arith_cry_0_c_RNIITNZ0Z4
T_2_11_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un8_result_arith_cry_1
Net : b2v_inst.un8_result_arith_cry_1_c_RNIK0PZ0Z4
T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un8_result_arith_cry_2
Net : b2v_inst.un8_result_arith_cry_2_c_RNIM3QZ0Z4
T_2_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un8_result_arith_cry_3
Net : b2v_inst.un8_result_arith_cry_4
Net : b2v_inst.un8_result_arith_cry_5
Net : b2v_inst.un8_result_arith_cry_6
T_2_11_wire_logic_cluster/lc_6/cout
T_2_11_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst3.result_reg1_amZ0Z_0_cascade_
T_1_8_wire_logic_cluster/lc_5/ltout
T_1_8_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst3.result_reg1_amZ0Z_1_cascade_
T_2_8_wire_logic_cluster/lc_1/ltout
T_2_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst3.result_reg1_amZ0Z_2
T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst3.result_reg1_amZ0Z_3
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst3.result_reg1_bmZ0Z_0
T_1_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst3.result_reg1_bmZ0Z_1
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst3.result_reg1_bmZ0Z_2_cascade_
T_2_9_wire_logic_cluster/lc_5/ltout
T_2_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst3.result_reg1_bmZ0Z_3_cascade_
T_2_9_wire_logic_cluster/lc_0/ltout
T_2_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst4.result_reg2_amZ0Z_4
T_1_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g1_4
T_1_9_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst4.result_reg2_amZ0Z_5
T_1_10_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst4.result_reg2_amZ0Z_6
T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst4.result_reg2_amZ0Z_7_cascade_
T_1_10_wire_logic_cluster/lc_6/ltout
T_1_10_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst4.result_reg2_bmZ0Z_4_cascade_
T_1_9_wire_logic_cluster/lc_3/ltout
T_1_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst4.result_reg2_bmZ0Z_5_cascade_
T_1_9_wire_logic_cluster/lc_6/ltout
T_1_9_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst4.result_reg2_bmZ0Z_6
T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst4.result_reg2_bmZ0Z_7
T_2_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst_result_arith_1_4
T_1_11_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g0_4
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst_result_arith_1_5
T_1_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst_result_arith_1_6
T_1_11_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst_result_arith_1_7
T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g1_7
T_1_10_input_2_6
T_1_10_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_1_12_0_
T_1_12_wire_logic_cluster/carry_in_mux/cout
T_1_12_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_1_14_0_
T_1_14_wire_logic_cluster/carry_in_mux/cout
T_1_14_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_2_13_0_
T_2_13_wire_logic_cluster/carry_in_mux/cout
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : carry_out_c
T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp12_v_t_23
T_1_0_span12_vert_15
T_1_0_span4_vert_19
T_0_1_span4_vert_t_11
T_0_3_lc_trk_g1_7
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : s2_c
T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_4_sp4_v_t_43
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_7/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_4_sp4_v_t_43
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_4/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_8_sp4_v_t_39
T_1_9_lc_trk_g2_7
T_1_9_wire_logic_cluster/lc_4/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_8_sp4_v_t_39
T_1_9_lc_trk_g2_7
T_1_9_wire_logic_cluster/lc_7/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_7/in_3

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_8_sp4_v_t_39
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_2/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_8_sp4_v_t_39
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/in_3

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : un8_result_arith_cry_3_c_RNIO6R4
T_2_11_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_4/in_0

End 

Net : un8_result_arith_cry_4_c_RNIQ9S4
T_2_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_5/in_1

End 

Net : un8_result_arith_cry_5_c_RNISCT4
T_2_11_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : un8_result_arith_cry_6_c_RNIK5GH
T_2_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_6/in_1

End 

