Analysis & Synthesis report for Rhapsody
Wed Nov 21 09:52:41 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 21 09:52:41 2018           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; Rhapsody                                    ;
; Top-level Entity Name       ; Rhapsody                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Rhapsody           ; Rhapsody           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 21 09:52:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rhapsody -c Rhapsody
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file background image/title.v
    Info (12023): Found entity 1: title File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/title.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/right.v
    Info (12023): Found entity 1: right File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/right.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/middle.v
    Info (12023): Found entity 1: middle File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/middle.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/left.v
    Info (12023): Found entity 1: left File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/left.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/background9.v
    Info (12023): Found entity 1: background9 File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background9.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/background.v
    Info (12023): Found entity 1: background File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata11.v
    Info (12023): Found entity 1: waveData11 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData11.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata10.v
    Info (12023): Found entity 1: waveData10 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData10.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata01.v
    Info (12023): Found entity 1: waveData01 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData01.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata00.v
    Info (12023): Found entity 1: waveData00 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData00.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/music.v
    Info (12023): Found entity 1: music File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf_audio.v
    Info (12023): Found entity 1: avconf_audio File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_itu_r_656_decoder.v
    Info (12023): Found entity 1: Altera_UP_ITU_R_656_Decoder File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_ITU_R_656_Decoder.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file camera.v
    Info (12023): Found entity 1: camera File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 36
Warning (12090): Entity "mux" obtained from "Rhapsody.v" instead of from Quartus Prime megafunction library File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 923
Info (12021): Found 5 design units, including 5 entities, in source file rhapsody.v
    Info (12023): Found entity 1: Rhapsody File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 3
    Info (12023): Found entity 2: control File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 370
    Info (12023): Found entity 3: datapath File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 670
    Info (12023): Found entity 4: counter_60 File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 901
    Info (12023): Found entity 5: mux File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 923
Info (12021): Found 1 design units, including 1 entities, in source file check_position.v
    Info (12023): Found entity 1: check_position File: C:/Users/Kath/Desktop/Rhapsody_11.21/check_position.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score.v
    Info (12023): Found entity 1: score File: C:/Users/Kath/Desktop/Rhapsody_11.21/score.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file video_in.v
    Info (12023): Found entity 1: Video_In File: C:/Users/Kath/Desktop/Rhapsody_11.21/Video_In.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file video_in_fifo.v
    Info (12023): Found entity 1: Video_In_FIFO File: C:/Users/Kath/Desktop/Rhapsody_11.21/Video_In_FIFO.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dual_clock_fifo.v
    Info (12023): Found entity 1: Dual_Clock_FIFO File: C:/Users/Kath/Desktop/Rhapsody_11.21/Dual_Clock_FIFO.v Line: 36
Info (15248): File "C:/Users/Kath/Desktop/Rhapsody_11.21/avconf.v" is a duplicate of already analyzed file "C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file avconf.v
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ycrcb_to_rgb_converter.v
    Info (12023): Found entity 1: Altera_UP_YCrCb_to_RGB_Converter File: C:/Users/Kath/Desktop/Rhapsody_11.21/Altera_UP_YCrCb_to_RGB_Converter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ycrcb_422_to_444_converter.v
    Info (12023): Found entity 1: Altera_UP_YCrCb_422_to_444_Converter File: C:/Users/Kath/Desktop/Rhapsody_11.21/Altera_UP_YCrCb_422_to_444_Converter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_video_in_resize.v
    Info (12023): Found entity 1: Altera_UP_Video_In_Resize File: C:/Users/Kath/Desktop/Rhapsody_11.21/Altera_UP_Video_In_Resize.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_video_in_deinterlacer.v
    Info (12023): Found entity 1: Altera_UP_Video_In_Deinterlacer File: C:/Users/Kath/Desktop/Rhapsody_11.21/Altera_UP_Video_In_Deinterlacer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_video_in_buffer.v
    Info (12023): Found entity 1: Altera_UP_Video_In_Buffer File: C:/Users/Kath/Desktop/Rhapsody_11.21/Altera_UP_Video_In_Buffer.v Line: 9
Info (15248): File "C:/Users/Kath/Desktop/Rhapsody_11.21/Altera_UP_ITU_R_656_Decoder.v" is a duplicate of already analyzed file "C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_ITU_R_656_Decoder.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file altera_up_itu_r_656_decoder.v
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Kath/Desktop/Rhapsody_11.21/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Kath/Desktop/Rhapsody_11.21/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Kath/Desktop/Rhapsody_11.21/vga_adapter.v Line: 78
Info (12021): Found 0 design units, including 0 entities, in source file song.v
Warning (10236): Verilog HDL Implicit Net warning at camera.v(209): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 209
Warning (10236): Verilog HDL Implicit Net warning at camera.v(214): created implicit net for "WR1_FULL" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 214
Warning (10236): Verilog HDL Implicit Net warning at Rhapsody.v(88): created implicit net for "coordinate_x" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at Rhapsody.v(89): created implicit net for "coordinate_y" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 89
Error (10161): Verilog HDL error at Rhapsody.v(10): object "HEX4" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 10
Error (10161): Verilog HDL error at Rhapsody.v(10): object "HEX5" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 10
Error (10161): Verilog HDL error at Rhapsody.v(104): object "HEX4" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 104
Error (10161): Verilog HDL error at Rhapsody.v(105): object "HEX5" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Kath/Desktop/Rhapsody_11.21/Rhapsody.v Line: 105
Info (144001): Generated suppressed messages file C:/Users/Kath/Desktop/Rhapsody_11.21/output_files/Rhapsody.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings
    Error: Peak virtual memory: 4790 megabytes
    Error: Processing ended: Wed Nov 21 09:52:42 2018
    Error: Elapsed time: 00:00:25
    Error: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Kath/Desktop/Rhapsody_11.21/output_files/Rhapsody.map.smsg.


