// Seed: 3825977008
module module_0 (
    output tri0 id_0,
    input  wor  id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input uwire id_9
    , id_14,
    output supply1 id_10,
    input tri0 id_11,
    output tri0 id_12
);
  module_0(
      id_6, id_4
  );
  wire id_15;
  wire id_16, id_17;
  wire id_18, id_19;
  id_20 :
  assert property (@(negedge id_0) id_20) $display();
  wire id_21;
endmodule
