## DESIGN AND VERIFICATION OF A 32-BIT DUAL-PORT RAM WITH INDEPENDENT READ/WRITE PORTS USINGSYSTEMVERILOG SVVM AND UVM METHODOLOGIES
 Implemented parameterized design, allowing scalable data width and address depth.
 Developed comprehensive verification using SystemVerilog SVVM and UVM methodologies.
 Achieved full functional coverage and ensured cycle-accurate, reliable operation.
