Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 22:18:24 2025
| Host         : Sergiu running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 67
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation          | 64         |
| TIMING-20 | Warning  | Non-clocked latch              | 2          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.074 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.081 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.085 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.219 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.220 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.221 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.223 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.224 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.233 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.268 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.278 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.295 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.311 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.315 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.315 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.325 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.328 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.331 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.336 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.343 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.347 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.361 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.361 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.366 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.367 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.368 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.397 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.402 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.412 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.418 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.429 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.452 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.454 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.469 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.472 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.472 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.480 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.491 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.492 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.493 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.500 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.507 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.507 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.508 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.547 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.583 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.587 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.597 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.658 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.664 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.678 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.684 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.693 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.707 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.799 ns between design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C (clocked by clk_fpga_0) and design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg cannot be properly analyzed as its control pin design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg cannot be properly analyzed as its control pin design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 2 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


