{"vcs1":{"timestamp_begin":1694047871.460243839, "rt":0.49, "ut":0.23, "st":0.19}}
{"vcselab":{"timestamp_begin":1694047872.063908389, "rt":0.57, "ut":0.43, "st":0.09}}
{"link":{"timestamp_begin":1694047872.717716196, "rt":0.48, "ut":0.25, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694047870.940866992}
{"VCS_COMP_START_TIME": 1694047870.940866992}
{"VCS_COMP_END_TIME": 1694047873.302747198}
{"VCS_USER_OPTIONS": "-sverilog lab0.sv"}
{"vcs1": {"peak_mem": 336120}}
{"stitch_vcselab": {"peak_mem": 222572}}
