Classic Timing Analyzer report for sdram0_ctrl
Mon Jan 24 13:31:18 2011
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Clock Setup: 'pll1:pll|altpll:altpll_component|_clk0'
  7. Clock Hold: 'pll1:pll|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------+----------+-----------------------------------+----------------------------------+----------------+----------------+----------------------------------------+----------------------------------------+--------------+
; Type                                                  ; Slack    ; Required Time                     ; Actual Time                      ; From           ; To             ; From Clock                             ; To Clock                               ; Failed Paths ;
+-------------------------------------------------------+----------+-----------------------------------+----------------------------------+----------------+----------------+----------------------------------------+----------------------------------------+--------------+
; Worst-case tsu                                        ; N/A      ; None                              ; 8.111 ns                         ; CMD[1]         ; sig_doReset    ; --                                     ; CLK                                    ; 0            ;
; Worst-case tco                                        ; N/A      ; None                              ; 4.666 ns                         ; sig_ba[1]      ; oDRAM0_BA[1]   ; CLK                                    ; --                                     ; 0            ;
; Worst-case th                                         ; N/A      ; None                              ; -5.590 ns                        ; CMD[0]         ; sig_doWrite    ; --                                     ; CLK                                    ; 0            ;
; Clock Setup: 'pll1:pll|altpll:altpll_component|_clk0' ; 5.571 ns ; 100.00 MHz ( period = 10.000 ns ) ; 225.78 MHz ( period = 4.429 ns ) ; sig_delay[12]  ; sig_ba[0]      ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll1:pll|altpll:altpll_component|_clk0'  ; 0.391 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; sig_command[0] ; sig_command[0] ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                          ;          ;                                   ;                                  ;                ;                ;                                        ;                                        ; 0            ;
+-------------------------------------------------------+----------+-----------------------------------+----------------------------------+----------------+----------------+----------------------------------------+----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                         ;
+----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                        ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pll1:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK      ; 2                     ; 1                   ; -2.595 ns ;              ;
; CLK                                    ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll1:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+----------------------------+----------------------------------------+----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                         ; From Clock                             ; To Clock                               ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+----------------------------+----------------------------------------+----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.571 ns                                ; 225.78 MHz ( period = 4.429 ns )                    ; sig_delay[12]            ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 4.211 ns                ;
; 5.577 ns                                ; 226.09 MHz ( period = 4.423 ns )                    ; sig_delay[7]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 4.205 ns                ;
; 5.619 ns                                ; 228.26 MHz ( period = 4.381 ns )                    ; sig_delay[0]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 4.165 ns                ;
; 5.792 ns                                ; 237.64 MHz ( period = 4.208 ns )                    ; sig_delay[11]            ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.990 ns                ;
; 5.795 ns                                ; 237.81 MHz ( period = 4.205 ns )                    ; sig_delay[1]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.989 ns                ;
; 5.816 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; sig_delay[9]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.966 ns                ;
; 5.892 ns                                ; 243.43 MHz ( period = 4.108 ns )                    ; sig_delay[3]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.892 ns                ;
; 5.903 ns                                ; 244.08 MHz ( period = 4.097 ns )                    ; sig_delay[13]            ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.881 ns                ;
; 5.909 ns                                ; 244.44 MHz ( period = 4.091 ns )                    ; sig_delay[5]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.875 ns                ;
; 5.976 ns                                ; 248.51 MHz ( period = 4.024 ns )                    ; sig_delay[2]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.808 ns                ;
; 5.994 ns                                ; 249.63 MHz ( period = 4.006 ns )                    ; sig_delay[4]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.790 ns                ;
; 6.069 ns                                ; 254.39 MHz ( period = 3.931 ns )                    ; sig_delay[8]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.715 ns                ;
; 6.080 ns                                ; 255.10 MHz ( period = 3.920 ns )                    ; sig_delay[10]            ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.702 ns                ;
; 6.083 ns                                ; 255.30 MHz ( period = 3.917 ns )                    ; sig_delay[12]            ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.696 ns                ;
; 6.089 ns                                ; 255.69 MHz ( period = 3.911 ns )                    ; sig_delay[12]            ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.690 ns                ;
; 6.089 ns                                ; 255.69 MHz ( period = 3.911 ns )                    ; sig_delay[7]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.690 ns                ;
; 6.095 ns                                ; 256.08 MHz ( period = 3.905 ns )                    ; sig_delay[7]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.684 ns                ;
; 6.111 ns                                ; 257.14 MHz ( period = 3.889 ns )                    ; sig_delay[12]            ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.671 ns                ;
; 6.117 ns                                ; 257.53 MHz ( period = 3.883 ns )                    ; sig_delay[7]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.665 ns                ;
; 6.150 ns                                ; 259.74 MHz ( period = 3.850 ns )                    ; sig_no_of_refs_needed[0] ; sig_no_of_refs_needed[6]   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.634 ns                ;
; 6.151 ns                                ; 259.81 MHz ( period = 3.849 ns )                    ; sig_delay[0]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.630 ns                ;
; 6.151 ns                                ; 259.81 MHz ( period = 3.849 ns )                    ; sig_delay[14]            ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.633 ns                ;
; 6.157 ns                                ; 260.21 MHz ( period = 3.843 ns )                    ; sig_delay[0]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.624 ns                ;
; 6.159 ns                                ; 260.35 MHz ( period = 3.841 ns )                    ; sig_delay[0]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.625 ns                ;
; 6.164 ns                                ; 260.69 MHz ( period = 3.836 ns )                    ; sig_delay[6]             ; sig_ba[0]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.618 ns                ;
; 6.173 ns                                ; 261.30 MHz ( period = 3.827 ns )                    ; sig_no_of_refs_needed[6] ; sig_doReset                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.611 ns                ;
; 6.173 ns                                ; 261.30 MHz ( period = 3.827 ns )                    ; sig_no_of_refs_needed[6] ; sig_doInit                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.611 ns                ;
; 6.190 ns                                ; 262.47 MHz ( period = 3.810 ns )                    ; sig_no_of_refs_needed[6] ; sig_doAutoRef              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.596 ns                ;
; 6.190 ns                                ; 262.47 MHz ( period = 3.810 ns )                    ; sig_no_of_refs_needed[6] ; sig_doWrite                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.596 ns                ;
; 6.192 ns                                ; 262.61 MHz ( period = 3.808 ns )                    ; sig_no_of_refs_needed[1] ; sig_no_of_refs_needed[6]   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.592 ns                ;
; 6.207 ns                                ; 263.64 MHz ( period = 3.793 ns )                    ; sig_no_of_refs_needed[5] ; sig_doReset                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.577 ns                ;
; 6.207 ns                                ; 263.64 MHz ( period = 3.793 ns )                    ; sig_no_of_refs_needed[5] ; sig_doInit                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.577 ns                ;
; 6.224 ns                                ; 264.83 MHz ( period = 3.776 ns )                    ; sig_no_of_refs_needed[5] ; sig_doAutoRef              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.562 ns                ;
; 6.224 ns                                ; 264.83 MHz ( period = 3.776 ns )                    ; sig_no_of_refs_needed[5] ; sig_doWrite                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.562 ns                ;
; 6.226 ns                                ; 264.97 MHz ( period = 3.774 ns )                    ; sig_delay[12]            ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.553 ns                ;
; 6.230 ns                                ; 265.25 MHz ( period = 3.770 ns )                    ; sig_delay[12]            ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.549 ns                ;
; 6.232 ns                                ; 265.39 MHz ( period = 3.768 ns )                    ; sig_delay[7]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.547 ns                ;
; 6.236 ns                                ; 265.67 MHz ( period = 3.764 ns )                    ; sig_delay[7]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.543 ns                ;
; 6.239 ns                                ; 265.89 MHz ( period = 3.761 ns )                    ; sig_delay[2]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.549 ns                ;
; 6.240 ns                                ; 265.96 MHz ( period = 3.760 ns )                    ; sig_delay[2]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.548 ns                ;
; 6.241 ns                                ; 266.03 MHz ( period = 3.759 ns )                    ; sig_delay[2]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.547 ns                ;
; 6.241 ns                                ; 266.03 MHz ( period = 3.759 ns )                    ; sig_delay[2]             ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.545 ns                ;
; 6.245 ns                                ; 266.31 MHz ( period = 3.755 ns )                    ; sig_delay[2]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.543 ns                ;
; 6.246 ns                                ; 266.38 MHz ( period = 3.754 ns )                    ; sig_delay[2]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.542 ns                ;
; 6.284 ns                                ; 269.11 MHz ( period = 3.716 ns )                    ; sig_delay[12]            ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.498 ns                ;
; 6.290 ns                                ; 269.54 MHz ( period = 3.710 ns )                    ; sig_delay[7]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.492 ns                ;
; 6.294 ns                                ; 269.83 MHz ( period = 3.706 ns )                    ; sig_delay[0]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.487 ns                ;
; 6.298 ns                                ; 270.12 MHz ( period = 3.702 ns )                    ; sig_delay[0]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.483 ns                ;
; 6.299 ns                                ; 270.20 MHz ( period = 3.701 ns )                    ; sig_no_of_refs_needed[2] ; sig_no_of_refs_needed[6]   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.485 ns                ;
; 6.304 ns                                ; 270.56 MHz ( period = 3.696 ns )                    ; sig_delay[11]            ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.475 ns                ;
; 6.310 ns                                ; 271.00 MHz ( period = 3.690 ns )                    ; sig_delay[11]            ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.469 ns                ;
; 6.327 ns                                ; 272.26 MHz ( period = 3.673 ns )                    ; sig_delay[1]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.454 ns                ;
; 6.328 ns                                ; 272.33 MHz ( period = 3.672 ns )                    ; sig_delay[9]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.451 ns                ;
; 6.329 ns                                ; 272.41 MHz ( period = 3.671 ns )                    ; sig_no_of_refs_needed[7] ; sig_doReset                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.455 ns                ;
; 6.329 ns                                ; 272.41 MHz ( period = 3.671 ns )                    ; sig_no_of_refs_needed[7] ; sig_doInit                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.455 ns                ;
; 6.332 ns                                ; 272.63 MHz ( period = 3.668 ns )                    ; sig_delay[11]            ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.450 ns                ;
; 6.333 ns                                ; 272.70 MHz ( period = 3.667 ns )                    ; sig_delay[1]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.448 ns                ;
; 6.334 ns                                ; 272.78 MHz ( period = 3.666 ns )                    ; sig_delay[9]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.445 ns                ;
; 6.335 ns                                ; 272.85 MHz ( period = 3.665 ns )                    ; sig_delay[1]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.449 ns                ;
; 6.339 ns                                ; 273.15 MHz ( period = 3.661 ns )                    ; sig_aktZustand.INIT      ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 3.433 ns                ;
; 6.346 ns                                ; 273.67 MHz ( period = 3.654 ns )                    ; sig_no_of_refs_needed[7] ; sig_doAutoRef              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.440 ns                ;
; 6.346 ns                                ; 273.67 MHz ( period = 3.654 ns )                    ; sig_no_of_refs_needed[7] ; sig_doWrite                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.440 ns                ;
; 6.350 ns                                ; 273.97 MHz ( period = 3.650 ns )                    ; sig_delay[12]            ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.436 ns                ;
; 6.351 ns                                ; 274.05 MHz ( period = 3.649 ns )                    ; sig_delay[12]            ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.435 ns                ;
; 6.352 ns                                ; 274.12 MHz ( period = 3.648 ns )                    ; sig_delay[0]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.432 ns                ;
; 6.352 ns                                ; 274.12 MHz ( period = 3.648 ns )                    ; sig_delay[12]            ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.434 ns                ;
; 6.356 ns                                ; 274.42 MHz ( period = 3.644 ns )                    ; sig_delay[9]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.426 ns                ;
; 6.356 ns                                ; 274.42 MHz ( period = 3.644 ns )                    ; sig_delay[7]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.430 ns                ;
; 6.356 ns                                ; 274.42 MHz ( period = 3.644 ns )                    ; sig_delay[12]            ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.430 ns                ;
; 6.357 ns                                ; 274.50 MHz ( period = 3.643 ns )                    ; sig_delay[7]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.429 ns                ;
; 6.357 ns                                ; 274.50 MHz ( period = 3.643 ns )                    ; sig_delay[12]            ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.429 ns                ;
; 6.358 ns                                ; 274.57 MHz ( period = 3.642 ns )                    ; sig_delay[7]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.428 ns                ;
; 6.362 ns                                ; 274.88 MHz ( period = 3.638 ns )                    ; sig_delay[7]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.424 ns                ;
; 6.363 ns                                ; 274.95 MHz ( period = 3.637 ns )                    ; sig_delay[7]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.423 ns                ;
; 6.389 ns                                ; 276.93 MHz ( period = 3.611 ns )                    ; sig_delay[1]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.399 ns                ;
; 6.390 ns                                ; 277.01 MHz ( period = 3.610 ns )                    ; sig_delay[1]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.398 ns                ;
; 6.391 ns                                ; 277.09 MHz ( period = 3.609 ns )                    ; sig_delay[1]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.397 ns                ;
; 6.395 ns                                ; 277.39 MHz ( period = 3.605 ns )                    ; sig_delay[1]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.393 ns                ;
; 6.396 ns                                ; 277.47 MHz ( period = 3.604 ns )                    ; sig_delay[1]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.392 ns                ;
; 6.404 ns                                ; 278.09 MHz ( period = 3.596 ns )                    ; sig_delay[3]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.377 ns                ;
; 6.410 ns                                ; 278.55 MHz ( period = 3.590 ns )                    ; sig_delay[3]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.371 ns                ;
; 6.415 ns                                ; 278.94 MHz ( period = 3.585 ns )                    ; sig_delay[13]            ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.366 ns                ;
; 6.415 ns                                ; 278.94 MHz ( period = 3.585 ns )                    ; sig_delay[4]             ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.371 ns                ;
; 6.421 ns                                ; 279.41 MHz ( period = 3.579 ns )                    ; sig_delay[13]            ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.360 ns                ;
; 6.430 ns                                ; 280.11 MHz ( period = 3.570 ns )                    ; sig_delay[5]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.351 ns                ;
; 6.432 ns                                ; 280.27 MHz ( period = 3.568 ns )                    ; sig_delay[3]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.352 ns                ;
; 6.436 ns                                ; 280.58 MHz ( period = 3.564 ns )                    ; sig_delay[5]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.345 ns                ;
; 6.438 ns                                ; 280.74 MHz ( period = 3.562 ns )                    ; sig_no_of_refs_needed[4] ; sig_no_of_refs_needed[6]   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.348 ns                ;
; 6.441 ns                                ; 280.98 MHz ( period = 3.559 ns )                    ; sig_no_of_refs_needed[3] ; sig_no_of_refs_needed[6]   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.343 ns                ;
; 6.443 ns                                ; 281.14 MHz ( period = 3.557 ns )                    ; sig_delay[13]            ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.341 ns                ;
; 6.443 ns                                ; 281.14 MHz ( period = 3.557 ns )                    ; sig_delay[2]             ; sig_delay[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.343 ns                ;
; 6.444 ns                                ; 281.21 MHz ( period = 3.556 ns )                    ; sig_delay[2]             ; sig_delay[13]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.342 ns                ;
; 6.447 ns                                ; 281.45 MHz ( period = 3.553 ns )                    ; sig_delay[11]            ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.332 ns                ;
; 6.447 ns                                ; 281.45 MHz ( period = 3.553 ns )                    ; sig_delay[2]             ; sig_delay[3]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.339 ns                ;
; 6.449 ns                                ; 281.61 MHz ( period = 3.551 ns )                    ; sig_delay[5]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.335 ns                ;
; 6.449 ns                                ; 281.61 MHz ( period = 3.551 ns )                    ; sig_delay[2]             ; sig_delay[8]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.337 ns                ;
; 6.450 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; sig_no_of_refs_needed[4] ; sig_doReset                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.334 ns                ;
; 6.450 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; sig_no_of_refs_needed[4] ; sig_doInit                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.334 ns                ;
; 6.451 ns                                ; 281.77 MHz ( period = 3.549 ns )                    ; sig_delay[11]            ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.328 ns                ;
; 6.467 ns                                ; 283.05 MHz ( period = 3.533 ns )                    ; sig_no_of_refs_needed[4] ; sig_doAutoRef              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.319 ns                ;
; 6.467 ns                                ; 283.05 MHz ( period = 3.533 ns )                    ; sig_no_of_refs_needed[4] ; sig_doWrite                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.319 ns                ;
; 6.470 ns                                ; 283.29 MHz ( period = 3.530 ns )                    ; sig_delay[1]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.311 ns                ;
; 6.471 ns                                ; 283.37 MHz ( period = 3.529 ns )                    ; sig_delay[9]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.308 ns                ;
; 6.474 ns                                ; 283.61 MHz ( period = 3.526 ns )                    ; sig_delay[1]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.307 ns                ;
; 6.475 ns                                ; 283.69 MHz ( period = 3.525 ns )                    ; sig_delay[9]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.304 ns                ;
; 6.492 ns                                ; 285.06 MHz ( period = 3.508 ns )                    ; sig_delay[3]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.296 ns                ;
; 6.493 ns                                ; 285.14 MHz ( period = 3.507 ns )                    ; sig_delay[3]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.295 ns                ;
; 6.494 ns                                ; 285.23 MHz ( period = 3.506 ns )                    ; sig_delay[3]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.294 ns                ;
; 6.498 ns                                ; 285.55 MHz ( period = 3.502 ns )                    ; sig_delay[3]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.290 ns                ;
; 6.499 ns                                ; 285.63 MHz ( period = 3.501 ns )                    ; sig_delay[3]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.289 ns                ;
; 6.505 ns                                ; 286.12 MHz ( period = 3.495 ns )                    ; sig_delay[11]            ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.277 ns                ;
; 6.506 ns                                ; 286.20 MHz ( period = 3.494 ns )                    ; sig_delay[4]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.275 ns                ;
; 6.512 ns                                ; 286.70 MHz ( period = 3.488 ns )                    ; sig_delay[4]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.269 ns                ;
; 6.516 ns                                ; 287.03 MHz ( period = 3.484 ns )                    ; sig_delay[2]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.268 ns                ;
; 6.516 ns                                ; 287.03 MHz ( period = 3.484 ns )                    ; sig_delay[2]             ; sig_delay[11]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.272 ns                ;
; 6.528 ns                                ; 288.02 MHz ( period = 3.472 ns )                    ; sig_delay[1]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.256 ns                ;
; 6.529 ns                                ; 288.10 MHz ( period = 3.471 ns )                    ; sig_delay[9]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.253 ns                ;
; 6.534 ns                                ; 288.52 MHz ( period = 3.466 ns )                    ; sig_delay[4]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.250 ns                ;
; 6.539 ns                                ; 288.93 MHz ( period = 3.461 ns )                    ; sig_delay[6]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.247 ns                ;
; 6.540 ns                                ; 289.02 MHz ( period = 3.460 ns )                    ; sig_delay[6]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.246 ns                ;
; 6.541 ns                                ; 289.10 MHz ( period = 3.459 ns )                    ; sig_delay[6]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.245 ns                ;
; 6.545 ns                                ; 289.44 MHz ( period = 3.455 ns )                    ; sig_delay[6]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.241 ns                ;
; 6.546 ns                                ; 289.52 MHz ( period = 3.454 ns )                    ; sig_delay[6]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.240 ns                ;
; 6.547 ns                                ; 289.60 MHz ( period = 3.453 ns )                    ; sig_delay[3]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.234 ns                ;
; 6.551 ns                                ; 289.94 MHz ( period = 3.449 ns )                    ; sig_delay[3]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.230 ns                ;
; 6.554 ns                                ; 290.19 MHz ( period = 3.446 ns )                    ; sig_delay[12]            ; sig_delay[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.230 ns                ;
; 6.555 ns                                ; 290.28 MHz ( period = 3.445 ns )                    ; sig_delay[12]            ; sig_delay[13]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.229 ns                ;
; 6.558 ns                                ; 290.53 MHz ( period = 3.442 ns )                    ; sig_delay[13]            ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.223 ns                ;
; 6.558 ns                                ; 290.53 MHz ( period = 3.442 ns )                    ; sig_delay[12]            ; sig_delay[3]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.226 ns                ;
; 6.559 ns                                ; 290.61 MHz ( period = 3.441 ns )                    ; sig_delay[12]            ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.225 ns                ;
; 6.560 ns                                ; 290.70 MHz ( period = 3.440 ns )                    ; sig_delay[12]            ; sig_delay[8]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.224 ns                ;
; 6.560 ns                                ; 290.70 MHz ( period = 3.440 ns )                    ; sig_delay[7]             ; sig_delay[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.224 ns                ;
; 6.561 ns                                ; 290.78 MHz ( period = 3.439 ns )                    ; sig_delay[7]             ; sig_delay[13]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.223 ns                ;
; 6.562 ns                                ; 290.87 MHz ( period = 3.438 ns )                    ; sig_delay[13]            ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.219 ns                ;
; 6.564 ns                                ; 291.04 MHz ( period = 3.436 ns )                    ; sig_delay[7]             ; sig_delay[3]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.220 ns                ;
; 6.565 ns                                ; 291.12 MHz ( period = 3.435 ns )                    ; sig_delay[3]             ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.221 ns                ;
; 6.565 ns                                ; 291.12 MHz ( period = 3.435 ns )                    ; sig_delay[7]             ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.219 ns                ;
; 6.566 ns                                ; 291.21 MHz ( period = 3.434 ns )                    ; sig_delay[7]             ; sig_delay[8]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.218 ns                ;
; 6.571 ns                                ; 291.63 MHz ( period = 3.429 ns )                    ; sig_delay[8]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.217 ns                ;
; 6.572 ns                                ; 291.72 MHz ( period = 3.428 ns )                    ; sig_delay[8]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.216 ns                ;
; 6.573 ns                                ; 291.80 MHz ( period = 3.427 ns )                    ; sig_delay[5]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.208 ns                ;
; 6.573 ns                                ; 291.80 MHz ( period = 3.427 ns )                    ; sig_delay[8]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.215 ns                ;
; 6.577 ns                                ; 292.14 MHz ( period = 3.423 ns )                    ; sig_delay[5]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.204 ns                ;
; 6.577 ns                                ; 292.14 MHz ( period = 3.423 ns )                    ; sig_delay[8]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.211 ns                ;
; 6.578 ns                                ; 292.23 MHz ( period = 3.422 ns )                    ; sig_delay[8]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.210 ns                ;
; 6.581 ns                                ; 292.48 MHz ( period = 3.419 ns )                    ; sig_delay[8]             ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.200 ns                ;
; 6.581 ns                                ; 292.48 MHz ( period = 3.419 ns )                    ; sig_no_of_refs_needed[0] ; sig_doReset                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.201 ns                ;
; 6.581 ns                                ; 292.48 MHz ( period = 3.419 ns )                    ; sig_no_of_refs_needed[0] ; sig_doInit                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.201 ns                ;
; 6.587 ns                                ; 293.00 MHz ( period = 3.413 ns )                    ; sig_delay[8]             ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.194 ns                ;
; 6.592 ns                                ; 293.43 MHz ( period = 3.408 ns )                    ; sig_delay[10]            ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.187 ns                ;
; 6.593 ns                                ; 293.51 MHz ( period = 3.407 ns )                    ; sig_delay[1]             ; sig_delay[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.193 ns                ;
; 6.594 ns                                ; 293.60 MHz ( period = 3.406 ns )                    ; sig_delay[1]             ; sig_delay[13]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.192 ns                ;
; 6.595 ns                                ; 293.69 MHz ( period = 3.405 ns )                    ; sig_delay[9]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.191 ns                ;
; 6.596 ns                                ; 293.77 MHz ( period = 3.404 ns )                    ; sig_delay[9]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.190 ns                ;
; 6.597 ns                                ; 293.86 MHz ( period = 3.403 ns )                    ; sig_delay[9]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.189 ns                ;
; 6.597 ns                                ; 293.86 MHz ( period = 3.403 ns )                    ; sig_delay[1]             ; sig_delay[3]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.189 ns                ;
; 6.598 ns                                ; 293.94 MHz ( period = 3.402 ns )                    ; sig_delay[10]            ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.181 ns                ;
; 6.598 ns                                ; 293.94 MHz ( period = 3.402 ns )                    ; sig_no_of_refs_needed[0] ; sig_doAutoRef              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.186 ns                ;
; 6.598 ns                                ; 293.94 MHz ( period = 3.402 ns )                    ; sig_no_of_refs_needed[0] ; sig_doWrite                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.186 ns                ;
; 6.598 ns                                ; 293.94 MHz ( period = 3.402 ns )                    ; sig_delay[1]             ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.188 ns                ;
; 6.599 ns                                ; 294.03 MHz ( period = 3.401 ns )                    ; sig_delay[1]             ; sig_delay[8]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.187 ns                ;
; 6.601 ns                                ; 294.20 MHz ( period = 3.399 ns )                    ; sig_delay[9]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.185 ns                ;
; 6.602 ns                                ; 294.29 MHz ( period = 3.398 ns )                    ; sig_delay[9]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.184 ns                ;
; 6.605 ns                                ; 294.55 MHz ( period = 3.395 ns )                    ; sig_delay[3]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.179 ns                ;
; 6.608 ns                                ; 294.81 MHz ( period = 3.392 ns )                    ; sig_no_of_refs_needed[6] ; sig_doRead                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.180 ns                ;
; 6.609 ns                                ; 294.90 MHz ( period = 3.391 ns )                    ; sig_delay[8]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.175 ns                ;
; 6.616 ns                                ; 295.51 MHz ( period = 3.384 ns )                    ; sig_delay[13]            ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.168 ns                ;
; 6.620 ns                                ; 295.86 MHz ( period = 3.380 ns )                    ; sig_delay[10]            ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.162 ns                ;
; 6.627 ns                                ; 296.47 MHz ( period = 3.373 ns )                    ; sig_delay[12]            ; sig_delay[11]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.159 ns                ;
; 6.631 ns                                ; 296.82 MHz ( period = 3.369 ns )                    ; sig_delay[5]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.153 ns                ;
; 6.633 ns                                ; 297.00 MHz ( period = 3.367 ns )                    ; sig_delay[7]             ; sig_delay[11]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.153 ns                ;
; 6.634 ns                                ; 297.09 MHz ( period = 3.366 ns )                    ; sig_no_of_refs_needed[1] ; sig_doReset                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.148 ns                ;
; 6.634 ns                                ; 297.09 MHz ( period = 3.366 ns )                    ; sig_no_of_refs_needed[1] ; sig_doInit                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.148 ns                ;
; 6.642 ns                                ; 297.80 MHz ( period = 3.358 ns )                    ; sig_no_of_refs_needed[5] ; sig_doRead                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.146 ns                ;
; 6.649 ns                                ; 298.42 MHz ( period = 3.351 ns )                    ; sig_delay[4]             ; sig_command[3]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.132 ns                ;
; 6.651 ns                                ; 298.60 MHz ( period = 3.349 ns )                    ; sig_no_of_refs_needed[1] ; sig_doAutoRef              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.133 ns                ;
; 6.651 ns                                ; 298.60 MHz ( period = 3.349 ns )                    ; sig_no_of_refs_needed[1] ; sig_doWrite                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.133 ns                ;
; 6.653 ns                                ; 298.78 MHz ( period = 3.347 ns )                    ; sig_delay[4]             ; sig_addr[5]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.128 ns                ;
; 6.656 ns                                ; 299.04 MHz ( period = 3.344 ns )                    ; sig_delay[2]             ; sig_one_auto_ref_time_done ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 3.142 ns                ;
; 6.663 ns                                ; 299.67 MHz ( period = 3.337 ns )                    ; sig_delay[14]            ; sig_command[4]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.118 ns                ;
; 6.666 ns                                ; 299.94 MHz ( period = 3.334 ns )                    ; sig_delay[1]             ; sig_delay[11]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.122 ns                ;
; 6.669 ns                                ; 300.21 MHz ( period = 3.331 ns )                    ; sig_delay[14]            ; sig_command[2]             ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.112 ns                ;
; 6.681 ns                                ; 301.30 MHz ( period = 3.319 ns )                    ; sig_delay[4]             ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.107 ns                ;
; 6.682 ns                                ; 301.39 MHz ( period = 3.318 ns )                    ; sig_delay[13]            ; sig_delay[9]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.106 ns                ;
; 6.682 ns                                ; 301.39 MHz ( period = 3.318 ns )                    ; sig_delay[4]             ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.106 ns                ;
; 6.683 ns                                ; 301.48 MHz ( period = 3.317 ns )                    ; sig_delay[4]             ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.105 ns                ;
; 6.683 ns                                ; 301.48 MHz ( period = 3.317 ns )                    ; sig_delay[13]            ; sig_delay[7]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.105 ns                ;
; 6.684 ns                                ; 301.57 MHz ( period = 3.316 ns )                    ; sig_delay[13]            ; sig_delay[10]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.104 ns                ;
; 6.687 ns                                ; 301.84 MHz ( period = 3.313 ns )                    ; sig_delay[4]             ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.101 ns                ;
; 6.688 ns                                ; 301.93 MHz ( period = 3.312 ns )                    ; sig_delay[4]             ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.100 ns                ;
; 6.688 ns                                ; 301.93 MHz ( period = 3.312 ns )                    ; sig_delay[13]            ; sig_delay[6]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.100 ns                ;
; 6.689 ns                                ; 302.02 MHz ( period = 3.311 ns )                    ; sig_delay[13]            ; sig_delay[12]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 3.099 ns                ;
; 6.691 ns                                ; 302.21 MHz ( period = 3.309 ns )                    ; sig_delay[14]            ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.093 ns                ;
; 6.696 ns                                ; 302.66 MHz ( period = 3.304 ns )                    ; sig_delay[5]             ; sig_delay[14]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.090 ns                ;
; 6.696 ns                                ; 302.66 MHz ( period = 3.304 ns )                    ; sig_delay[3]             ; sig_delay[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.090 ns                ;
; 6.697 ns                                ; 302.76 MHz ( period = 3.303 ns )                    ; sig_delay[3]             ; sig_delay[13]              ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.089 ns                ;
; 6.700 ns                                ; 303.03 MHz ( period = 3.300 ns )                    ; sig_delay[3]             ; sig_delay[3]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.086 ns                ;
; 6.702 ns                                ; 303.21 MHz ( period = 3.298 ns )                    ; sig_delay[3]             ; sig_delay[8]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 3.084 ns                ;
; 6.703 ns                                ; 303.31 MHz ( period = 3.297 ns )                    ; sig_delay[2]             ; sig_dram_init_done_s       ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 3.081 ns                ;
; 6.704 ns                                ; 303.40 MHz ( period = 3.296 ns )                    ; sig_delay[6]             ; sig_ba[1]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 3.078 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                            ;                                        ;                                        ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+----------------------------+----------------------------------------+----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll1:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------------------+----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                           ; From Clock                             ; To Clock                               ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------------------+----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sig_command[0]                                      ; sig_command[0]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_one_auto_ref_time_done                          ; sig_one_auto_ref_time_done   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_aktZustand.SCHREIBEN                            ; sig_aktZustand.SCHREIBEN     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_aktZustand.LESEN                                ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[1]                            ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[0]                            ; sig_no_of_refs_needed[0]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[4]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[7]                            ; sig_no_of_refs_needed[7]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[5]                            ; sig_no_of_refs_needed[5]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[8]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_dram_init_done_s                                ; sig_dram_init_done_s         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_resetDone                                       ; sig_resetDone                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[10]                                       ; sig_delay[10]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[14]                                       ; sig_delay[14]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[8]                                        ; sig_delay[8]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[11]                                       ; sig_delay[11]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[5]                                        ; sig_delay[5]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[4]                                        ; sig_delay[4]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[3]                                        ; sig_delay[3]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[9]                                        ; sig_delay[9]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[13]                                       ; sig_delay[13]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[7]                                        ; sig_delay[7]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[12]                                       ; sig_delay[12]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[0]                                        ; sig_delay[0]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[1]                                        ; sig_delay[1]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_done                                            ; sig_done                     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_aktZustand.OFF                                  ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_aktZustand.ZURUECKSETZEN                        ; sig_aktZustand.ZURUECKSETZEN ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[6]                                        ; sig_delay[6]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_aktZustand.INIT                                 ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_delay[2]                                        ; sig_delay[2]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sig_aktZustand.IDLE                                 ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.534 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[8]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.537 ns                                ; sig_delay[6]                                        ; sig_delay[7]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.681 ns                                ; sig_aktZustand.OFF                                  ; sig_doInit                   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.701 ns                                ; sig_dram_init_done_s                                ; sig_dram_init_done_s_del     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.717 ns                 ;
; 0.705 ns                                ; sig_aktZustand.IDLE                                 ; sig_doReset                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.721 ns                 ;
; 0.710 ns                                ; sig_delay[13]                                       ; sig_delay[14]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.710 ns                                ; sig_delay[11]                                       ; sig_delay[12]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.721 ns                                ; sig_aktZustand.ZURUECKSETZEN                        ; sig_resetDone                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.725 ns                                ; sig_delay[8]                                        ; sig_delay[9]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.743 ns                 ;
; 0.788 ns                                ; sig_delay[0]                                        ; sig_delay[2]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.789 ns                                ; sig_delay[0]                                        ; sig_delay[1]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.799 ns                                ; sig_resetDone                                       ; sig_aktZustand.ZURUECKSETZEN ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.809 ns                                ; sig_doInit                                          ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.814 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.831 ns                                ; sig_delay[4]                                        ; sig_delay[5]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.850 ns                                ; sig_doReset                                         ; sig_aktZustand.ZURUECKSETZEN ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; sig_aktZustand.OFF                                  ; sig_resetDone                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; sig_delay[3]                                        ; sig_delay[4]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.925 ns                                ; sig_delay[6]                                        ; sig_delay[10]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.941 ns                 ;
; 0.936 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[5]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.954 ns                 ;
; 0.958 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[3]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.978 ns                 ;
; 0.959 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.979 ns                 ;
; 0.959 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[0]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.979 ns                 ;
; 0.986 ns                                ; sig_delay[1]                                        ; sig_delay[2]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 0.987 ns                                ; sig_delay[6]                                        ; sig_addr[10]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 1.001 ns                                ; sig_dram_init_done_s_del                            ; sig_one_auto_ref_time_done   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.030 ns                   ; 1.031 ns                 ;
; 1.016 ns                                ; sig_doWrite                                         ; sig_aktZustand.SCHREIBEN     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.030 ns                 ;
; 1.052 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[5]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.070 ns                 ;
; 1.054 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[1]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.072 ns                 ;
; 1.056 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[0]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.074 ns                 ;
; 1.056 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[2]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.074 ns                 ;
; 1.076 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[8]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.094 ns                 ;
; 1.079 ns                                ; sig_doInit                                          ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.095 ns                 ;
; 1.079 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[7]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.097 ns                 ;
; 1.080 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.098 ns                 ;
; 1.080 ns                                ; sig_doInit                                          ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.096 ns                 ;
; 1.081 ns                                ; sig_doInit                                          ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.087 ns                                ; sig_one_auto_ref_time_done                          ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.105 ns                 ;
; 1.103 ns                                ; sig_delay[0]                                        ; sig_delay[4]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.119 ns                 ;
; 1.103 ns                                ; sig_delay[0]                                        ; sig_delay[3]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.119 ns                 ;
; 1.122 ns                                ; sig_delay[5]                                        ; sig_delay[6]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.140 ns                 ;
; 1.127 ns                                ; sig_delay[1]                                        ; sig_delay[4]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.143 ns                 ;
; 1.127 ns                                ; sig_delay[1]                                        ; sig_delay[3]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.143 ns                 ;
; 1.168 ns                                ; sig_aktZustand.INIT                                 ; sig_addr[10]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.167 ns                 ;
; 1.171 ns                                ; sig_delay[7]                                        ; sig_delay[10]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.187 ns                 ;
; 1.192 ns                                ; sig_ba[0]                                           ; sig_ba[1]                    ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; sig_resetDone                                       ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.222 ns                 ;
; 1.209 ns                                ; sig_no_of_refs_needed[0]                            ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.238 ns                                ; sig_delay[9]                                        ; sig_delay[10]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.254 ns                 ;
; 1.243 ns                                ; sig_doWrite                                         ; sig_aktZustand.ZURUECKSETZEN ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.257 ns                 ;
; 1.243 ns                                ; sig_done                                            ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.276 ns                 ;
; 1.246 ns                                ; sig_aktZustand.IDLE                                 ; sig_doAutoRef                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.264 ns                 ;
; 1.253 ns                                ; sig_aktZustand.IDLE                                 ; sig_command[2]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.252 ns                 ;
; 1.254 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[11]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.274 ns                 ;
; 1.255 ns                                ; sig_doAutoRef                                       ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.269 ns                 ;
; 1.259 ns                                ; sig_aktZustand.IDLE                                 ; sig_command[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.258 ns                 ;
; 1.265 ns                                ; sig_done                                            ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.298 ns                 ;
; 1.265 ns                                ; sig_delay[2]                                        ; sig_addr[10]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.276 ns                 ;
; 1.269 ns                                ; sig_done                                            ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.302 ns                 ;
; 1.275 ns                                ; sig_dram_init_done_s                                ; sig_one_auto_ref_time_done   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.030 ns                   ; 1.305 ns                 ;
; 1.304 ns                                ; sig_aktZustand.INIT                                 ; sig_ba[1]                    ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.306 ns                 ;
; 1.310 ns                                ; sig_aktZustand.INIT                                 ; sig_done                     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.309 ns                 ;
; 1.321 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[8]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.339 ns                 ;
; 1.322 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[14]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.340 ns                 ;
; 1.323 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[3]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.341 ns                 ;
; 1.326 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[13]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.344 ns                 ;
; 1.327 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[4]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.345 ns                 ;
; 1.332 ns                                ; sig_resetDone                                       ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.355 ns                                ; sig_delay[6]                                        ; sig_delay[8]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.369 ns                 ;
; 1.358 ns                                ; sig_aktZustand.ZURUECKSETZEN                        ; sig_command[0]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.357 ns                 ;
; 1.358 ns                                ; sig_no_of_refs_needed[5]                            ; sig_no_of_refs_needed[7]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.374 ns                 ;
; 1.361 ns                                ; sig_doRead                                          ; sig_aktZustand.ZURUECKSETZEN ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.373 ns                 ;
; 1.365 ns                                ; sig_doRead                                          ; sig_aktZustand.SCHREIBEN     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.377 ns                 ;
; 1.367 ns                                ; sig_aktZustand.OFF                                  ; sig_command[0]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.366 ns                 ;
; 1.370 ns                                ; sig_doWrite                                         ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.384 ns                 ;
; 1.371 ns                                ; sig_doWrite                                         ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.385 ns                 ;
; 1.372 ns                                ; sig_doWrite                                         ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.386 ns                 ;
; 1.380 ns                                ; sig_aktZustand.IDLE                                 ; sig_addr[10]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.379 ns                 ;
; 1.393 ns                                ; sig_delay[12]                                       ; sig_delay[13]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.407 ns                 ;
; 1.401 ns                                ; sig_delay[4]                                        ; sig_delay[6]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.419 ns                 ;
; 1.410 ns                                ; sig_delay[3]                                        ; sig_delay[6]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.428 ns                 ;
; 1.416 ns                                ; sig_no_of_refs_needed[3]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.430 ns                 ;
; 1.428 ns                                ; sig_delay[5]                                        ; sig_delay[7]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.446 ns                 ;
; 1.440 ns                                ; sig_delay[11]                                       ; sig_delay[13]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.454 ns                 ;
; 1.448 ns                                ; sig_no_of_refs_needed[8]                            ; sig_doAutoRef                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.464 ns                 ;
; 1.472 ns                                ; sig_no_of_refs_needed[7]                            ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.488 ns                 ;
; 1.477 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[6]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.493 ns                 ;
; 1.480 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.485 ns                                ; sig_delay[7]                                        ; sig_delay[8]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.499 ns                 ;
; 1.506 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[6]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.522 ns                 ;
; 1.507 ns                                ; sig_dram_init_done_s                                ; sig_delay[5]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.525 ns                 ;
; 1.509 ns                                ; sig_dram_init_done_s                                ; sig_delay[1]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.527 ns                 ;
; 1.511 ns                                ; sig_dram_init_done_s                                ; sig_delay[0]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.529 ns                 ;
; 1.511 ns                                ; sig_dram_init_done_s                                ; sig_delay[2]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.529 ns                 ;
; 1.519 ns                                ; sig_delay[8]                                        ; sig_delay[10]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.537 ns                 ;
; 1.523 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[2]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.541 ns                 ;
; 1.524 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[12]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.544 ns                 ;
; 1.524 ns                                ; sig_doWrite                                         ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.538 ns                 ;
; 1.525 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[6]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.545 ns                 ;
; 1.529 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[10]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.549 ns                 ;
; 1.530 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[7]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.550 ns                 ;
; 1.531 ns                                ; sig_dram_init_done_s_del                            ; sig_delay[9]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.551 ns                 ;
; 1.537 ns                                ; sig_no_of_refs_needed[3]                            ; sig_doAutoRef                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.551 ns                 ;
; 1.558 ns                                ; sig_no_of_refs_needed[2]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.572 ns                 ;
; 1.565 ns                                ; sig_doReset                                         ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.570 ns                                ; sig_aktZustand.INIT                                 ; sig_command[0]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.569 ns                 ;
; 1.573 ns                                ; sig_no_of_refs_needed[3]                            ; sig_no_of_refs_needed[3]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.585 ns                                ; sig_no_of_refs_needed[9]                            ; sig_doAutoRef                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.601 ns                 ;
; 1.586 ns                                ; sig_no_of_refs_needed[7]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; sig_no_of_refs_needed[4]                            ; sig_no_of_refs_needed[7]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.593 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[0]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.611 ns                 ;
; 1.594 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.612 ns                 ;
; 1.595 ns                                ; sig_no_of_refs_needed[8]                            ; sig_no_of_refs_needed[3]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.613 ns                 ;
; 1.607 ns                                ; sig_no_of_refs_needed[5]                            ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.623 ns                 ;
; 1.612 ns                                ; sig_delay[2]                                        ; sig_delay[4]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.612 ns                                ; sig_delay[2]                                        ; sig_delay[3]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.619 ns                                ; sig_delay[6]                                        ; sig_addr[5]                  ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.628 ns                 ;
; 1.620 ns                                ; sig_delay[6]                                        ; sig_command[2]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.629 ns                 ;
; 1.620 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 1.652 ns                 ;
; 1.620 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[7]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 1.652 ns                 ;
; 1.620 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[5]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 1.652 ns                 ;
; 1.620 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[6]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 1.652 ns                 ;
; 1.620 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[8]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 1.652 ns                 ;
; 1.620 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 1.652 ns                 ;
; 1.623 ns                                ; sig_delay[6]                                        ; sig_command[3]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.623 ns                                ; sig_delay[6]                                        ; sig_command[4]               ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.626 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.642 ns                 ;
; 1.628 ns                                ; sig_doRead                                          ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.640 ns                 ;
; 1.629 ns                                ; sig_no_of_refs_needed[6]                            ; sig_no_of_refs_needed[7]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.645 ns                 ;
; 1.629 ns                                ; sig_doRead                                          ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.641 ns                 ;
; 1.630 ns                                ; sig_doRead                                          ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.642 ns                 ;
; 1.631 ns                                ; sig_no_of_refs_needed[6]                            ; sig_no_of_refs_needed[9]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.647 ns                 ;
; 1.642 ns                                ; sig_doRead                                          ; sig_aktZustand.INIT          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.654 ns                 ;
; 1.646 ns                                ; sig_aktZustand.IDLE                                 ; sig_doRead                   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.666 ns                 ;
; 1.658 ns                                ; sig_doAutoRef                                       ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.672 ns                 ;
; 1.659 ns                                ; sig_doAutoRef                                       ; sig_aktZustand.OFF           ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.673 ns                 ;
; 1.660 ns                                ; sig_doAutoRef                                       ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.674 ns                 ;
; 1.662 ns                                ; sig_doReset                                         ; sig_aktZustand.SCHREIBEN     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.678 ns                 ;
; 1.665 ns                                ; sig_no_of_refs_needed[1]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.679 ns                 ;
; 1.667 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[3]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.034 ns                   ; 1.701 ns                 ;
; 1.667 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[2]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.034 ns                   ; 1.701 ns                 ;
; 1.667 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.034 ns                   ; 1.701 ns                 ;
; 1.667 ns                                ; sig_dram_init_done_s                                ; sig_no_of_refs_needed[0]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.034 ns                   ; 1.701 ns                 ;
; 1.670 ns                                ; sig_no_of_refs_needed[8]                            ; sig_doRead                   ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; sig_delay[0]                                        ; sig_delay[5]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.676 ns                                ; sig_delay[8]                                        ; sig_delay[11]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.694 ns                 ;
; 1.677 ns                                ; sig_done                                            ; sig_aktZustand.ZURUECKSETZEN ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.710 ns                 ;
; 1.679 ns                                ; sig_no_of_refs_needed[2]                            ; sig_doAutoRef                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.693 ns                 ;
; 1.681 ns                                ; sig_done                                            ; sig_aktZustand.SCHREIBEN     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.714 ns                 ;
; 1.698 ns                                ; sig_delay[12]                                       ; sig_delay[14]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.712 ns                 ;
; 1.699 ns                                ; sig_no_of_refs_needed[7]                            ; sig_no_of_refs_needed[0]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.717 ns                 ;
; 1.700 ns                                ; sig_no_of_refs_needed[7]                            ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.718 ns                 ;
; 1.701 ns                                ; sig_no_of_refs_needed[7]                            ; sig_no_of_refs_needed[3]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.719 ns                 ;
; 1.701 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[2]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.719 ns                 ;
; 1.706 ns                                ; sig_delay[8]                                        ; sig_delay[12]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.724 ns                 ;
; 1.707 ns                                ; sig_no_of_refs_needed[0]                            ; sig_no_of_refs_needed[4]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.721 ns                 ;
; 1.707 ns                                ; sig_delay[4]                                        ; sig_delay[7]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.725 ns                 ;
; 1.709 ns                                ; sig_dram_init_done_s                                ; sig_delay[11]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.729 ns                 ;
; 1.713 ns                                ; sig_doAutoRef                                       ; sig_aktZustand.SCHREIBEN     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.727 ns                 ;
; 1.716 ns                                ; sig_delay[3]                                        ; sig_delay[7]                 ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.734 ns                 ;
; 1.722 ns                                ; sig_delay[9]                                        ; sig_delay[11]                ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.738 ns                 ;
; 1.732 ns                                ; sig_ba[0]                                           ; sig_ba[0]                    ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.748 ns                 ;
; 1.735 ns                                ; sig_resetDone                                       ; sig_aktZustand.LESEN         ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.751 ns                 ;
; 1.737 ns                                ; sig_resetDone                                       ; sig_aktZustand.IDLE          ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.753 ns                 ;
; 1.739 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[0]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.757 ns                 ;
; 1.740 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[1]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.758 ns                 ;
; 1.741 ns                                ; sig_no_of_refs_needed[9]                            ; sig_no_of_refs_needed[3]     ; pll1:pll|altpll:altpll_component|_clk0 ; pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.759 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                        ;                                        ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------------------+----------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 8.111 ns   ; CMD[1] ; sig_doInit                 ; CLK      ;
; N/A   ; None         ; 8.111 ns   ; CMD[1] ; sig_doReset                ; CLK      ;
; N/A   ; None         ; 8.094 ns   ; CMD[1] ; sig_doWrite                ; CLK      ;
; N/A   ; None         ; 8.094 ns   ; CMD[1] ; sig_doAutoRef              ; CLK      ;
; N/A   ; None         ; 8.016 ns   ; RESET  ; sig_doInit                 ; CLK      ;
; N/A   ; None         ; 8.016 ns   ; RESET  ; sig_doReset                ; CLK      ;
; N/A   ; None         ; 7.999 ns   ; RESET  ; sig_doWrite                ; CLK      ;
; N/A   ; None         ; 7.999 ns   ; RESET  ; sig_doAutoRef              ; CLK      ;
; N/A   ; None         ; 7.848 ns   ; RESET  ; sig_delay[9]               ; CLK      ;
; N/A   ; None         ; 7.847 ns   ; RESET  ; sig_delay[7]               ; CLK      ;
; N/A   ; None         ; 7.846 ns   ; RESET  ; sig_delay[10]              ; CLK      ;
; N/A   ; None         ; 7.842 ns   ; RESET  ; sig_delay[6]               ; CLK      ;
; N/A   ; None         ; 7.841 ns   ; RESET  ; sig_delay[12]              ; CLK      ;
; N/A   ; None         ; 7.701 ns   ; CMD[0] ; sig_doInit                 ; CLK      ;
; N/A   ; None         ; 7.701 ns   ; CMD[0] ; sig_doReset                ; CLK      ;
; N/A   ; None         ; 7.684 ns   ; CMD[0] ; sig_doWrite                ; CLK      ;
; N/A   ; None         ; 7.684 ns   ; CMD[0] ; sig_doAutoRef              ; CLK      ;
; N/A   ; None         ; 7.676 ns   ; CMD[1] ; sig_doRead                 ; CLK      ;
; N/A   ; None         ; 7.644 ns   ; RESET  ; sig_delay[4]               ; CLK      ;
; N/A   ; None         ; 7.643 ns   ; RESET  ; sig_delay[13]              ; CLK      ;
; N/A   ; None         ; 7.640 ns   ; RESET  ; sig_delay[3]               ; CLK      ;
; N/A   ; None         ; 7.639 ns   ; RESET  ; sig_delay[14]              ; CLK      ;
; N/A   ; None         ; 7.638 ns   ; RESET  ; sig_delay[8]               ; CLK      ;
; N/A   ; None         ; 7.581 ns   ; RESET  ; sig_doRead                 ; CLK      ;
; N/A   ; None         ; 7.571 ns   ; RESET  ; sig_delay[11]              ; CLK      ;
; N/A   ; None         ; 7.373 ns   ; RESET  ; sig_delay[2]               ; CLK      ;
; N/A   ; None         ; 7.373 ns   ; RESET  ; sig_delay[0]               ; CLK      ;
; N/A   ; None         ; 7.371 ns   ; RESET  ; sig_delay[1]               ; CLK      ;
; N/A   ; None         ; 7.369 ns   ; RESET  ; sig_delay[5]               ; CLK      ;
; N/A   ; None         ; 7.266 ns   ; CMD[0] ; sig_doRead                 ; CLK      ;
; N/A   ; None         ; 6.514 ns   ; RESET  ; sig_no_of_refs_needed[0]   ; CLK      ;
; N/A   ; None         ; 6.514 ns   ; RESET  ; sig_no_of_refs_needed[1]   ; CLK      ;
; N/A   ; None         ; 6.514 ns   ; RESET  ; sig_no_of_refs_needed[2]   ; CLK      ;
; N/A   ; None         ; 6.514 ns   ; RESET  ; sig_no_of_refs_needed[3]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_no_of_refs_needed[9]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_no_of_refs_needed[8]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_no_of_refs_needed[6]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_no_of_refs_needed[5]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_no_of_refs_needed[7]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_no_of_refs_needed[4]   ; CLK      ;
; N/A   ; None         ; 6.447 ns   ; RESET  ; sig_one_auto_ref_time_done ; CLK      ;
; N/A   ; None         ; 6.319 ns   ; RESET  ; oDRAM0_CKE~reg0            ; CLK      ;
+-------+--------------+------------+--------+----------------------------+----------+


+----------------------------------------------------------------------------------------------------------+
; tco                                                                                                      ;
+-------+--------------+------------+----------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To             ; From Clock ;
+-------+--------------+------------+----------------------------------------+----------------+------------+
; N/A   ; None         ; 4.666 ns   ; sig_ba[1]                              ; oDRAM0_BA[1]   ; CLK        ;
; N/A   ; None         ; 4.653 ns   ; sig_ba[0]                              ; oDRAM0_BA[0]   ; CLK        ;
; N/A   ; None         ; 4.370 ns   ; oDRAM0_CKE~reg0                        ; oDRAM0_CKE     ; CLK        ;
; N/A   ; None         ; 4.354 ns   ; sig_command[0]                         ; oDRAM0_UDQM1   ; CLK        ;
; N/A   ; None         ; 4.316 ns   ; sig_addr[10]                           ; oDRAM0_A[10]   ; CLK        ;
; N/A   ; None         ; 4.068 ns   ; sig_addr[5]                            ; oDRAM0_A[5]    ; CLK        ;
; N/A   ; None         ; 4.059 ns   ; sig_command[0]                         ; oDRAM0_LDQM0   ; CLK        ;
; N/A   ; None         ; 4.058 ns   ; sig_command[3]                         ; oDRAM0_RAS_N   ; CLK        ;
; N/A   ; None         ; 3.753 ns   ; sig_dram_init_done_s                   ; DRAM_INIT_DONE ; CLK        ;
; N/A   ; None         ; 3.733 ns   ; sig_command[2]                         ; oDRAM0_WE_N    ; CLK        ;
; N/A   ; None         ; 3.728 ns   ; sig_command[4]                         ; oDRAM0_CAS_N   ; CLK        ;
; N/A   ; None         ; 0.659 ns   ; pll1:pll|altpll:altpll_component|_clk0 ; oDRAM0_CLK     ; CLK        ;
+-------+--------------+------------+----------------------------------------+----------------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -5.590 ns ; CMD[0] ; sig_doWrite                ; CLK      ;
; N/A           ; None        ; -5.707 ns ; CMD[0] ; sig_doRead                 ; CLK      ;
; N/A           ; None        ; -6.084 ns ; RESET  ; sig_doReset                ; CLK      ;
; N/A           ; None        ; -6.087 ns ; CMD[1] ; sig_doWrite                ; CLK      ;
; N/A           ; None        ; -6.089 ns ; RESET  ; oDRAM0_CKE~reg0            ; CLK      ;
; N/A           ; None        ; -6.148 ns ; CMD[1] ; sig_doRead                 ; CLK      ;
; N/A           ; None        ; -6.187 ns ; RESET  ; sig_doAutoRef              ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_no_of_refs_needed[9]   ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_no_of_refs_needed[8]   ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_no_of_refs_needed[6]   ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_no_of_refs_needed[5]   ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_no_of_refs_needed[7]   ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_no_of_refs_needed[4]   ; CLK      ;
; N/A           ; None        ; -6.217 ns ; RESET  ; sig_one_auto_ref_time_done ; CLK      ;
; N/A           ; None        ; -6.284 ns ; RESET  ; sig_no_of_refs_needed[0]   ; CLK      ;
; N/A           ; None        ; -6.284 ns ; RESET  ; sig_no_of_refs_needed[1]   ; CLK      ;
; N/A           ; None        ; -6.284 ns ; RESET  ; sig_no_of_refs_needed[2]   ; CLK      ;
; N/A           ; None        ; -6.284 ns ; RESET  ; sig_no_of_refs_needed[3]   ; CLK      ;
; N/A           ; None        ; -6.563 ns ; RESET  ; sig_doRead                 ; CLK      ;
; N/A           ; None        ; -6.749 ns ; RESET  ; sig_doWrite                ; CLK      ;
; N/A           ; None        ; -7.139 ns ; RESET  ; sig_delay[5]               ; CLK      ;
; N/A           ; None        ; -7.141 ns ; RESET  ; sig_delay[1]               ; CLK      ;
; N/A           ; None        ; -7.143 ns ; RESET  ; sig_delay[2]               ; CLK      ;
; N/A           ; None        ; -7.143 ns ; RESET  ; sig_delay[0]               ; CLK      ;
; N/A           ; None        ; -7.341 ns ; RESET  ; sig_delay[11]              ; CLK      ;
; N/A           ; None        ; -7.408 ns ; RESET  ; sig_delay[8]               ; CLK      ;
; N/A           ; None        ; -7.409 ns ; RESET  ; sig_delay[14]              ; CLK      ;
; N/A           ; None        ; -7.410 ns ; RESET  ; sig_delay[3]               ; CLK      ;
; N/A           ; None        ; -7.413 ns ; RESET  ; sig_delay[13]              ; CLK      ;
; N/A           ; None        ; -7.414 ns ; RESET  ; sig_delay[4]               ; CLK      ;
; N/A           ; None        ; -7.454 ns ; CMD[0] ; sig_doAutoRef              ; CLK      ;
; N/A           ; None        ; -7.471 ns ; CMD[0] ; sig_doInit                 ; CLK      ;
; N/A           ; None        ; -7.471 ns ; CMD[0] ; sig_doReset                ; CLK      ;
; N/A           ; None        ; -7.611 ns ; RESET  ; sig_delay[12]              ; CLK      ;
; N/A           ; None        ; -7.612 ns ; RESET  ; sig_delay[6]               ; CLK      ;
; N/A           ; None        ; -7.616 ns ; RESET  ; sig_delay[10]              ; CLK      ;
; N/A           ; None        ; -7.617 ns ; RESET  ; sig_delay[7]               ; CLK      ;
; N/A           ; None        ; -7.618 ns ; RESET  ; sig_delay[9]               ; CLK      ;
; N/A           ; None        ; -7.786 ns ; RESET  ; sig_doInit                 ; CLK      ;
; N/A           ; None        ; -7.864 ns ; CMD[1] ; sig_doAutoRef              ; CLK      ;
; N/A           ; None        ; -7.881 ns ; CMD[1] ; sig_doInit                 ; CLK      ;
; N/A           ; None        ; -7.881 ns ; CMD[1] ; sig_doReset                ; CLK      ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 24 13:31:16 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sdram0_ctrl -c sdram0_ctrl --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.571 ns for clock "pll1:pll|altpll:altpll_component|_clk0" between source register "sig_delay[12]" and destination register "sig_ba[0]"
    Info: Fmax is 225.78 MHz (period= 4.429 ns)
    Info: + Largest register to register requirement is 9.782 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.405 ns
                Info: Clock period of Destination clock "pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.595 ns
                Info: Clock period of Source clock "pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.004 ns
            Info: + Shortest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.154 ns) + CELL(0.537 ns) = 2.743 ns; Loc. = LCFF_X3_Y13_N19; Fanout = 3; REG Node = 'sig_ba[0]'
                Info: Total cell delay = 0.537 ns ( 19.58 % )
                Info: Total interconnect delay = 2.206 ns ( 80.42 % )
            Info: - Longest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to source register is 2.747 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.158 ns) + CELL(0.537 ns) = 2.747 ns; Loc. = LCFF_X5_Y13_N29; Fanout = 3; REG Node = 'sig_delay[12]'
                Info: Total cell delay = 0.537 ns ( 19.55 % )
                Info: Total interconnect delay = 2.210 ns ( 80.45 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y13_N29; Fanout = 3; REG Node = 'sig_delay[12]'
        Info: 2: + IC(0.724 ns) + CELL(0.398 ns) = 1.122 ns; Loc. = LCCOMB_X3_Y13_N26; Fanout = 4; COMB Node = 'Equal6~0'
        Info: 3: + IC(0.263 ns) + CELL(0.393 ns) = 1.778 ns; Loc. = LCCOMB_X3_Y13_N16; Fanout = 4; COMB Node = 'Equal14~1'
        Info: 4: + IC(0.468 ns) + CELL(0.438 ns) = 2.684 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 2; COMB Node = 'sig_addr[10]~2'
        Info: 5: + IC(0.465 ns) + CELL(0.438 ns) = 3.587 ns; Loc. = LCCOMB_X3_Y13_N8; Fanout = 2; COMB Node = 'sig_ba~2'
        Info: 6: + IC(0.258 ns) + CELL(0.366 ns) = 4.211 ns; Loc. = LCFF_X3_Y13_N19; Fanout = 3; REG Node = 'sig_ba[0]'
        Info: Total cell delay = 2.033 ns ( 48.28 % )
        Info: Total interconnect delay = 2.178 ns ( 51.72 % )
Info: No valid register-to-register data paths exist for clock "CLK"
Info: Minimum slack time is 391 ps for clock "pll1:pll|altpll:altpll_component|_clk0" between source register "sig_command[0]" and destination register "sig_command[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 1; COMB Node = 'sig_command[0]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.595 ns
                Info: Clock period of Destination clock "pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.595 ns
                Info: Clock period of Source clock "pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.740 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.151 ns) + CELL(0.537 ns) = 2.740 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command[0]'
                Info: Total cell delay = 0.537 ns ( 19.60 % )
                Info: Total interconnect delay = 2.203 ns ( 80.40 % )
            Info: - Shortest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to source register is 2.740 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.151 ns) + CELL(0.537 ns) = 2.740 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command[0]'
                Info: Total cell delay = 0.537 ns ( 19.60 % )
                Info: Total interconnect delay = 2.203 ns ( 80.40 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "sig_doInit" (data pin = "CMD[1]", clock pin = "CLK") is 8.111 ns
    Info: + Longest pin to register delay is 8.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_AJ3; Fanout = 3; PIN Node = 'CMD[1]'
        Info: 2: + IC(5.284 ns) + CELL(0.242 ns) = 6.396 ns; Loc. = LCCOMB_X4_Y12_N28; Fanout = 1; COMB Node = 'sig_doAutoRef~0'
        Info: 3: + IC(0.435 ns) + CELL(0.150 ns) = 6.981 ns; Loc. = LCCOMB_X5_Y12_N0; Fanout = 5; COMB Node = 'sig_doAutoRef~1'
        Info: 4: + IC(0.668 ns) + CELL(0.660 ns) = 8.309 ns; Loc. = LCFF_X3_Y12_N5; Fanout = 4; REG Node = 'sig_doInit'
        Info: Total cell delay = 1.922 ns ( 23.13 % )
        Info: Total interconnect delay = 6.387 ns ( 76.87 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLK" and output clock "pll1:pll|altpll:altpll_component|_clk0" is -2.595 ns
    Info: - Shortest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.757 ns; Loc. = LCFF_X3_Y12_N5; Fanout = 4; REG Node = 'sig_doInit'
        Info: Total cell delay = 0.537 ns ( 19.48 % )
        Info: Total interconnect delay = 2.220 ns ( 80.52 % )
Info: tco from clock "CLK" to destination pin "oDRAM0_BA[1]" through register "sig_ba[1]" is 4.666 ns
    Info: + Offset between input clock "CLK" and output clock "pll1:pll|altpll:altpll_component|_clk0" is -2.595 ns
    Info: + Longest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to source register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.154 ns) + CELL(0.537 ns) = 2.743 ns; Loc. = LCFF_X3_Y13_N9; Fanout = 1; REG Node = 'sig_ba[1]'
        Info: Total cell delay = 0.537 ns ( 19.58 % )
        Info: Total interconnect delay = 2.206 ns ( 80.42 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N9; Fanout = 1; REG Node = 'sig_ba[1]'
        Info: 2: + IC(1.638 ns) + CELL(2.630 ns) = 4.268 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'oDRAM0_BA[1]'
        Info: Total cell delay = 2.630 ns ( 61.62 % )
        Info: Total interconnect delay = 1.638 ns ( 38.38 % )
Info: th for register "sig_doWrite" (data pin = "CMD[0]", clock pin = "CLK") is -5.590 ns
    Info: + Offset between input clock "CLK" and output clock "pll1:pll|altpll:altpll_component|_clk0" is -2.595 ns
    Info: + Longest clock path from clock "pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.170 ns) + CELL(0.537 ns) = 2.759 ns; Loc. = LCFF_X4_Y12_N9; Fanout = 4; REG Node = 'sig_doWrite'
        Info: Total cell delay = 0.537 ns ( 19.46 % )
        Info: Total interconnect delay = 2.222 ns ( 80.54 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_Y5; Fanout = 3; PIN Node = 'CMD[0]'
        Info: 2: + IC(4.723 ns) + CELL(0.371 ns) = 5.936 ns; Loc. = LCCOMB_X4_Y12_N8; Fanout = 1; COMB Node = 'sig_doWrite~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.020 ns; Loc. = LCFF_X4_Y12_N9; Fanout = 4; REG Node = 'sig_doWrite'
        Info: Total cell delay = 1.297 ns ( 21.54 % )
        Info: Total interconnect delay = 4.723 ns ( 78.46 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Mon Jan 24 13:31:19 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


