benchmark,config,status,result,time_real,exit_code,time_cpu,memory
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p0.smt2,,to,unknown,1201.0,0,1200.9,1515.3
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p1.smt2,,ok,unsat,92.5,0,92.0,1351.1
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p10.smt2,,ok,unsat,94.6,0,94.3,1351.2
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p11.smt2,,ok,unsat,92.3,0,91.8,1351.1
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p12.smt2,,ok,unsat,93.2,0,92.9,1351.1
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p13.smt2,,ok,unsat,93.9,0,92.9,1350.6
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p14.smt2,,ok,unsat,92.4,0,92.1,1350.6
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p15.smt2,,ok,unsat,92.1,0,91.8,1351.2
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p16.smt2,,to,unknown,1201.0,0,1200.2,1526.0
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p17.smt2,,ok,unsat,92.4,0,92.2,1350.8
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p18.smt2,,ok,unsat,92.7,0,92.4,1350.3
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p19.smt2,,ok,unsat,93.6,0,93.4,1351.0
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p2.smt2,,ok,unsat,93.5,0,93.1,1351.0
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p20.smt2,,ok,unsat,92.9,0,92.4,1350.7
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p21.smt2,,ok,unsat,93.0,0,92.7,1350.6
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p22.smt2,,ok,unsat,94.7,0,94.0,1351.3
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p23.smt2,,ok,unsat,92.3,0,92.1,1351.2
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p24.smt2,,ok,unsat,94.5,0,94.1,1351.5
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p25.smt2,,ok,unsat,94.8,0,94.6,1351.8
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p26.smt2,,ok,unsat,92.7,0,92.2,1351.2
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p27.smt2,,ok,unsat,94.4,0,93.5,1351.4
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p28.smt2,,ok,unsat,93.0,0,92.8,1350.6
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p29.smt2,,ok,unsat,92.2,0,91.8,1350.3
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p3.smt2,,ok,unsat,93.6,0,92.7,1351.5
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p30.smt2,,ok,unsat,93.7,0,93.5,1351.5
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p31.smt2,,ok,unsat,92.3,0,92.1,1350.5
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p4.smt2,,ok,unsat,92.5,0,92.2,1351.1
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p5.smt2,,ok,unsat,92.7,0,92.4,1350.9
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p6.smt2,,ok,unsat,94.1,0,93.9,1351.2
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p7.smt2,,ok,unsat,93.0,0,92.5,1350.7
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p8.smt2,,ok,unsat,91.5,0,91.3,1350.4
TelAviv-Amir-Minimum_true-termination.c_Iteration1_Loop_4-pieceTemplate_p9.smt2,,ok,unsat,92.7,0,92.4,1350.5
