<profile>

<section name = "Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17'" level="0">
<item name = "Date">Mon May 20 14:16:01 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">kalman_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_82_17">8, 8, 6, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 135, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 200, -</column>
<column name="Register">-, -, 691, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U64">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1347_1_fu_392_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln1347_fu_370_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln82_fu_285_p2">+, 0, 0, 11, 3, 1</column>
<column name="icmp_ln82_fu_279_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="or_ln1271_fu_307_p2">or, 0, 0, 3, 3, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_x_init_V_0_load_256_phi_fu_229_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_x_init_V_1_load_258_phi_fu_216_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_x_init_V_2_load_260_phi_fu_203_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_x_init_V_3_load_262_phi_fu_190_p8">14, 3, 32, 96</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_x_init_V_0_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_x_init_V_1_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_x_init_V_2_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_x_init_V_3_load_1">9, 2, 32, 64</column>
<column name="i_fu_78">9, 2, 3, 6</column>
<column name="x_init_V_0_load_2_fu_82">9, 2, 32, 64</column>
<column name="x_init_V_0_o">9, 2, 32, 64</column>
<column name="x_init_V_1_load_2_fu_86">9, 2, 32, 64</column>
<column name="x_init_V_1_o">9, 2, 32, 64</column>
<column name="x_init_V_2_load_2_fu_90">9, 2, 32, 64</column>
<column name="x_init_V_2_o">9, 2, 32, 64</column>
<column name="x_init_V_3_load_2_fu_94">9, 2, 32, 64</column>
<column name="x_init_V_3_o">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="K_V_load_1_reg_550">32, 0, 32, 0</column>
<column name="K_V_load_reg_540">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="empty_reg_516">2, 0, 2, 0</column>
<column name="i_fu_78">3, 0, 3, 0</column>
<column name="icmp_ln82_reg_521">1, 0, 1, 0</column>
<column name="mul_ln1273_1_reg_593">48, 0, 48, 0</column>
<column name="mul_ln1273_reg_555">48, 0, 48, 0</column>
<column name="sext_ln1273_9_cast_reg_511">48, 0, 48, 0</column>
<column name="shl_ln1271_reg_525">2, 0, 3, 1</column>
<column name="tmp_s_reg_598">32, 0, 32, 0</column>
<column name="x_init_V_0_load_1_reg_565">32, 0, 32, 0</column>
<column name="x_init_V_0_load_2_fu_82">32, 0, 32, 0</column>
<column name="x_init_V_1_load_1_reg_572">32, 0, 32, 0</column>
<column name="x_init_V_1_load_2_fu_86">32, 0, 32, 0</column>
<column name="x_init_V_2_load_1_reg_579">32, 0, 32, 0</column>
<column name="x_init_V_2_load_2_fu_90">32, 0, 32, 0</column>
<column name="x_init_V_3_load_1_reg_586">32, 0, 32, 0</column>
<column name="x_init_V_3_load_2_fu_94">32, 0, 32, 0</column>
<column name="y_V_1_0257_cast_cast_reg_506">48, 0, 48, 0</column>
<column name="empty_reg_516">64, 32, 2, 0</column>
<column name="icmp_ln82_reg_521">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_363_p_din0">out, 32, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_363_p_din1">out, 33, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_363_p_dout0">in, 48, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_363_p_ce">out, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_377_p_din0">out, 32, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_377_p_din1">out, 33, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_377_p_dout0">in, 48, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="grp_fu_377_p_ce">out, 1, ap_ctrl_hs, kalman_filter_top_Pipeline_VITIS_LOOP_82_17, return value</column>
<column name="x_init_V_3_load">in, 32, ap_none, x_init_V_3_load, scalar</column>
<column name="x_init_V_2_load">in, 32, ap_none, x_init_V_2_load, scalar</column>
<column name="x_init_V_1_load">in, 32, ap_none, x_init_V_1_load, scalar</column>
<column name="x_init_V_0_load">in, 32, ap_none, x_init_V_0_load, scalar</column>
<column name="K_V_address0">out, 3, ap_memory, K_V, array</column>
<column name="K_V_ce0">out, 1, ap_memory, K_V, array</column>
<column name="K_V_q0">in, 32, ap_memory, K_V, array</column>
<column name="K_V_address1">out, 3, ap_memory, K_V, array</column>
<column name="K_V_ce1">out, 1, ap_memory, K_V, array</column>
<column name="K_V_q1">in, 32, ap_memory, K_V, array</column>
<column name="sext_ln1273_9">in, 32, ap_none, sext_ln1273_9, scalar</column>
<column name="y_V_1_0257_cast">in, 32, ap_none, y_V_1_0257_cast, scalar</column>
<column name="x_init_V_3_load_2_out">out, 32, ap_vld, x_init_V_3_load_2_out, pointer</column>
<column name="x_init_V_3_load_2_out_ap_vld">out, 1, ap_vld, x_init_V_3_load_2_out, pointer</column>
<column name="x_init_V_2_load_2_out">out, 32, ap_vld, x_init_V_2_load_2_out, pointer</column>
<column name="x_init_V_2_load_2_out_ap_vld">out, 1, ap_vld, x_init_V_2_load_2_out, pointer</column>
<column name="x_init_V_1_load_2_out">out, 32, ap_vld, x_init_V_1_load_2_out, pointer</column>
<column name="x_init_V_1_load_2_out_ap_vld">out, 1, ap_vld, x_init_V_1_load_2_out, pointer</column>
<column name="x_init_V_0_load_2_out">out, 32, ap_vld, x_init_V_0_load_2_out, pointer</column>
<column name="x_init_V_0_load_2_out_ap_vld">out, 1, ap_vld, x_init_V_0_load_2_out, pointer</column>
<column name="x_init_V_0_i">in, 32, ap_ovld, x_init_V_0, pointer</column>
<column name="x_init_V_0_o">out, 32, ap_ovld, x_init_V_0, pointer</column>
<column name="x_init_V_0_o_ap_vld">out, 1, ap_ovld, x_init_V_0, pointer</column>
<column name="x_init_V_1_i">in, 32, ap_ovld, x_init_V_1, pointer</column>
<column name="x_init_V_1_o">out, 32, ap_ovld, x_init_V_1, pointer</column>
<column name="x_init_V_1_o_ap_vld">out, 1, ap_ovld, x_init_V_1, pointer</column>
<column name="x_init_V_2_i">in, 32, ap_ovld, x_init_V_2, pointer</column>
<column name="x_init_V_2_o">out, 32, ap_ovld, x_init_V_2, pointer</column>
<column name="x_init_V_2_o_ap_vld">out, 1, ap_ovld, x_init_V_2, pointer</column>
<column name="x_init_V_3_i">in, 32, ap_ovld, x_init_V_3, pointer</column>
<column name="x_init_V_3_o">out, 32, ap_ovld, x_init_V_3, pointer</column>
<column name="x_init_V_3_o_ap_vld">out, 1, ap_ovld, x_init_V_3, pointer</column>
</table>
</item>
</section>
</profile>
