![3.5 总线结构 - 绘图](../../attachment/3.5%20总线结构%20-%20绘图.vsdx)

# 单总线结构

![image 2020240228125835](../../attachment/png/Pasted%20image%2020240228125835.png)

# 多总线结构

## 双总线结构

![image 20240228130738](../../attachment/png/Pasted%20image%2020240228130738.png)

通道：有指令系统、控制器，能执行简单的通道指令

## 三总线结构

![image 20240228130754](../../attachment/png/Pasted%20image%2020240228130754.png)

DMA：高速外设总线

## 三总线结构进一步形式

![image 20240228130803](../../attachment/png/Pasted%20image%2020240228130803.png)

通过添加一个低容量高速的的Cache，解决高速CPU与低速内存之间的数据交换
- CPU速度的增长 - 平均每年提升57%（经验）
- 内存的存储延迟 - 平均每十年降低50%（经验）
问题：多种速度的模块链接到一条总线上，影响高速模块的运行

## 四总线结构

![image 20240228130810](../../attachment/png/Pasted%20image%2020240228130810.png)

通过添加一条高速总线，解决了不同速度的模块的高效率运行

# 总线结构举例

## 传统微型机总线结构

![image 20240228130818](../../attachment/png/Pasted%20image%2020240228130818.png)

## VL-BUS局部总线结构

![image 20240228130822](../../attachment/png/Pasted%20image%2020240228130822.png)

## PCI总线

![image 20240228130826](../../attachment/png/Pasted%20image%2020240228130826.png)

## 多层PCI总线结构

![image 20240228130839](../../attachment/png/Pasted%20image%2020240228130839.png)
实现总线驱动能力的提高和桥的扩展
