# do zxw_mux2to1_verilog.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module zxw_mux2to1_verilog
# 
# Top level modules:
# 	zxw_mux2to1_verilog
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module zxw_mux2to1_verilog_vlg_sample_tst
# -- Compiling module zxw_mux2to1_verilog_vlg_check_tst
# -- Compiling module zxw_mux2to1_verilog_vlg_vec_tst
# 
# Top level modules:
# 	zxw_mux2to1_verilog_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.zxw_mux2to1_verilog_vlg_vec_tst 
# Loading work.zxw_mux2to1_verilog_vlg_vec_tst
# Loading work.zxw_mux2to1_verilog
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.zxw_mux2to1_verilog_vlg_sample_tst
# Loading work.zxw_mux2to1_verilog_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : zxw_mux2to1_verilog.vt(152)
#    Time: 1 us  Iteration: 0  Instance: /zxw_mux2to1_verilog_vlg_vec_tst/tb_out
