# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# ** Warning: (vish-164) Directory 'D:/PhotonUser/AppData/Local/Temp' specified with environment variable $TMPDIR does not exist.
# Invalid argument. (errno = EINVAL)
# ** Warning: (vsim-164) Directory 'D:/PhotonUser/AppData/Local/Temp' specified with environment variable $TMPDIR does not exist.
# No such file or directory. (errno = ENOENT)
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:52 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 05:20:52 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/printable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:52 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 05:20:53 on Jun 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/lfsr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:53 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 05:20:53 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:53 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 05:20:53 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/decodeKeysL4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:53 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 05:20:53 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/bin2AsciiHex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:53 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 05:20:53 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4 {D:/PhotonUser/Lab/junkai/cse140l/Lab4/asciiHex2Bin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:20:53 on Jun 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/Lab/junkai/cse140l/Lab4" D:/PhotonUser/Lab/junkai/cse140l/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 05:20:53 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 05:21:20 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:20 on Jun 05,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 05:21:21 on Jun 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:21 on Jun 05,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 05:21:21 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:21 on Jun 05,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 05:21:21 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:21 on Jun 05,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 05:21:21 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:21 on Jun 05,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 05:21:21 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:21:21 on Jun 05,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 05:21:21 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 05:21:30 on Jun 05,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
# ** Warning: (vsim-3017) D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v(84): [TFMPC] - Too few port connections. Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/scctrl File: D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v
# ** Warning: (vsim-3722) D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v(84): [TFMPC] - Missing connection for port 'dEsc'.
# ** Warning: (vsim-3015) D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v(678): [PCDPC] - Port size (1) does not match connection size (32) for port 'ce'. The port definition is at: D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/scctrl/ldk File: D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scctrl/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PhotonUser  Hostname: WIN-CAP4PQJPIRL  ProcessID: 4960
#           Attempting to use alternate WLF file "./wlftx6ree6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx6ree6
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# L12345678
# Eabcd!
# f0c0276cb0
# L12345678
# Df0c0276cb0
# abcd!
# ** Note: $finish    : D:/PhotonUser/Lab/junkai/cse140l/Lab4/tb_sft.v(246)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at D:/PhotonUser/Lab/junkai/cse140l/Lab4/tb_sft.v line 246
# End time: 05:22:15 on Jun 05,2019, Elapsed time: 0:00:45
# Errors: 0, Warnings: 5
