Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  5 10:05:23 2018
| Host         : Vivien-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mse_mandelbrot_control_sets_placed.rpt
| Design       : mse_mandelbrot
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             113 |           49 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             249 |           56 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                              Enable Signal                              |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  ClkSys100MhzxC_IBUF_BUFG                                       |                                                                         | RstxR_IBUF                                            |                1 |              2 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s[6]_i_1_n_0 | RstxR_IBUF                                            |                2 |              7 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC | HdmixI/VgaxI/VgaControlerxI/VCountxD                                    | HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[15]_0        |                4 |             16 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                         | HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[15]_0        |                6 |             19 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                         | HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[7] |               11 |             24 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/E[0]                    | RstxR_IBUF                                            |                9 |             25 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_im_i                  | RstxR_IBUF                                            |                8 |             25 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                         |                                                       |               25 |             33 |
|  z_r2_i2_big_new_s0                                             |                                                                         |                                                       |               24 |             80 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_2ri_big_s             | RstxR_IBUF                                            |               33 |            176 |
+-----------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 7      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


