/* This file is automatically generated by the 'pikdb' utility
   from Microchip .dev files. Do not edit.
   In case of errors, please contact the author: 
   alain.gibaud@free.fr */

#include "pikdb.hh"


deviceRecord devDB[] = { 
{
"p10f200"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=Functions as Master Clear\n0=Functions as GP3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"1(1-0)"
"{Unused\n}"

, 0x00, 0xFF // program memory 
, 0x100, 0x103 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0xFF, 0xFF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f202"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=Functions as Master Clear\n0=Functions as GP3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"1(1-0)"
"{Unused\n}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f204"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=Functions as Master Clear\n0=Functions as GP3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"1(1-0)"
"{Unused\n}"

, 0x00, 0xFF // program memory 
, 0x100, 0x103 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0xFF, 0xFF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f206"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=Functions as Master Clear\n0=Functions as GP3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"1(1-0)"
"{Unused\n}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f220"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=Functions as Master Clear\n0=Functions as GP3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"MCPU[1]"
"{Master Clear Pull-up Resistor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"IOFSCS[0]"
"{Internal Oscillator Speed Select\n"
"1=8 MHz\n0=4 MHz\n""}"

, 0x00, 0xFF // program memory 
, 0x100, 0x103 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0xFF, 0xFF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f222"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=Functions as Master Clear\n0=Functions as GP3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"MCPU[1]"
"{Master Clear Pull-up Resistor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"IOFSCS[0]"
"{Internal Oscillator Speed Select\n"
"1=8 MHz\n0=4 MHz\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f320"
, 0x2980  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(11-14)"
"{Unused\n}"
"DEBUG[13]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"WRT[12-11]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 07Fh write protected, 080h to 1FFh may be modified by EECON control\n01=000h to 0FFh write protected, 100h to 1FFh may be modified by EECON control\n00=000h to 1FFh write protected, no addresses may be modified by EECON control\n""}"
"0(10)"
"{Unused\n}"
"LPBOREN[9]"
"{Brown-out Reset Selection bits\n"
"1=Enabled\n0=Disabled\n""}"
"LVP[8]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"CP[7]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"0(2-1)"
"{Unused\n}"
"FOSC[0]"
"{Oscillator Selection bits\n"
"0=INTOSC oscillator: CLKIN function disabled\n1=EC: CLKIN on RA1/CLKIN\n""}"

, 0x0, 0x1ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 16 // write buffer size 

, 12 // bits per word 
}
,
{
"p10f322"
, 0x2980  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(11-14)"
"{Unused\n}"
"DEBUG[13]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"WRT[12-11]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 07Fh write protected, 080h to 1FFh may be modified by EECON control\n01=000h to 0FFh write protected, 100h to 1FFh may be modified by EECON control\n00=000h to 1FFh write protected, no addresses may be modified by EECON control\n""}"
"0(10)"
"{Unused\n}"
"LPBOREN[9]"
"{Brown-out Reset Selection bits\n"
"1=Enabled\n0=Disabled\n""}"
"LVP[8]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"CP[7]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"0(2-1)"
"{Unused\n}"
"FOSC[0]"
"{Oscillator Selection bits\n"
"0=INTOSC oscillator: CLKIN function disabled\n1=EC: CLKIN on RA1/CLKIN\n""}"

, 0x0, 0x1ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 16 // write buffer size 

, 12 // bits per word 
}
,
{
"p10lf320"
, 0x2980  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(11-14)"
"{Unused\n}"
"DEBUG[13]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"WRT[12-11]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 07Fh write protected, 080h to 1FFh may be modified by EECON control\n01=000h to 0FFh write protected, 100h to 1FFh may be modified by EECON control\n00=000h to 1FFh write protected, no addresses may be modified by EECON control\n""}"
"0(10)"
"{Unused\n}"
"LPBOREN[9]"
"{Brown-out Reset Selection bits\n"
"1=Enabled\n0=Disabled\n""}"
"LVP[8]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"CP[7]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"0(2-1)"
"{Unused\n}"
"FOSC[0]"
"{Oscillator Selection bits\n"
"0=INTOSC oscillator: CLKIN function dusabled\n1=EC: CLKIN on RA1/CLKIN\n""}"

, 0x0, 0x1ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 16 // write buffer size 

, 12 // bits per word 
}
,
{
"p10lf322"
, 0x2980  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(11-14)"
"{Unused\n}"
"DEBUG[13]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"WRT[12-11]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 07Fh write protected, 080h to 1FFh may be modified by EECON control\n01=000h to 0FFh write protected, 100h to 1FFh may be modified by EECON control\n00=000h to 1FFh write protected, no addresses may be modified by EECON control\n""}"
"0(10)"
"{Unused\n}"
"LPBOREN[9]"
"{Brown-out Reset Selection bits\n"
"1=Enabled\n0=Disabled\n""}"
"LVP[8]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"CP[7]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"0(2-1)"
"{Unused\n}"
"FOSC[0]"
"{Oscillator Selection bits\n"
"0=INTOSC oscillator: CLKIN function dusabled\n1=EC: CLKIN on RA1/CLKIN\n""}"

, 0x0, 0x1ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 16 // write buffer size 

, 12 // bits per word 
}
,
{
"p12c508a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12c508"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12c509a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12c509"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12c671"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[11-10]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"MCLRE[7]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[6-5]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12c672"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[11-10]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"MCLRE[7]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[6-5]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x7FF, 0x7FF // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12ce518"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12ce519"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12ce673"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[11-10]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"MCLRE[7]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[6-5]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12ce674"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[11-10]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"MCLRE[7]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[6-5]"
"{Code Protect\n"
"11=Off\n01=200:3FE\n00=All\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x7FF, 0x7FF // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12cr509a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"1(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=External RC\n00=LP\n01=XT\n10=Internal RC\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12f1822"
, 0x2700  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 7FFh may be modified by EECON control\n01=000h to 3FFh write protected, 400h to 7FFh may be modified by EECON control\n00=000h to 7FFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x7ff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 16 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f1840"
, 0x1b80  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCOREV[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f508"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC\n10=INTOSC\n01=XT\n00=LP\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x1FF, 0x1FF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12f509"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(11-5)"
"{Unused\n}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC\n10=INTOSC\n01=XT\n00=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12f510"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xfff)
"0(11-6)"
"{Unused\n}"
"IOSCFS[5]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz INTOSC Speed\n0=4 MHz INTOSC Speed\n""}"
"MCLRE[4]"
"{Master Clear Enable\n"
"1=RB3/MCLR Functions as MCLR\n0=RB3/MCLR Functions as RB3\n""}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC[1-0]"
"{Oscillator Select\n"
"11=EXTRC With 1 ms DRT\n10=INTRC With 1 ms DRT\n01=XT Osc With 18 ms DRT\n00=LP Osc With 18 ms DRT\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 12 // bits per word 
}
,
{
"p12f519"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xfff)
"0(13-7)"
"{Unused\n}"
"CPDF[6]"
"{Code Protection bit - Flash Data Memory\n"
"1=Disabled\n0=Enabled\n""}"
"IOSCFS[5]"
"{Internal Oscillator Frequency Select bit\n"
"1=8 MHz INTOSC Speed\n0=4 MHz INTOSC Speed\n""}"
"MCLRE[4]"
"{Master Clear Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"CP[3]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[2]"
"{Watchdog Timer Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"OSC[1-0]"
"{Oscillator Selection bits\n"
"00=LP Osc With 18 ms DRT\n01=XT Osc With 18 ms DRT\n10=INTRC With 1 ms DRT\n11=EXTRC With 1 ms DRT\n""}"

, 0x0, 0x3ff // program memory 
, 0x440, 0x443 // user ID data
, -1, -1 // EEPROM data
, 0xfff, 0xfff // CONFIG data
, 0x3ff, 0x3ff // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f520"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xfff)
"0(13-7)"
"{Unused\n}"
"CPDF[6]"
"{Code Protect bit - Self Writable Memory\n"
"1=Disabled\n0=Enabled\n""}"
"IOSCFS[5]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz INTOSC Speed\n0=4 MHz INTOSC Speed\n""}"
"MCLR[4]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"CP[3]"
"{Code Protect\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[2]"
"{Watchdog Timer Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC[1-0]"
"{Oscillator\n"
"00=LP Osc With 18 ms DRT\n01=XT Osc With 18 ms DRT\n10=INTRC With 1 ms DRT\n11=EXTRC With 1 ms DRT\n""}"

, 0x0, 0x5ff // program memory 
, 0x640, 0x643 // user ID data
, -1, -1 // EEPROM data
, 0xfff, 0xfff // CONFIG data
, 0x5ff, 0x5ff // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f609"
, 0x2240  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD disabled\n01=BOD disabled\n10=BOD enabled in run, disabled in sleep\n11=BOD Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f615"
, 0x2180  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD disabled\n01=BOD disabled\n10=BOD enabled in run, disabled in sleep\n11=BOD Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f617"
, 0x1360  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"WRT[11-10]"
"{Flash Program Memory Self Write\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 7FFh may be modified by PMCON control\n01=000h to FFFh write protected, 800h to 7FFh may be modified by PMCON control\n00=000h to 7FFh write protected, no addresses may be modified by PMCON control\n""}"
"BOREN[9-8]"
"{Brown Out Detect\n"
"00=Disabled\n01=BOR disabled\n10=BOR enabled in run, disabled in sleep\n11=Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[4]"
"{Power Up Timer\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=Enabled\n0=Disabled\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x7ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f629"
, 0xf80  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BG[13-12]"
"{Bandgap Calibration Bits\n"
"11=Highest Bandgap Voltage\n00=Lowest Bandgap Voltage\n""}"
"0(11-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[7]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f635"
, 0xfa0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13)"
"{Unused\n}"
"WUR[12]"
"{Wake-Up Reset\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f675"
, 0xfc0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BG[13-12]"
"{Bandgap Calibration Bits\n"
"11=Highest Bandgap Voltage\n00=Lowest Bandgap Voltage\n""}"
"0(11-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[7]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f683"
, 0x460  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p12f752"
, 0x1500  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{...\n"
"1=Disabled\n0=Enabled\n""}"
"CKLOUTEN[12]"
"{...\n"
"1=Disabled\n0=Enabled\n""}"
"WRT[11-10]"
"{...\n"
"11=Disabled\n10=000h to 0FFh write protected\n01=000h to 1FFh write protected\n00=000h to 3FFh write protected\n""}"
"BOREN[9-8]"
"{...\n"
"11=BOR enabled\n10=BOR disabled during Sleep and enabled during run\n00=BOR disabled\n""}"
"0(7)"
"{Unused\n}"
"CP[6]"
"{Code Protect\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[4]"
"{Power Up Timer\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=Enabled\n0=Disabled\n""}"
"0(2-1)"
"{Unused\n}"
"FOSC[0]"
"{...\n"
"1=EC oscillator mode.  CLKIN function on RA5/CLKIN\n0=Internal oscillator mode.  I/O function on RA5/CLKIN\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12hv609"
, 0x2280  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD disabled\n01=BOD disabled\n10=BOD enabled in run, disabled in sleep\n11=BOD Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12hv615"
, 0x21a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD disabled\n01=BOD disabled\n10=BOD enabled in run, disabled in sleep\n11=BOD Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12hv752"
, 0x1520  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{...\n"
"1=Disabled\n0=Enabled\n""}"
"CKLOUTEN[12]"
"{...\n"
"1=Disabled\n0=Enabled\n""}"
"WRT[11-10]"
"{...\n"
"11=Disabled\n10=000h to 0FFh write protected\n01=000h to 1FFh write protected\n00=000h to 3FFh write protected\n""}"
"BOREN[9-8]"
"{...\n"
"11=BOR enabled\n10=BOR disabled during Sleep and enabled during run\n00=BOR disabled\n""}"
"0(7)"
"{Unused\n}"
"CP[6]"
"{Code Protect\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[4]"
"{Power Up Timer\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=Enabled\n0=Disabled\n""}"
"0(2-1)"
"{Unused\n}"
"FOSC[0]"
"{...\n"
"1=EC oscillator mode.  CLKIN function on RA5/CLKIN\n0=Internal oscillator mode.  I/O function on RA5/CLKIN\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p12lf1822"
, 0x2800  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 7FFh may be modified by EECON control\n01=000h to 3FFh write protected, 400h to 7FFh may be modified by EECON control\n00=000h to 7FFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x7ff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 16 // write buffer size 

, 14 // bits per word 
}
,
{
"p12lf1840"
, 0x1bc0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCOREV[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c432"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c433"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FE\n010101=200:7FE\n000000=All\n""}"
"MCLRE[7]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[6-5]"
"{Code Protect\n"
"11=Off\n10=400:7FE\n01=200:7FE\n00=All\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x7FF, 0x7FF // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c505"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-6]"
"{Code Protect\n"
"111111=Off\n000000=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c54c"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c54"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"X(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c554"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n000000=On\n""}"
"X(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c557"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=0400h-07FFh Code Protected\n010101=0200h-07FFh Code Protected\n000000=0000h-07FFh Code Protected\n""}"
"X(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=0400h-07FFh Code Protected\n01=0200h-07FFh Code Protected\n00=0000h-07FFh Code Protected\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c558"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"X(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c55a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c55"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"X(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c56a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c56"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"X(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c57c"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c57"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"X(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c58a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c58b"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c620a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n000000=On\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c620"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n000000=On\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c621a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n010101=200:3FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n01=200:3FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c621"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n010101=200:3FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n01=200:3FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c622a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c622"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c62a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c62b"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c63a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c63"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c642"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"PARITY[7]"
"{Parity\n"
"1=On\n0=Off\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c64a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=0400:07FF\n010101=0200:07FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=0400:07FF\n01=0200:07FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c65a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c65b"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c662"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"PARITY[7]"
"{Parity\n"
"1=On\n0=Off\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c66"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=1000:1FFF\n010101=800:1FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1000:1FFF\n01=800:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c67"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=1000:1FFF\n010101=800:1FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1000:1FFF\n01=800:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c710"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-7]"
"{Code Protect\n"
"1111111=Off\n0000000=On\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c711"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-7]"
"{Code Protect\n"
"1111111=Off\n0000000=On\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c712"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n010101=200:3FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n01=200:3FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c715"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"PARITY[7]"
"{Parity\n"
"1=On\n0=Off\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c716"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c717"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=ER CLKOUT\n110=ER I/O\n101=INTRC CLKOUT\n100=INTRC I/O\n011=EC I/O\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c71"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"1(13-5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=On\n0=Off\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c72a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c72"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c73a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c73b"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c745"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=1000:1FFF\n010101=800:1FFF\n000000=All\n""}"
"X(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1000:1FFF\n01=800:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=E4\n00=HS\n01=EC\n10=H4\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c74a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c74b"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c765"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=1000:1FFF\n010101=800:1FFF\n000000=All\n""}"
"X(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1000:1FFF\n01=800:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=E4\n00=HS\n01=EC\n10=H4\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c76"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=1000:1FFF\n010101=800:1FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1000:1FFF\n01=800:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c770"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=ER CLKOUT\n110=ER I/O\n101=INTRC CLKOUT\n100=INTRC I/O\n011=EC I/O\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c771"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=ER CLKOUT\n110=ER I/O\n101=INTRC CLKOUT\n100=INTRC I/O\n011=EC I/O\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c773"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c774"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c77"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=1000:1FFF\n010101=800:1FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1000:1FFF\n01=800:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c781"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=RC CLKOUT\n110=RC I/O\n101=INTRC CLKOUT\n100=INTRC I/O\n011=EC I/O\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c782"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"BODENV[11-10]"
"{Brown Out Voltage\n"
"11=2.5V\n10=2.7V\n01=4.2V\n00=4.5V\n""}"
"CP[9-8]"
"{Code Protect\n"
"11=Off\n00=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=RC CLKOUT\n110=RC I/O\n101=INTRC CLKOUT\n100=INTRC I/O\n011=EC I/O\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c923"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c924"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7-6)"
"{Unused\n}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c925"
, 0x140  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=0000:07FF\n01=0000:0EFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16c926"
, 0x100  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=0000:0FFF\n01=0000:1EFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16ce623"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n000000=On\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16ce624"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n010101=200:3FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n01=200:3FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16ce625"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr54a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr54c"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr54"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"X(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr56a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr57c"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr58b"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-12)"
"{Unused\n}"
"CP[11-3]"
"{Code Protect\n"
"111111111=Off\n000000000=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr620a"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n000000=On\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr62"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr63"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr64"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr65"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=800:FFF\n010101=400:FFF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=800:FFF\n01=400:FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr72"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-8]"
"{Code Protect\n"
"111111=Off\n101010=400:7FF\n010101=200:7FF\n000000=All\n""}"
"1(7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr73"
, 0xc80  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr74"
, 0xcc0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr76"
, 0xc00  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr77"
, 0xc40  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr83"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-4]"
"{Code Protect\n"
"1111111111=Program/Data Off\n1111110111=Program Off/Data On\n0000001000=Program On/Data Off\n0000000000=Program/Data On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16cr84"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-4]"
"{Code Protect\n"
"1111111111=Program/Data Off\n1111110111=Program Off/Data On\n0000001000=Program On/Data Off\n0000000000=Program/Data On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1507"
, 0x2d00  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOREN[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1516"
, 0x1680  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOR[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1517"
, 0x16a0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOR[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1518"
, 0x16c0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOR[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by EECON control\n01=000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control\n00=000h to 3FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x3fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1519"
, 0x16e0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOR[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by EECON control\n01=000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control\n00=000h to 3FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x3fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1526"
, 0x1580  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOR[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by PMCON control\n01=000h to FFFh write protected, 2000h to 3FFFh may be modified by PMCON control\n00=000h to 3FFFh write protected, no addresses may be modified by PMCON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1527"
, 0x15a0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"0(8)"
"{Unused\n}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOR[11]"
"{Low-Power Brown Out Reset\n"
"1=Disabled\n0=Enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(8-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by PMCON control\n01=000h to FFFh write protected, 2000h to 3FFFh may be modified by PMCON control\n00=000h to 3FFFh write protected, no addresses may be modified by PMCON control\n""}"

, 0x0, 0x3fff // program memory 
, 0x8000, 0x8003 // user ID data
, -1, -1 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1782"
, 0x2a00  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOREN[11]"
"{Low Power Brown-Out Reset Enable Bit\n"
"1=Low power brown-out is disabled\n0=Low power brown-out is enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x7ff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1783"
, 0x2a20  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"LPBOREN[11]"
"{Low Power Brown-Out Enable Bit\n"
"1=Low power brown-out is disabled\n0=Ultra low power brown out is enabled\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1823"
, 0x2720  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 7FFh may be modified by EECON control\n01=000h to 3FFh write protected, 400h to 7FFh may be modified by EECON control\n00=000h to 7FFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x7ff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 16 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1824"
, 0x2740  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCOREV[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1825"
, 0x2760  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCOREV[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1826"
, 0x2780  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 7FFh may be modified by EECON control\n01=000h to 3FFh write protected, 400h to 7FFh may be modified by EECON control\n00=000h to 7FFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x7ff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1827"
, 0x27a0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1828"
, 0x27c0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCOREV[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1829"
, 0x27e0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCOREV[4]"
"{VDDCORE Visibility\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1847"
, 0x1480  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1933"
, 0x2300  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable\n"
"11=Disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1934"
, 0x2340  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable\n"
"11=Disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to FFFh may be modified by EECON control\n01=000h to 7FFh write protected, 800h to FFFh may be modified by EECON control\n00=000h to FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0xfff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1936"
, 0x2360  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable\n"
"11=Disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1937"
, 0x1380  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(13)"
"{Unused\n}"
"BACKBUG[12]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Fail Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal-External Switch Over\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBODEN Disabled\n10=BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled\n01=Controlled by SBODEN\n00=BOD And SBODEN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{MCLR Pin Function Select\n"
"1=Normal Function\n0=Alternate Function\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"000=LP\n001=XT\n010=HS\n011=EC\n100=INTOSCIO\n101=INTOSC\n110=EXTRCIO\n111=EXTRC\n""}"

, 0x0, 0x5fff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1938"
, 0x23a0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable\n"
"11=Disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by EECON control\n01=000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control\n00=000h to 3FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x3fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1939"
, 0x23c0  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable\n"
"11=Disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by EECON control\n01=000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control\n00=000h to 3FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x3fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1946"
, 0x2500  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control\n01=000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control\n00=000h to 1FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x1fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f1947"
, 0x2520  // device ID 

// config bits descriptor
,
// CONFIG1 (0x8007)
"FCMEN[13]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[12]"
"{Internal/External Switchover\n"
"1=Enabled\n0=Disabled\n""}"
"CLKOUTEN[11]"
"{Clock Out Enable\n"
"1=Disabled\n0=Enabled\n""}"
"BOREN[10-9]"
"{Brown-out Reset Enable\n"
"11=Enabled\n10=Brown-out Reset enabled while running and disabled in Sleep\n01=Brown-out Reset controlled by the SBOREN bit in the BORCON register\n00=Disabled\n""}"
"CPD[8]"
"{Data Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"CP[7]"
"{Flash Program Memory Code Protection\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[6]"
"{MCLR Pin Function Select\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[5]"
"{Power-up Timer Enable\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[4-3]"
"{Watchdog Timer Enable\n"
"11=Enabled\n10=WDT enabled while running and disabled in Sleep\n01=WDT controlled by the SWDTEN bit in the WDTCON register\n00=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection\n"
"111=ECH, External Clock, High Power Mode (4-32 MHz): device clock supplied to CLKIN pin\n110=ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin\n101=ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin\n100=INTOSC oscillator: I/O function on CLKIN pin\n011=EXTRC oscillator: External RC circuit connected to CLKIN pin\n010=HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins\n001=XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins\n000=LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins\n""}"

";"

// CONFIG2 (0x8008)
"LVP[13]"
"{Low-Voltage Programming Enable\n"
"1=Enabled\n0=Disabled\n""}"
"DEBUG[12]"
"{In-Circuit Debugger Mode\n"
"1=Disabled\n0=Enabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V\n""}"
"STVREN[9]"
"{Stack Overflow/Underflow Reset Enable\n"
"1=Enabled\n0=Disabled\n""}"
"PLLEN[8]"
"{PLL Enable\n"
"1=Enabled\n0=Disabled\n""}"
"0(7-5)"
"{Unused\n}"
"VCAPEN[4]"
"{Voltage Regulator Capacitor Enable\n"
"1=Disabled\n0=Enabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRT[1-0]"
"{Flash Memory Self-Write Protection\n"
"11=Disabled\n10=000h to 1FFh write protected, 200h to 3FFFh may be modified by EECON control\n01=000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control\n00=000h to 3FFFh write protected, no addresses may be modified by EECON control\n""}"

, 0x0, 0x3fff // program memory 
, 0x8000, 0x8003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x8007, 0x8008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f505"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-6)"
"{Unused\n}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC w/ RB4 on OSC2\n101=INTOSC RC Clockout\n100=INTOSC w/ RB4 on OSC2\n011=EC w/ RB4 on OSC2\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f506"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-7)"
"{Unused\n}"
"IOSCFS[6]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz INTOSC Speed\n0=4 MHz INTOSC Speed\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=RB3/MCLR Functions as MCLR\n0=RB3/MCLR Functions as RB3\n""}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC[2-0]"
"{Oscillator Select\n"
"000=LP Osc With 18 ms DRT\n001=XT Osc With 18 ms DRT\n010=HS Osc With 18 ms DRT\n011=EC Osc With RB4 and 18 ms DRT\n100=INTRC With RB4 and 1 ms DRT\n101=INTRC With CLKOUT and 1 ms DRT\n110=EXTRC With RB4 1 ms DRT\n111=EXTRC With CLKOUT 1 ms DRT\n""}"

, 0x00, 0x3FF // program memory 
, 0x400, 0x403 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f526"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-8)"
"{Unused\n}"
"CPDF[7]"
"{Code Protect bit - Flash Data Memory\n"
"1=Off\n0=On\n""}"
"IOSCFS[6]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz INTOSC Speed\n0=4 MHz INTOSC Speed\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=RB3/MCLR functions as MCLR\n0=RB3/MCLR functions as RB3, MCLR internally tied to Vdd\n""}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer Enable\n"
"1=Enabled\n0=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator\n"
"000=LP oscillator and 18 ms DRT\n001=XT oscillator and 18 ms DRT\n010=HS oscillator and 18 ms DRT\n011=EC oscillator with RB4 function on RB4/OSC2/CLKOUT and 1 ms DRT\n100=INTRC with RB4 function on RB4/OSC2/CLKOUT and 1 ms DRT\n101=INTRC with CLKOUT function on RB4/OSC2/CLKOUT and 1 ms DRT\n110=EXTRC with RB4 function on RB4/OSC2/CLKOUT and 1 ms DRT\n111=EXTRC with CLKOUT function on RB4/OSC2/CLKOUT and 1 ms DRT\n""}"

, 0x00, 0x3FF // program memory 
, 0x440, 0x443 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, 0x3ff, 0x3ff // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f54"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f57"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f59"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"0(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x000, 0x7FF // program memory 
, 0x800, 0x803 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f610"
, 0x2260  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD disabled\n01=BOD disabled\n10=BOD enabled in run, disabled in sleep\n11=BOD Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f616"
, 0x1240  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f627a"
, 0x1040  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"1(12-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n1=RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n1=INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n1=INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n0=EC\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n10=RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n01=INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n00=INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n11=EC\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f627"
, 0x7a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n01=200:3FF\n00=All\n""}"
"CP[11-10]"
"{Code Protect\n"
"11=Off\n01=200:3FF\n00=All\n""}"
"1(9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=ER CLKOUT\n1=ER I/O\n1=INTRC CLKOUT\n1=INTRC I/O\n0=EC I/O\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=ER CLKOUT\n10=ER I/O\n01=INTRC CLKOUT\n00=INTRC I/O\n11=EC I/O\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f628a"
, 0x1060  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"1(12-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n1=RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n1=INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n1=INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n0=EC\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n10=RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n01=INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n00=INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n11=EC\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f628"
, 0x7c0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"CP[11-10]"
"{Code Protect\n"
"11=Off\n10=400:7FF\n01=200:7FF\n00=All\n""}"
"1(9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=ER CLKOUT\n1=ER I/O\n1=INTRC CLKOUT\n1=INTRC I/O\n0=EC I/O\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=ER CLKOUT\n10=ER I/O\n01=INTRC CLKOUT\n00=INTRC I/O\n11=EC I/O\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f630"
, 0x10c0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BG[13-12]"
"{Bandgap Calibration Bits\n"
"11=Highest Bandgap Voltage\n00=Lowest Bandgap Voltage\n""}"
"0(11-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[7]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f631"
, 0x1420  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f636"
, 0x10a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13)"
"{Unused\n}"
"WUR[12]"
"{Wake-Up Reset\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBOREN Disabled\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n01=SBOREN controls BOR function\n00=BOD and SBOREN disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f639"
, 0x10a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13)"
"{Unused\n}"
"WUR[12]"
"{Wake-Up Reset\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2009 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f648a"
, 0x1100  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"X(12-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enabled\n0=Disabled\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=Enabled\n0=Disabled\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n1=RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n1=INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n1=INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n0=EC\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Disabled\n0=Enabled\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC: CLKOUT on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n10=RC: I/O on RA6/OSC2/CLKOUT, RC on RA7/OSC1/CLKIN\n01=INTOSC: CLKOUT on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n00=INTOSC: I/O on RA6/OSC2/CLKOUT, I/O on RA7/OSC1/CLKIN\n11=EC\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f676"
, 0x10e0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BG[13-12]"
"{Bandgap Calibration Bits\n"
"11=Highest Bandgap Voltage\n00=Lowest Bandgap Voltage\n""}"
"0(11-9)"
"{Unused\n}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[7]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x3FF, 0x3FF // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f677"
, 0x1440  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x7ff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f684"
, 0x1080  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f685"
, 0x4a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0000, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f687"
, 0x1320  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0000, 0x07FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f688"
, 0x1180  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f689"
, 0x1340  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0000, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f690"
, 0x1400  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0000, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, 0x2008, 0x2008 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f707"
, 0x1ac0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{In-Circuit Debugger Mode bit\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"1=Enabled\n0=Disabled\n""}"
"0(11)"
"{Unused\n}"
"BORV[10]"
"{Brown-out Reset Voltage Selection bit\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V nominal\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V nominal\n""}"
"BOREN[9-8]"
"{Brown-out Reset Selection bits\n"
"11=Enabled\n10=BOR enabled during operation and disabled in Sleep\n01=Disabled\n00=Disabled\n""}"
"0(7)"
"{Unused\n}"
"CP[6]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[4]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[3]"
"{Watchdog Timer Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection bits\n"
"111=RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN\n110=RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN\n101=INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function  on RA7/OSC1/CLKIN\n100=INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN pins\n011=EC oscillator: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN\n010=HS oscillator: High Speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n001=XT oscillator: Crystal/resonator on RA6/OSC2/CLKIN and RA7/OSC1/CLKIN\n000=LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=Disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0x1fff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f716"
, 0x1140  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=All\n""}"
"1(12-8)"
"{Unused\n}"
"BODENV[7]"
"{Brown Out Voltage\n"
"1=VBOR set to 4.0V\n0=VBOR set to 2.5V\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5-4)"
"{Unused\n}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f720"
, 0x1c00  // device ID 

// config bits descriptor
,
// CONFIG1 (0x2007)
"DEBUG[13]"
"{Debugger Mode\n"
"0=Enabled\n1=Disabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"0=Disabled\n1=Enabled\n""}"
"0(11-10)"
"{Unused\n}"
"BOREN[9-8]"
"{Brown-out Reset Enable bits\n"
"00=Disabled\n10=Brown-out Reset enabled during operation and disabled in Sleep\n11=Enabled\n""}"
"0(7)"
"{Unused\n}"
"CP[6]"
"{Flash Program Memory Code Protection bit\n"
"0=Enabled\n1=Disabled\n""}"
"MCLRE[5]"
"{RA3/MCLR/VPP Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[4]"
"{Power-up Timer Enable bit\n"
"0=Enabled\n1=Disabled\n""}"
"WDTEN[3]"
"{Watchdog Timer Enable bit\n"
"0=Disabled\n1=Enabled\n""}"
"0(2)"
"{Unused\n}"
"FOSC[1-0]"
"{Oscillator Selection bits\n"
"11=EC oscillator: CLKO function on RA4/CLKO pin, CLKI on RA5/CLKI\n10=EC oscillator: I/O function on RA4/CLKO pin, CLKI on RA5/CLKI\n01=INTOSC oscillator: CLKO function on RA4/CLKO pin, I/O function on RA5/CLKI\n00=INTOSCIO oscillator: I/O function on RA4/CLKO pin, I/O function on RA5/CLKI\n""}"

";"

// CONFIG2 (0x2008)
"0(13-5)"
"{Unused\n}"
"VCAPEN[4]"
"{...\n"
"1=Disabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRTEN[1-0]"
"{Flash memory self-write protection bits\n"
"11=Disabled\n10=0h to 1FFh of flash memory write protected, 200h to FFFh may be modified\n01=0h to 7FFh of flash memory write protected, 800h to FFFh may be modified\n00=0h to FFFh of flash memory write protected, no address may be modified\n""}"

, 0x0, 0x7ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f721"
, 0x1c20  // device ID 

// config bits descriptor
,
// CONFIG1 (0x2007)
"DEBUG[13]"
"{Debugger Mode\n"
"0=Enabled\n1=Disabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"0=Disabled\n1=Enabled\n""}"
"0(11-10)"
"{Unused\n}"
"BOREN[9-8]"
"{Brown-out Reset Enable bits\n"
"00=Disabled\n10=Brown-out Reset enabled during operation and disabled in Sleep\n11=Enabled\n""}"
"0(7)"
"{Unused\n}"
"CP[6]"
"{Flash Program Memory Code Protection bit\n"
"0=Enabled\n1=Disabled\n""}"
"MCLRE[5]"
"{RA3/MCLR/VPP Pin Function Select bit\n"
"1=Enabled\n0=Disabled\n""}"
"PWRTE[4]"
"{Power-up Timer Enable bit\n"
"0=Enabled\n1=Disabled\n""}"
"WDTEN[3]"
"{Watchdog Timer Enable bit\n"
"0=Disabled\n1=Enabled\n""}"
"0(2)"
"{Unused\n}"
"FOSC[1-0]"
"{Oscillator Selection bits\n"
"11=EC oscillator: CLKO function on RA4/CLKO pin, CLKI on RA5/CLKI\n10=EC oscillator: I/O function on RA4/CLKO pin, CLKI on RA5/CLKI\n01=INTOSC oscillator: CLKO function on RA4/CLKO pin, I/O function on RA5/CLKI\n00=INTOSCIO oscillator: I/O function on RA4/CLKO pin, I/O function on RA5/CLKI\n""}"

";"

// CONFIG2 (0x2008)
"0(13-5)"
"{Unused\n}"
"VCAPEN[4]"
"{...\n"
"1=Disabled\n""}"
"0(3-2)"
"{Unused\n}"
"WRTEN[1-0]"
"{Flash memory self-write protection bits\n"
"11=Disabled\n10=0h to 1FFh of flash memory write protected, 200h to FFFh may be modified\n01=0h to 7FFh of flash memory write protected, 800h to FFFh may be modified\n00=0h to FFFh of flash memory write protected, no address may be modified\n""}"

, 0x0, 0xfff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 32 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f722a"
, 0x1b20  // device ID 

// config bits descriptor
,
// CONFIG1 (0x2007)
"DEBUG[13]"
"{In-Circuit Debugger Mode bit\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLL Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage selection bit\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V nominal\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V nominal\n""}"
"BOREN[9-8]"
"{Brown-out Reset Selection bits\n"
"11=Enabled\n10=BOR enabled during operation and disabled in Sleep\n01=Disabled\n00=Disabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select bit\n"
"0=Disabled\n1=Enabled\n""}"
"nPWRTE[4]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[3]"
"{Watchdog Timer Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection bits\n"
"111=RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN\n110=RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN\n101=INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN\n100=INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN\n011=EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN\n010=HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n001=XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n000=LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0x7ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f722"
, 0x1880  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"1=16MHz\n0=500KHz\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=1.9V\n0=2.5V\n""}"
"BOREN[9-8]"
"{Brown Out Reset Enable\n"
"00=BOR disabled\n01=BOR disabled\n10=BOR enabled in run, disabled in sleep\n11=BOR Enabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"nPWRTE[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"FOSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0x7ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f723a"
, 0x1b00  // device ID 

// config bits descriptor
,
// CONFIG1 (0x2007)
"DEBUG[13]"
"{In-Circuit Debugger Mode bit\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLL Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage selection bit\n"
"1=Brown-out Reset Voltage (VBOR) set to 1.9 V nominal\n0=Brown-out Reset Voltage (VBOR) set to 2.5 V nominal\n""}"
"BOREN[9-8]"
"{Brown-out Reset Selection bits\n"
"11=Enabled\n10=BOR enabled during operation and disabled in Sleep\n01=Disabled\n00=Disabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protection bit\n"
"1=Disabled\n0=Enabled\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select bit\n"
"0=Disabled\n1=Enabled\n""}"
"nPWRTE[4]"
"{Power-up Timer Enable bit\n"
"1=Disabled\n0=Enabled\n""}"
"WDTE[3]"
"{Watchdog Timer Enable bit\n"
"1=Enabled\n0=Disabled\n""}"
"FOSC[2-0]"
"{Oscillator Selection bits\n"
"111=RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN\n110=RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN\n101=INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN\n100=INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN\n011=EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN\n010=HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n001=XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n000=LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0xfff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f723"
, 0x1860  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"1=16MHz\n0=500KHz\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=1.9V\n0=2.5V\n""}"
"BOREN[9-8]"
"{Brown Out Reset Enable\n"
"00=BOR disabled\n01=BOR disabled\n10=BOR enabled in run, disabled in sleep\n11=BOR Enabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"nPWRTE[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"FOSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0xfff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f724"
, 0x1840  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"1=16MHz\n0=500KHz\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=1.9V\n0=2.5V\n""}"
"BOREN[9-8]"
"{Brown Out Reset Enable\n"
"00=BOR disabled\n01=BOR disabled\n10=BOR enabled in run, disabled in sleep\n11=BOR Enabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"nPWRTE[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"FOSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0xfff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f726"
, 0x1820  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"1=16MHz\n0=500KHz\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=1.9V\n0=2.5V\n""}"
"BOREN[9-8]"
"{Brown Out Reset Enable\n"
"00=BOR disabled\n01=BOR disabled\n10=BOR enabled in run, disabled in sleep\n11=BOR Enabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"nPWRTE[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"FOSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0x1fff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f727"
, 0x1800  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"DEBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"PLLEN[12]"
"{INTOSC PLLEN Enable Bit\n"
"1=16MHz\n0=500KHz\n""}"
"WDTCS[11]"
"{Watchdog Timer Clock Select\n"
"1=Standard Watchdog Timer is selected\n0=Low Power Watchdog Timer is selected\n""}"
"BORV[10]"
"{Brown-out Reset Voltage Selection\n"
"1=1.9V\n0=2.5V\n""}"
"BOREN[9-8]"
"{Brown Out Reset Enable\n"
"00=BOR disabled\n01=BOR disabled\n10=BOR enabled in run, disabled in sleep\n11=BOR Enabled\n""}"
"RES[7]"
"{Reserved\n"
"1=Reserved\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"nPWRTE[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"FOSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"0(13-6)"
"{Unused\n}"
"VCAPEN[5-4]"
"{Voltage Regulator Capacitor Enable bits\n"
"11=All VCAP pin functions are disabled\n10=VCAP functionality is enabled on RA6\n01=VCAP functionality is enabled on RA5\n00=VCAP functionality is enabled on RA0\n""}"
"0(3-0)"
"{Unused\n}"

, 0x0, 0x1fff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f72"
, 0xa0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f737"
, 0xba0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"CCP2MUX[12]"
"{CCP2 Mux\n"
"1=RC1\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"X(10-9)"
"{Unused\n}"
"BODENV[8-7]"
"{Brown Out Voltage\n"
"11=Set to 2.0V\n10=Set to 2.7V\n01=Set to 4.2V\n00=Set to 4.5V\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enable\n0=Disable\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select\n"
"1=MCLR\n0=RE3\n""}"
"OSC[4]"
"{Oscillator\n"
"1=EXTRC as Clock Out\n1=EXTRC as Port I/O\n1=INTRC as Clock Out\n1=INTRC as Port I/O\n0=EXTCLK as Port IO\n0=LP\n0=XT\n0=HS\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC as Clock Out\n10=EXTRC as Port I/O\n01=INTRC as Clock Out\n00=INTRC as Port I/O\n11=EXTCLK as Port IO\n00=LP\n01=XT\n10=HS\n""}"

";"

// CONFIG2 (0x2008)
"1(13-7)"
"{Unused\n}"
"BORSEN[6]"
"{BOR Software Enable\n"
"1=Enabled\n0=Disabled\n""}"
"1(5-2)"
"{Unused\n}"
"IESO[1]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[0]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f73"
, 0x600  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f747"
, 0xbe0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"CCP2MUX[12]"
"{CCP2 Mux\n"
"1=RC1\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"X(10-9)"
"{Unused\n}"
"BODENV[8-7]"
"{Brown Out Voltage\n"
"11=Set to 2.0V\n10=Set to 2.7V\n01=Set to 4.2V\n00=Set to 4.5V\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enable\n0=Disable\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select\n"
"1=MCLR\n0=RE3\n""}"
"OSC[4]"
"{Oscillator\n"
"1=EXTRC as Clock Out\n1=EXTRC as Port I/O\n1=INTRC as Clock Out\n1=INTRC as Port I/O\n0=EXTCLK as Port IO\n0=LP\n0=XT\n0=HS\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC as Clock Out\n10=EXTRC as Port I/O\n01=INTRC as Clock Out\n00=INTRC as Port I/O\n11=EXTCLK as Port IO\n00=LP\n01=XT\n10=HS\n""}"

";"

// CONFIG2 (0x2008)
"1(13-7)"
"{Unused\n}"
"BORSEN[6]"
"{BOR Software Enable\n"
"1=Enabled\n0=Disabled\n""}"
"1(5-2)"
"{Unused\n}"
"IESO[1]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[0]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f74"
, 0x620  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f767"
, 0xea0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"CCP2MUX[12]"
"{CCP2 Mux\n"
"1=RC1\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"X(10-9)"
"{Unused\n}"
"BODENV[8-7]"
"{Brown Out Voltage\n"
"11=Set to 2.0V\n10=Set to 2.7V\n01=Set to 4.2V\n00=Set to 4.5V\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enable\n0=Disable\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select\n"
"1=MCLR\n0=RE3\n""}"
"OSC[4]"
"{Oscillator\n"
"1=EXTRC as Clock Out\n1=EXTRC as Port I/O\n1=INTRC as Clock Out\n1=INTRC as Port I/O\n0=EXTCLK as Port IO\n0=LP\n0=XT\n0=HS\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC as Clock Out\n10=EXTRC as Port I/O\n01=INTRC as Clock Out\n00=INTRC as Port I/O\n11=EXTCLK as Port IO\n00=LP\n01=XT\n10=HS\n""}"

";"

// CONFIG2 (0x2008)
"1(13-7)"
"{Unused\n}"
"BORSEN[6]"
"{BOR Software Enable\n"
"1=Enabled\n0=Disabled\n""}"
"1(5-2)"
"{Unused\n}"
"IESO[1]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[0]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f76"
, 0x640  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f777"
, 0xde0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"CCP2MUX[12]"
"{CCP2 Mux\n"
"1=RC1\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"X(10-9)"
"{Unused\n}"
"BODENV[8-7]"
"{Brown Out Voltage\n"
"11=Set to 2.0V\n10=Set to 2.7V\n01=Set to 4.2V\n00=Set to 4.5V\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=Enable\n0=Disable\n""}"
"MCLRE[5]"
"{RE3/MCLR Pin Function Select\n"
"1=MCLR\n0=RE3\n""}"
"OSC[4]"
"{Oscillator\n"
"1=EXTRC as Clock Out\n1=EXTRC as Port I/O\n1=INTRC as Clock Out\n1=INTRC as Port I/O\n0=EXTCLK as Port IO\n0=LP\n0=XT\n0=HS\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC as Clock Out\n10=EXTRC as Port I/O\n01=INTRC as Clock Out\n00=INTRC as Port I/O\n11=EXTCLK as Port IO\n00=LP\n01=XT\n10=HS\n""}"

";"

// CONFIG2 (0x2008)
"1(13-7)"
"{Unused\n}"
"BORSEN[6]"
"{BOR Software Enable\n"
"1=Enabled\n0=Disabled\n""}"
"1(5-2)"
"{Unused\n}"
"IESO[1]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[0]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f77"
, 0x660  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-7)"
"{Unused\n}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5)"
"{Unused\n}"
"CP[4]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 2 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f785"
, 0x1200  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=EXTRC: CLKOUT on RA4, RC on RA5\n110=EXTRCIO: I/O on RA4, RC on RA5\n101=INTOSC: CLKOUT on RA4, I/O on RA5\n100=INTOSCIO: I/O on RA4/RA5\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f818"
, 0x4c0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Disabled\n0=Enabled - All protected\n""}"
"CCP1MUX[12]"
"{CCP1 Mux\n"
"1=RB2\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protection Disabled\n10=0x0000-0x1FF Write Protected, 0x200-0x3FF may be modified by EECON\n01=0x0000-0x3FF Write Protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{MCLR Select Bit\n"
"1=RA5 is MCLR\n0=RA5 is digital I/O, MCLR tied to VDD\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=EXTRC-RA6 is CLKOUT\n1=EXTRC-RA6 is Port I/O\n1=INTRC-RA6 is CLKOUT\n1=INTRC-RA6 is Port I/O\n0=EXTCLK-RA6 is Port I/O\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC-RA6 is CLKOUT\n10=EXTRC-RA6 is Port I/O\n01=INTRC-RA6 is CLKOUT\n00=INTRC-RA6 is Port I/O\n11=EXTCLK-RA6 is Port I/O\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f819"
, 0x4e0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Disabled\n0=Enabled - All protected\n""}"
"CCP1MUX[12]"
"{CCP1 Mux\n"
"1=RB2\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protection Disabled\n10=0x0000-0x1FF Write Protected, 0x200-0x7FF may be modified by EECON\n01=0x0000-0x3FF Write Protected, 0x400-0x7FF may be modified by EECON\n00=0x0000-0x5FF Write Protected, 0x600-0x7FF may be modified by EECON\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{MCLR Select Bit\n"
"1=RA5 is MCLR\n0=RA5 is digital I/O, MCLR tied to VDD\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=EXTRC-RA6 is CLKOUT\n1=EXTRC-RA6 is Port I/O\n1=INTRC-RA6 is CLKOUT\n1=INTRC-RA6 is Port I/O\n0=EXTCLK-RA6 is Port I/O\n0=HS\n0=XT\n0=LP\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC-RA6 is CLKOUT\n10=EXTRC-RA6 is Port I/O\n01=INTRC-RA6 is CLKOUT\n00=INTRC-RA6 is Port I/O\n11=EXTCLK-RA6 is Port I/O\n10=HS\n01=XT\n00=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f83"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-4]"
"{Code Protect\n"
"1111111111=Off\n0000000000=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f84a"
, 0x560  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-4]"
"{Code Protect\n"
"1111111111=Off\n0000000000=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f84"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-4]"
"{Code Protect\n"
"1111111111=Off\n0000000000=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x3FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f870"
, 0xd00  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f871"
, 0xd20  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f872"
, 0x8e0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n00=On\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x3f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f873a"
, 0xe40  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"1(12)"
"{Unused\n}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protection Off\n10=0h to FFh write Protected\n01=0h to 3FFh write Protected\n00=0h to 7FFh write Protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5-4)"
"{Unused\n}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f873"
, 0x960  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=0F00:0FFF\n01=0800:0FFF\n00=All\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=0F00:0FFF\n01=0800:0FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f874a"
, 0xe60  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"1(12)"
"{Unused\n}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protection Off\n10=0h to FFh write Protected\n01=0h to 3FFh write Protected\n00=0h to 7FFh write Protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5-4)"
"{Unused\n}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f874"
, 0x920  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=0F00:0FFF\n01=0800:0FFF\n00=All\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=0F00:0FFF\n01=0800:0FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f876a"
, 0xe00  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"1(12)"
"{Unused\n}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protection Off\n10=0h to FFh write Protected\n01=0h to 7FFh write Protected\n00=0h to FFFh write Protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5-4)"
"{Unused\n}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f876"
, 0x9e0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=1F00:1FFF\n01=1000:1FFF\n00=All\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1F00:1FFF\n01=1000:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f877a"
, 0xe20  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"1(12)"
"{Unused\n}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protection Off\n10=0h to FFh write Protected\n01=0h to 7FFh write Protected\n00=0h to FFFh write Protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"1(5-4)"
"{Unused\n}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f877"
, 0x9a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13-12]"
"{Code Protect\n"
"11=Off\n10=1F00:1FFF\n01=1000:1FFF\n00=All\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"1(10)"
"{Unused\n}"
"WRT_ENABLE[9]"
"{Flash Program Write\n"
"1=Enabled\n0=Disabled\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"CP[5-4]"
"{Code Protect\n"
"11=Off\n10=1F00:1FFF\n01=1000:1FFF\n00=All\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f87"
, 0x720  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=All\n""}"
"CCP1MUX[12]"
"{CCP1 Mux\n"
"1=RB0\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protect Off\n10=0000 to 00FF write protected\n01=0000 to 07FF write protected\n00=0000 to 0FFF write protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{RA5/MCLR Pin Function Select\n"
"1=MCLR\n0=RA5\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=EXTRC-OSC2 as Clock Out\n1=EXTRC-OSC2 as RA6\n1=INTRC-OSC2 as Clock Out\n1=INTRC-OSC2 as RA6\n0=EXTCLK as Port IO\n0=LP\n0=XT\n0=HS\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC-OSC2 as Clock Out\n10=EXTRC-OSC2 as RA6\n01=INTRC-OSC2 as Clock Out\n00=INTRC-OSC2 as RA6\n11=EXTCLK as Port IO\n00=LP\n01=XT\n10=HS\n""}"

";"

// CONFIG2 (0x2008)
"1(13-2)"
"{Unused\n}"
"IESO[1]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[0]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f882"
, 0x2000  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BACKBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[12]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"1(13-11)"
"{Unused\n}"
"WRT[10-9]"
"{Self Write Enable\n"
"00=0000-07ff prot\n01=0000-03ff prot\n10=0000-00ff prot\n11=No protection\n""}"
"BOR4V[8]"
"{Brown Out Reset Sel Bit\n"
"0=Brown out at 2.1V\n1=Brown out at 4.0V\n""}"
"1(7-0)"
"{Unused\n}"

, 0x0, 0x7ff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0x7f+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f883"
, 0x2020  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BACKBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[12]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"1(13-11)"
"{Unused\n}"
"WRT[10-9]"
"{Self Write Enable\n"
"00=0000-07ff prot\n01=0000-03ff prot\n10=0000-00ff prot\n11=No protection\n""}"
"BOR4V[8]"
"{Brown Out Reset Sel Bit\n"
"0=Brown out at 2.1V\n1=Brown out at 4.0V\n""}"
"1(7-0)"
"{Unused\n}"

, 0x0, 0xfff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f884"
, 0x2040  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BACKBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[12]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"1(13-11)"
"{Unused\n}"
"WRT[10-9]"
"{Self Write Enable\n"
"00=0000-07ff prot\n01=0000-03ff prot\n10=0000-00ff prot\n11=No protection\n""}"
"BOR4V[8]"
"{Brown Out Reset Sel Bit\n"
"0=Brown out at 2.1V\n1=Brown out at 4.0V\n""}"
"1(7-0)"
"{Unused\n}"

, 0x0, 0xfff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f886"
, 0x2060  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BACKBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[12]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"1(13-11)"
"{Unused\n}"
"WRT[10-9]"
"{Self Write Enable\n"
"00=0000-0fff prot\n01=0000-07ff prot\n10=0000-00ff prot\n11=No protection\n""}"
"BOR4V[8]"
"{Brown Out Reset Sel Bit\n"
"0=Brown out at 2.1V\n1=Brown out at 4.0V\n""}"
"1(7-0)"
"{Unused\n}"

, 0x0, 0x1fff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f887"
, 0x2080  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"BACKBUG[13]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"LVP[12]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"0=RE3 is digital input\n1=/MCLR is external\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

";"

// CONFIG2 (0x2008)
"1(13-11)"
"{Unused\n}"
"WRT[10-9]"
"{Self Write Enable\n"
"00=0000-0fff prot\n01=0000-07ff prot\n10=0000-00ff prot\n11=No protection\n""}"
"BOR4V[8]"
"{Brown Out Reset Sel Bit\n"
"0=Brown out at 2.1V\n1=Brown out at 4.0V\n""}"
"1(7-0)"
"{Unused\n}"

, 0x0, 0x1fff // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f88"
, 0x760  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"CP[13]"
"{Code Protect\n"
"1=Off\n0=All\n""}"
"CCP1MUX[12]"
"{CCP1 Mux\n"
"1=RB0\n0=RB3\n""}"
"BACKBUG[11]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"WRT_ENABLE[10-9]"
"{Flash Program Write\n"
"11=Write Protect Off\n10=0000 to 00FF write protected\n01=0000 to 07FF write protected\n00=0000 to 0FFF write protected\n""}"
"CPD[8]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"LVP[7]"
"{Low Voltage Program\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[6]"
"{Brown Out Detect\n"
"1=On\n0=Off\n""}"
"MCLRE[5]"
"{RA5/MCLR Pin Function Select\n"
"1=MCLR\n0=RA5\n""}"
"OSC-2[4]"
"{Oscillator\n"
"1=EXTRC-OSC2 as Clock Out\n1=EXTRC-OSC2 as RA6\n1=INTRC-OSC2 as Clock Out\n1=INTRC-OSC2 as RA6\n0=EXTCLK as Port IO\n0=LP\n0=XT\n0=HS\n""}"
"PUT[3]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=EXTRC-OSC2 as Clock Out\n10=EXTRC-OSC2 as RA6\n01=INTRC-OSC2 as Clock Out\n00=INTRC-OSC2 as RA6\n11=EXTCLK as Port IO\n00=LP\n01=XT\n10=HS\n""}"

";"

// CONFIG2 (0x2008)
"1(13-2)"
"{Unused\n}"
"IESO[1]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"FCMEN[0]"
"{Fail-Safe Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"

, 0x00, 0xFFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2008 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f913"
, 0x13e0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(13)"
"{Unused\n}"
"BACKBUG[12]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Fail Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal-External Switch Over\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBODEN Disabled\n10=BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled\n01=Controlled by SBODEN\n00=BOD And SBODEN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{MCLR Pin Function Select\n"
"1=Normal Function\n0=Alternate Function\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"000=LP\n001=XT\n010=HS\n011=EC\n100=INTOSCIO\n101=INTOSC\n110=EXTRCIO\n111=EXTRC\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xFF+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f914"
, 0x13c0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(13)"
"{Unused\n}"
"BACKBUG[12]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Fail Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal-External Switch Over\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBODEN Disabled\n10=BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled\n01=Controlled by SBODEN\n00=BOD And SBODEN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{MCLR Pin Function Select\n"
"1=Normal Function\n0=Alternate Function\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"000=LP\n001=XT\n010=HS\n011=EC\n100=INTOSCIO\n101=INTOSC\n110=EXTRCIO\n111=EXTRC\n""}"

, 0x00, 0x0FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xFF+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f916"
, 0x13a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(13)"
"{Unused\n}"
"BACKBUG[12]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Fail Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal-External Switch Over\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBODEN Disabled\n10=BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled\n01=Controlled by SBODEN\n00=BOD And SBODEN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{MCLR Pin Function Select\n"
"1=Normal Function\n0=Alternate Function\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"000=LP\n001=XT\n010=HS\n011=EC\n100=INTOSCIO\n101=INTOSC\n110=EXTRCIO\n111=EXTRC\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xFF+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f917"
, 0x1380  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(13)"
"{Unused\n}"
"BACKBUG[12]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Fail Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal-External Switch Over\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBODEN Disabled\n10=BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled\n01=Controlled by SBODEN\n00=BOD And SBODEN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{MCLR Pin Function Select\n"
"1=Normal Function\n0=Alternate Function\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"000=LP\n001=XT\n010=HS\n011=EC\n100=INTOSCIO\n101=INTOSC\n110=EXTRCIO\n111=EXTRC\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xFF+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16f946"
, 0x1460  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"0(13)"
"{Unused\n}"
"BACKBUG[12]"
"{Background Debug\n"
"1=Disabled\n0=Enabled\n""}"
"FCMEN[11]"
"{Fail Clock Monitor Enable\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal-External Switch Over\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"11=BOD Enabled, SBODEN Disabled\n10=BOD Enabled While Running, Disabled In Sleep, SBODEN Disabled\n01=Controlled by SBODEN\n00=BOD And SBODEN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{MCLR Pin Function Select\n"
"1=Normal Function\n0=Alternate Function\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"000=LP\n001=XT\n010=HS\n011=EC\n100=INTOSCIO\n101=INTOSC\n110=EXTRCIO\n111=EXTRC\n""}"

, 0x00, 0x1FFF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xFF+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 8 // write buffer size 

, 14 // bits per word 
}
,
{
"p16hv540"
, -1U // non autodetectable 
// config bits descriptor
,
// CONFIG (0xFFF)
"X(13-4)"
"{Unused\n}"
"CP[3]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"WDT[2]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[1-0]"
"{Oscillator\n"
"11=RC\n00=LP\n01=XT\n10=HS\n""}"

, 0x00, 0x1FF // program memory 
, 0x200, 0x203 // user ID data
, -1, -1 // EEPROM data
, 0xFFF, 0xFFF // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16hv610"
, 0x22a0  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD disabled\n01=BOD disabled\n10=BOD enabled in run, disabled in sleep\n11=BOD Enabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x0, 0x3ff // program memory 
, 0x2000, 0x2003 // user ID data
, -1, -1 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 1 // write buffer size 

, 14 // bits per word 
}
,
{
"p16hv616"
, 0x1260  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"X(13-10)"
"{Unused\n}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"IOSCFS[7]"
"{Internal Oscillator Frequency Select\n"
"1=8 MHz\n0=4 MHz\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=External RC Clockout\n110=External RC No Clock\n101=Internal RC Clockout\n100=Internal RC No Clock\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p16hv785"
, 0x1220  // device ID 

// config bits descriptor
,
// CONFIG (0x2007)
"1(13-12)"
"{Unused\n}"
"FCMEN[11]"
"{Monitor Clock Fail-safe\n"
"1=Enabled\n0=Disabled\n""}"
"IESO[10]"
"{Internal External Switch Over Mode\n"
"1=Enabled\n0=Disabled\n""}"
"BODEN[9-8]"
"{Brown Out Detect\n"
"00=BOD and SBOREN disabled\n01=SBOREN controls BOR function\n10=BOD enabled in run, disabled in sleep, SBOREN disabled\n11=BOD Enabled, SBOREN Disabled\n""}"
"CPD[7]"
"{Data EE Read Protect\n"
"1=Off\n0=On\n""}"
"CP[6]"
"{Code Protect\n"
"1=Off\n0=On\n""}"
"MCLRE[5]"
"{Master Clear Enable\n"
"1=External\n0=Internal\n""}"
"PUT[4]"
"{Power Up Timer\n"
"1=Off\n0=On\n""}"
"WDT[3]"
"{Watchdog Timer\n"
"1=On\n0=Off\n""}"
"OSC[2-0]"
"{Oscillator\n"
"111=EXTRC: CLKOUT on RA4, RC on RA5\n110=EXTRCIO: I/O on RA4, RC on RA5\n101=INTOSC: CLKOUT on RA4, I/O on RA5\n100=INTOSCIO: I/O on RA4/RA5\n011=EC\n010=HS\n001=XT\n000=LP\n""}"

, 0x00, 0x7FF // program memory 
, 0x2000, 0x2003 // user ID data
, 0x0+0x2100, 0xff+0x2100 // EEPROM data
, 0x2007, 0x2007 // CONFIG data
, -1, -1 // calibration data words
, 4 // write buffer size 

, 14 // bits per word 
}
,
{
"p18c242"
, 0x8320  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C242
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/OSC2 configured as RA6\n"
"}"
//  CONFIG1L (0x300000)
"CP[7-0]{Code Protection bits\n"
"00000000@ON=All of program memory code protected\n"
"11111111@OFF=Program memory code protection off\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c252"
, 0x8220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C252
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/OSC2 configured as RA6\n"
"}"
//  CONFIG1L (0x300000)
"CP[7-0]{Code Protection bits\n"
"00000000@ON=All of program memory code protected\n"
"11111111@OFF=Program memory code protection off\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c442"
, 0x8300  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C442
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/OSC2 configured as RA6\n"
"}"
//  CONFIG1L (0x300000)
"CP[7-0]{Code Protection bits\n"
"00000000@ON=All of program memory code protected\n"
"11111111@OFF=Program memory code protection off\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c452"
, 0x8200  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C452
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/OSC2 configured as RA6\n"
"}"
//  CONFIG1L (0x300000)
"CP[7-0]{Code Protection bits\n"
"00000000@ON=All of program memory code protected\n"
"11111111@OFF=Program memory code protection off\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c601"
, 0x8120  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C601
//  CONFIG1H (0x300001)
"0(15-10){unused\n}"
"OSC[9-8]{Oscillator Selection bits\n"
"00@LP=LP Oscillator\n"
"01@EC=EC Oscillator\n"
"10@HS=HS Oscillator\n"
"11@RC=RC Oscillator\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BW[6]{External Bus Data Width bit\n"
"0@8=8-bit External Bus mode\n"
"1@16=16-bit External Bus mode\n"
"}"
"0(5-1){unused\n}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow RESET Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, -1, -1 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c658"
, 0x80a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C658
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (Oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (Main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide by 4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS4 oscillator with PLL enabled/Clock frequency = (4 x Fosc)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"
//  CONFIG1L (0x300000)
"CP[7-0]{Code Protection bits\n"
"00000000@ON=All of program memory code protected\n"
"11111111@OFF=Program memory code protection off\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow RESET Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c801"
, 0x8100  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C801
//  CONFIG1H (0x300001)
"0(15-10){unused\n}"
"OSC[9-8]{Oscillator Selection bits\n"
"00@LP=LP Oscillator\n"
"01@EC=EC Oscillator\n"
"10@HS=HS Oscillator\n"
"11@RC=RC Oscillator\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BW[6]{External Bus Data Width bit\n"
"0@8=8-bit External Bus mode\n"
"1@16=16-bit External Bus mode\n"
"}"
"0(5-1){unused\n}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow RESET Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, -1, -1 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18c858"
, 0x80e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18C858
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (Oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (Main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide by 4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS4 oscillator with PLL enabled/Clock frequency = (4 x Fosc)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"
//  CONFIG1L (0x300000)
"CP[7-0]{Code Protection bits\n"
"00000000@ON=All of program memory code protected\n"
"11111111@OFF=Program memory code protection off\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"0(7-1){unused\n}"
"STVR[0]{Stack Full/Underflow RESET Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x300007/2 // CONFIG data
, -1, -1 // calibration data words
, -1 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f1220"
, 0x87e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F1220
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switchover bit\n"
"0@OFF=Internal External Switchover mode disabled\n"
"1@ON=Internal External Switchover mode enabled\n"
"}"
"FSCM[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal RC oscillator, port function on RA6 and port function on RA7\n"
"1001@INTIO1=Internal RC oscillator, CLKO function on RA6 and port function on RA7\n"
"1100@RC=External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA5 input pin enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RA5 input pin disabled\n"
"}"
"0(14-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) code-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (00200-0007FFh) code-protected\n"
"1@OFF=Block 0 (00200-0007FFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) write-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (00200-000F7Fh) write-protected\n"
"1@OFF=Block 0 (00200-0007FFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (000800-000FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (00200-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (00200-0007FFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x0FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f1230"
, 0x9e00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F1230
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal oscillator, port function on RA6 and RA7\n"
"1001@INTIO1=Internal oscillator, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable bit\n"
"0@OFF=RA5 input pin enabled, MCLR pin disabled\n"
"1@ON=MCLR pin enabled, RA5 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"T1OSCMX[11]{T1OSO/T1CKI MUX bit\n"
"0@LOW=T1OSO/T1CKI pin resides on RB2\n"
"1@HIGH=T1OSO/T1CKI pin resides on RA6\n"
"}"
"0(10-9){unused\n}"
"FLTAMX[8]{FLTA Mux bit\n"
"0@RA7=FLTA input is muxed onto RA7\n"
"1@RA5=FLTA input is muxed onto RA5\n"
"}"
//  CONFIG3L (0x300004)
"0(7-4){unused\n}"
"HPOL[3]{High Side Transistors Polarity bit (Odd PWM Output Polarity Control bit)\n"
"0@LOW=PWM1, PWM3 and PWM5 are active-low\n"
"1@HIGH=PWM1, PWM3 and PWM5 are active-high (default)\n"
"}"
"LPOL[2]{Low-Side Transistors Polarity bit (Even PWM Output Polarity Control bit)\n"
"0@LOW=PWM0, PWM2 and PWM4 are active-low\n"
"1@HIGH=PWM0, PWM2 and PWM4 are active-high (default)\n"
"}"
"PWMPIN[1]{PWM Output Pins Reset State Control bit\n"
"0@ON=PWM outputs drive active states upon Reset\n"
"1@OFF=PWM outputs disabled upon Reset\n"
"}"
"0(0){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB256=256 Words (512 Bytes) Boot Block size\n"
"11@BB512=512 Words (1024 Bytes) Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Code Protection bit (Data EEPROM)\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Code Protection bit (Boot Block Memory Area)\n"
"0@ON=Boot Block is code-protected\n"
"1@OFF=Boot Block is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit Block 1 (000800-000FFF)\n"
"0@ON=Block 1 is code-protected\n"
"1@OFF=Block 1 is not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0 (000400-0007FF)\n"
"0@ON=Block 0 is code-protected\n"
"1@OFF=Block 0 is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Write Protection bit (Data EEPROM)\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Write Protection bit (Boot Block Memory Area)\n"
"0@ON=Boot Block is write-protected\n"
"1@OFF=Boot Block is not write-protected\n"
"}"
"WRTC[13]{Write Protection bit (Configuration Registers)\n"
"0@ON=Configuration registers are write-protected\n"
"1@OFF=Configuration registers are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit Block 1 (000800-000FFF)\n"
"0@ON=Block 1 is write-protected\n"
"1@OFF=Block 1 is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0 (000400-0007FF)\n"
"0@ON=Block 0 is write-protected\n"
"1@OFF=Block 0 is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protection bit (Boot Block Memory Area)\n"
"0@ON=Boot Block is protected from table reads executed in other blocks\n"
"1@OFF=Boot Block is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit Block 1 (000800-000FFF)\n"
"0@ON=Block 1 is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0 (000400-0007FF)\n"
"0@ON=Block 0 is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x0FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f1320"
, 0x87c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F1320
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switchover bit\n"
"0@OFF=Internal External Switchover mode disabled\n"
"1@ON=Internal External Switchover mode enabled\n"
"}"
"FSCM[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal RC oscillator, port function on RA6 and port function on RA7\n"
"1001@INTIO1=Internal RC oscillator, CLKO function on RA6 and port function on RA7\n"
"1100@RC=External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA5 input pin enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RA5 input pin disabled\n"
"}"
"0(14-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (00200-000FFFh) code-protected\n"
"1@OFF=Block 0 (00200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (00200-000FFFh) write-protected\n"
"1@OFF=Block 0 (00200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (00200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (00200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f1330"
, 0x9e20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F1330
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal oscillator, port function on RA6 and RA7\n"
"1001@INTIO1=Internal oscillator, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable bit\n"
"0@OFF=RA5 input pin enabled, MCLR pin disabled\n"
"1@ON=MCLR pin enabled, RA5 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"T1OSCMX[11]{T1OSO/T1CKI MUX bit\n"
"0@LOW=T1OSO/T1CKI pin resides on RB2\n"
"1@HIGH=T1OSO/T1CKI pin resides on RA6\n"
"}"
"0(10-9){unused\n}"
"FLTAMX[8]{FLTA Mux bit\n"
"0@RA7=FLTA input is muxed onto RA7\n"
"1@RA5=FLTA input is muxed onto RA5\n"
"}"
//  CONFIG3L (0x300004)
"0(7-4){unused\n}"
"HPOL[3]{High Side Transistors Polarity bit (Odd PWM Output Polarity Control bit)\n"
"0@LOW=PWM1, PWM3 and PWM5 are active-low\n"
"1@HIGH=PWM1, PWM3 and PWM5 are active-high (default)\n"
"}"
"LPOL[2]{Low-Side Transistors Polarity bit (Even PWM Output Polarity Control bit)\n"
"0@LOW=PWM0, PWM2 and PWM4 are active-low\n"
"1@HIGH=PWM0, PWM2 and PWM4 are active-high (default)\n"
"}"
"PWMPIN[1]{PWM Output Pins Reset State Control bit\n"
"0@ON=PWM outputs drive active states upon Reset\n"
"1@OFF=PWM outputs disabled upon Reset\n"
"}"
"0(0){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB256=256 Words (512 Bytes) Boot Block size\n"
"01@BB512=512 Words (1024 Bytes) Boot Block size\n"
"11@BB1K=1K Words (2048 Bytes) Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Code Protection bit (Data EEPROM)\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Code Protection bit (Boot Block Memory Area)\n"
"0@ON=Boot Block is code-protected\n"
"1@OFF=Boot Block is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit Block 1 (001000-001FFF)\n"
"0@ON=Block 1 is code-protected\n"
"1@OFF=Block 1 is not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0 (000800-000FFF)\n"
"0@ON=Block 0 is code-protected\n"
"1@OFF=Block 0 is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Write Protection bit (Data EEPROM)\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Write Protection bit (Boot Block Memory Area)\n"
"0@ON=Boot Block is write-protected\n"
"1@OFF=Boot Block is not write-protected\n"
"}"
"WRTC[13]{Write Protection bit (Configuration Registers)\n"
"0@ON=Configuration registers are write-protected\n"
"1@OFF=Configuration registers are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit Block 1 (001000-001FFF)\n"
"0@ON=Block 1 is write-protected\n"
"1@OFF=Block 1 is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0 (000800-000FFF)\n"
"0@ON=Block 0 is write-protected\n"
"1@OFF=Block 0 is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protection bit (Boot Block Memory Area)\n"
"0@ON=Boot Block is protected from table reads executed in other blocks\n"
"1@OFF=Boot Block is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit Block 1 (001000-001FFF)\n"
"0@ON=Block 1 is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0 (000800-000FFF)\n"
"0@ON=Block 0 is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f13k22"
, 0xcf40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F13K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled, RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=512W boot block size\n"
"1@ON=1kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f13k50"
, 0xc740  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F13K50
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit\n"
"0@OFF=USB clock comes directly from the OSC1/OSC2 oscillator block; no divide\n"
"1@ON=USB clock comes from the OSC1/OSC2 divided by 2\n"
"}"
"CPUDIV[4-3]{CPU System Clock Selection bits\n"
"00@NOCLKDIV=No CPU System Clock divide\n"
"01@CLKDIV2=CPU System Clock divided by 2\n"
"10@CLKDIV3=CPU System Clock divided by 3\n"
"11@CLKDIV4=CPU System Clock divided by 4\n"
"}"
"0(2-0){unused\n}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=512W boot block size\n"
"1@ON=1kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Table Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Table Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f14k22"
, 0xcf20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F14K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled, RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=1kW boot block size\n"
"1@ON=2kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f14k50"
, 0xc760  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F14K50
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit\n"
"0@OFF=USB clock comes directly from the OSC1/OSC2 oscillator block; no divide\n"
"1@ON=USB clock comes from the OSC1/OSC2 divided by 2\n"
"}"
"CPUDIV[4-3]{CPU System Clock Selection bits\n"
"00@NOCLKDIV=No CPU System Clock divide\n"
"01@CLKDIV2=CPU System Clock divided by 2\n"
"10@CLKDIV3=CPU System Clock divided by 3\n"
"11@CLKDIV4=CPU System Clock divided by 4\n"
"}"
"0(2-0){unused\n}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=1kW boot block size\n"
"1@ON=2kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Table Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Table Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2220"
, 0x8580  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2220
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Switchover bit\n"
"0@OFF=Internal/External Switchover mode disabled\n"
"1@ON=Internal/External Switchover mode enabled\n"
"}"
"FSCM[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal RC oscillator, port function on RA6 and port function on RA7\n"
"1001@INTIO1=Internal RC oscillator, CLKO function on RA6 and port function on RA7\n"
"1100@RC=External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=MCLR disabled; RE3 input is enabled in 40-pin devices only (PIC18F4X20)\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"PBAD[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is code-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) code-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) code-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is write-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) write-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) write-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (000800-000FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-0007FFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x0FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2221"
, 0xa160  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2221
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO1=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum Setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum Setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@RB3=CCP2 input/output is multiplexed with RB3\n"
"1@RC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB256= 256 Word\n"
"11@BB512= 512 Word\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bitProtect Boot\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2320"
, 0x8500  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2320
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Switchover bit\n"
"0@OFF=Internal/External Switchover mode disabled\n"
"1@ON=Internal/External Switchover mode enabled\n"
"}"
"FSCM[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal RC oscillator, port function on RA6 and port function on RA7\n"
"1001@INTIO1=Internal RC oscillator, CLKO function on RA6 and port function on RA7\n"
"1100@RC=External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=MCLR disabled; RE3 input is enabled in 40-pin devices only (PIC18F4X20)\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"PBAD[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is code-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (001800-001FFFh) code-protected\n"
"1@OFF=Block 3 (001800-001FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (001000-0017FFh) code-protected\n"
"1@OFF=Block 2 (001000-0017FFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) code-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) code-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is write-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (001800-001FFFh) write-protected\n"
"1@OFF=Block 3 (001800-001FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (001000-0017FFh) write-protected\n"
"1@OFF=Block 2 (001000-0017FFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) write-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) write-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (001800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (001800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (001000-0017FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (001000-0017FFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (000800-000FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-0007FFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2321"
, 0xa120  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2321
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO1=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum Setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum Setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@RB3=CCP2 input/output is multiplexed with RB3\n"
"1@RC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB256= 256 Word\n"
"01@BB512= 512 Word\n"
"11@BB1K=1024 Word\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bitProtect Boot\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2331"
, 0x88e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2331
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switchover bit\n"
"0@OFF=Internal External Switchover mode disabled\n"
"1@ON=Internal External Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC2=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO=Internal oscillator block, port function on RA6 and port function on RA7\n"
"1001@IRC=Internal oscillator block, CLKO function on RA6 and port function on RA7\n"
"1010@RC1=101X External RC oscillator, CLKO function on RA6\n"
"1100@RC=11XX External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WINEN[13]{Watchdog Timer Window Enable bit\n"
"0@ON=WDT window enabledbled\n"
"1@OFF=WDT window disabled\n"
"}"
"WDPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=Reserved\n"
"}"
"BOREN[1]{Brown-out Reset Enable bits\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(14-8){unused\n}"
//  CONFIG3L (0x300004)
"0(7-6){unused\n}"
"T1OSCMX[5]{Timer1 Oscillator MUX\n"
"0@OFF=Standard (legacy) Timer1 oscillator operation\n"
"1@ON=Low-power Timer1 operation when microcontroller is in Sleep mode\n"
"}"
"HPOL[4]{High-Side Transistors Polarity\n"
"0@LOW=PWM1, 3, 5 and 7 are active-low\n"
"1@HIGH=PWM1, 3, 5 and 7 are active-high\n"
"}"
"LPOL[3]{Low-Side Transistors Polarity\n"
"0@LOW=PWM0, 2, 4 and 6 are active-low\n"
"1@HIGH=PWM0, 2, 4 and 6 are active-high\n"
"}"
"PWMPIN[2]{PWM output pins Reset state control\n"
"0@ON=PWM outputs drive active states upon Reset\n"
"1@OFF=PWM outputs disabled upon Reset (default)\n"
"}"
"0(1-0){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (001000-001FFF) code-protected\n"
"1@OFF=Block 1 (001000-001FFF) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (001000-001FFF) write-protected\n"
"1@OFF=Block 1 (001000-001FFF) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (001000-001FFF) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFF) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f23k20"
, 0xa0e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F23K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code-protected\n"
"1@OFF=Boot block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f23k22"
, 0xd740  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F23K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code-protected\n"
"1@OFF=Boot block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2410"
, 0x9160  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2410
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2420"
, 0x9140  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2420
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2423"
, 0x9150  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2423
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f242"
, 0x8480  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F242
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2431"
, 0x88c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2431
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switchover bit\n"
"0@OFF=Internal External Switchover mode disabled\n"
"1@ON=Internal External Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC2=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO=Internal oscillator block, port function on RA6 and port function on RA7\n"
"1001@IRC=Internal oscillator block, CLKO function on RA6 and port function on RA7\n"
"1010@RC1=101X External RC oscillator, CLKO function on RA6\n"
"1100@RC=11XX External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WINEN[13]{Watchdog Timer Window Enable bit\n"
"0@ON=WDT window enabledbled\n"
"1@OFF=WDT window disabled\n"
"}"
"WDPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=Reserved\n"
"}"
"BOREN[1]{Brown-out Reset Enable bits\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(14-8){unused\n}"
//  CONFIG3L (0x300004)
"0(7-6){unused\n}"
"T1OSCMX[5]{Timer1 Oscillator MUX\n"
"0@OFF=Standard (legacy) Timer1 oscillator operation\n"
"1@ON=Low-power Timer1 operation when microcontroller is in Sleep mode\n"
"}"
"HPOL[4]{High-Side Transistors Polarity\n"
"0@LOW=PWM1, 3, 5 and 7 are active-low\n"
"1@HIGH=PWM1, 3, 5 and 7 are active-high\n"
"}"
"LPOL[3]{Low-Side Transistors Polarity\n"
"0@LOW=PWM0, 2, 4 and 6 are active-low\n"
"1@HIGH=PWM0, 2, 4 and 6 are active-high\n"
"}"
"PWMPIN[2]{PWM output pins Reset state control\n"
"0@ON=PWM outputs drive active states upon Reset\n"
"1@OFF=PWM outputs disabled upon Reset (default)\n"
"}"
"0(1-0){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (003000-003FFFh) code-protected\n"
"1@OFF=Block 3 (003000-003FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (002000-002FFFh) code-protected\n"
"1@OFF=Block 2 (002000-002FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (001000-001FFF) code-protected\n"
"1@OFF=Block 1 (001000-001FFF) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (003000-003FFFh) write-protected\n"
"1@OFF=Block 3 (003000-003FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (002000-002FFFh) write-protected\n"
"1@OFF=Block 2 (002000-002FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (001000-001FFF) write-protected\n"
"1@OFF=Block 1 (001000-001FFF) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (003000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (003000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (002000-002FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (002000-002FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (001000-001FFF) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFF) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2439"
, 0x8480  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2439
//  CONFIG1H (0x300001)
"0(15-11){unused\n}"
"OSC[10-8]{Oscillator\n"
"010@HS=HS oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code protected\n"
"1@OFF=Boot block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) write protected\n"
"1@OFF=Boot block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) write protected\n"
"1@OFF=Block 0 (000200h-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200h-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2450"
, 0xa420  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2450
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@46=4.6V\n"
"01@43=4.3V\n"
"10@28=2.8V\n"
"11@21=2.1V\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@BB1K=1KW Boot block size\n"
"1@BB2K=2KW Boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) or (000000-000FFFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) or (000000-000FFFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) or (001000-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) or (001000-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) or (000000-000FFFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) or (000000-000FFFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) or (001000-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) or (001000-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) or (000000-000FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) or (000000-000FFFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) or (001000-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) or (001000-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2455"
, 0x9260  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2455
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x5FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2458"
, 0xaa60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2458
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x5fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2480"
, 0x9ae0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2480
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5){unused\n}"
"BBSIZ[4]{Boot Block Size Select bit\n"
"0@1024=1K words (2K bytes) boot block\n"
"1@2048=2K words (4K bytes) boot block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f248"
, 0x8800  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F248
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause Reset\n"
"1@ON=Stack Full/Underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f24j10"
, 0x9d00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F24J10
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x3FF7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f24j11"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F24J11
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f24j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F24J50
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset \n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f24k20"
, 0xa0a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F24K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f24k22"
, 0xd640  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F24K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2510"
, 0x9120  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2510
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2515"
, 0x8ce0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2515
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2520"
, 0x9100  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2520
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2523"
, 0x9110  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2523
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2525"
, 0x8cc0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2525
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f252"
, 0x8400  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F252
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2539"
, 0x8400  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2539
//  CONFIG1H (0x300001)
"0(15-11){unused\n}"
"OSC[10-8]{Oscillator\n"
"010@HS=HS oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code protected\n"
"1@OFF=Boot block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) write protected\n"
"1@OFF=Boot block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) write protected\n"
"1@OFF=Block 0 (000200h-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200h-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2550"
, 0x9240  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2550
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2553"
, 0xaa40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2553
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2580"
, 0x9ac0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2580
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5){unused\n}"
"BBSIZ[4]{Boot Block Size Select bit\n"
"0@1024=1K words (2K bytes) boot block\n"
"1@2048=2K words (4K bytes) boot block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2585"
, 0x8ee0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2585
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f258"
, 0x8840  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F258
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause Reset\n"
"1@ON=Stack Full/Underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f25j10"
, 0x9c00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F25J10
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x7FF7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f25j11"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F25J11
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f25j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F25J50
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f25k20"
, 0xa060  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F25K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f25k22"
, 0xd540  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F25K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f25k80"
, 0xe180  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F25K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2610"
, 0x8ca0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2610
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2620"
, 0x8c80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2620
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2680"
, 0x8ec0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2680
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2682"
, 0xa700  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2682
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-5){unused\n}"
"CP4[4]{Code Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-5){unused\n}"
"WRT4[4]{Write Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-5){unused\n}"
"EBTR4[4]{Table Read Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x13fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f2685"
, 0xa720  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F2685
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-6){unused\n}"
"CP5[5]{Code Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-6){unused\n}"
"WRT5[5]{Write Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-6){unused\n}"
"EBTR5[5]{Table Read Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x17fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26j11"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26J11
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26j13"
, 0xd920  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26J13
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26J50
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset \n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26j53"
, 0xd820  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26J53
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26k20"
, 0xa020  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (00C000h-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000h-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26k22"
, 0xd440  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f26k80"
, 0xe120  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F26K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f27j13"
, 0xd960  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F27J13
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f27j53"
, 0xd860  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F27J53
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4220"
, 0x85a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4220
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Switchover bit\n"
"0@OFF=Internal/External Switchover mode disabled\n"
"1@ON=Internal/External Switchover mode enabled\n"
"}"
"FSCM[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal RC oscillator, port function on RA6 and port function on RA7\n"
"1001@INTIO1=Internal RC oscillator, CLKO function on RA6 and port function on RA7\n"
"1100@RC=External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=MCLR disabled; RE3 input is enabled in 40-pin devices only (PIC18F4X20)\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"PBAD[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is code-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) code-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) code-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is write-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) write-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) write-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (000800-000FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-0007FFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x0FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4221"
, 0xa140  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4221
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO1=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum Setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum Setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@RB3=CCP2 input/output is multiplexed with RB3\n"
"1@RC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB256= 256 Word\n"
"11@BB512= 512 Word\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bitProtect Boot\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4320"
, 0x8520  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4320
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Switchover bit\n"
"0@OFF=Internal/External Switchover mode disabled\n"
"1@ON=Internal/External Switchover mode enabled\n"
"}"
"FSCM[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal RC oscillator, port function on RA6 and port function on RA7\n"
"1001@INTIO1=Internal RC oscillator, CLKO function on RA6 and port function on RA7\n"
"1100@RC=External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=MCLR disabled; RE3 input is enabled in 40-pin devices only (PIC18F4X20)\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"PBAD[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is code-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (001800-001FFFh) code-protected\n"
"1@OFF=Block 3 (001800-001FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (001000-0017FFh) code-protected\n"
"1@OFF=Block 2 (001000-0017FFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) code-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) code-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is write-protected\n"
"1@OFF=Boot block (000000-0001FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (001800-001FFFh) write-protected\n"
"1@OFF=Block 3 (001800-001FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (001000-0017FFh) write-protected\n"
"1@OFF=Block 2 (001000-0017FFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) write-protected\n"
"1@OFF=Block 1 (000800-000FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) write-protected\n"
"1@OFF=Block 0 (000200-0007FFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (001800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (001800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (001000-0017FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (001000-0017FFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (000800-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (000800-000FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-0007FFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4321"
, 0xa100  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4321
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP Oscillator\n"
"0001@XT=XT Oscillator\n"
"0010@HS=HS Oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO2=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO1=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum Setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum Setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@DIG=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ANA=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@RB3=CCP2 input/output is multiplexed with RB3\n"
"1@RC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB256= 256 Word\n"
"01@BB512= 512 Word\n"
"11@BB1K=1024 Word\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bitProtect Boot\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4331"
, 0x88a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4331
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switchover bit\n"
"0@OFF=Internal External Switchover mode disabled\n"
"1@ON=Internal External Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC2=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO=Internal oscillator block, port function on RA6 and port function on RA7\n"
"1001@IRC=Internal oscillator block, CLKO function on RA6 and port function on RA7\n"
"1010@RC1=101X External RC oscillator, CLKO function on RA6\n"
"1100@RC=11XX External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WINEN[13]{Watchdog Timer Window Enable bit\n"
"0@ON=WDT window enabledbled\n"
"1@OFF=WDT window disabled\n"
"}"
"WDPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=Reserved\n"
"}"
"BOREN[1]{Brown-out Reset Enable bits\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(14-13){unused\n}"
"EXCLKMX[12]{TMR0/T5CKI External clock MUX bit\n"
"0@RD0=TMR0/T5CKI external clock input is multiplexed with RD0\n"
"1@RC3=TMR0/T5CKI external clock input is multiplexed with RC3\n"
"}"
"PWM4MX[11]{PWM4 MUX bit\n"
"0@RD5=PWM4 output is multiplexed with RD5\n"
"1@RB5=PWM4 output is multiplexed with RB5\n"
"}"
"SSPMX[10]{SSP I/O MUX bit\n"
"0@RD1=SCK/SCL clocks and SDA/SDI data are multiplexed with RD3 and RD2, respectively. SDO output is multiplexed with RD1.\n"
"1@RC7=SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respectively. SDO output is multiplexed with RC7.\n"
"}"
"0(9){unused\n}"
"FLTAMX[8]{FLTA MUX bit\n"
"0@RD4=FLTA input is multiplexed with RD4\n"
"1@RC1=FLTA input is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-6){unused\n}"
"T1OSCMX[5]{Timer1 Oscillator MUX\n"
"0@OFF=Standard (legacy) Timer1 oscillator operation\n"
"1@ON=Low-power Timer1 operation when microcontroller is in Sleep mode\n"
"}"
"HPOL[4]{High-Side Transistors Polarity\n"
"0@LOW=PWM1, 3, 5 and 7 are active-low\n"
"1@HIGH=PWM1, 3, 5 and 7 are active-high\n"
"}"
"LPOL[3]{Low-Side Transistors Polarity\n"
"0@LOW=PWM0, 2, 4 and 6 are active-low\n"
"1@HIGH=PWM0, 2, 4 and 6 are active-high\n"
"}"
"PWMPIN[2]{PWM output pins Reset state control\n"
"0@ON=PWM outputs drive active states upon Reset\n"
"1@OFF=PWM outputs disabled upon Reset (default)\n"
"}"
"0(1-0){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (001000-001FFF) code-protected\n"
"1@OFF=Block 1 (001000-001FFF) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (001000-001FFF) write-protected\n"
"1@OFF=Block 1 (001000-001FFF) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (001000-001FFF) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFF) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f43k20"
, 0xa0c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F43K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code-protected\n"
"1@OFF=Boot block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f43k22"
, 0xd700  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F43K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code-protected\n"
"1@OFF=Boot block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4410"
, 0x90e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4410
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4420"
, 0x90c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4420
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4423"
, 0x90d0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4423
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f442"
, 0x84a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F442
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4431"
, 0x8880  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4431
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switchover bit\n"
"0@OFF=Internal External Switchover mode disabled\n"
"1@ON=Internal External Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC2=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO=Internal oscillator block, port function on RA6 and port function on RA7\n"
"1001@IRC=Internal oscillator block, CLKO function on RA6 and port function on RA7\n"
"1010@RC1=101X External RC oscillator, CLKO function on RA6\n"
"1100@RC=11XX External RC oscillator, CLKO function on RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WINEN[13]{Watchdog Timer Window Enable bit\n"
"0@ON=WDT window enabledbled\n"
"1@OFF=WDT window disabled\n"
"}"
"WDPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=Reserved\n"
"}"
"BOREN[1]{Brown-out Reset Enable bits\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(14-13){unused\n}"
"EXCLKMX[12]{TMR0/T5CKI External clock MUX bit\n"
"0@RD0=TMR0/T5CKI external clock input is multiplexed with RD0\n"
"1@RC3=TMR0/T5CKI external clock input is multiplexed with RC3\n"
"}"
"PWM4MX[11]{PWM4 MUX bit\n"
"0@RD5=PWM4 output is multiplexed with RD5\n"
"1@RB5=PWM4 output is multiplexed with RB5\n"
"}"
"SSPMX[10]{SSP I/O MUX bit\n"
"0@RD1=SCK/SCL clocks and SDA/SDI data are multiplexed with RD3 and RD2, respectively. SDO output is multiplexed with RD1.\n"
"1@RC7=SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respectively. SDO output is multiplexed with RC7.\n"
"}"
"0(9){unused\n}"
"FLTAMX[8]{FLTA MUX bit\n"
"0@RD4=FLTA input is multiplexed with RD4\n"
"1@RC1=FLTA input is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-6){unused\n}"
"T1OSCMX[5]{Timer1 Oscillator MUX\n"
"0@OFF=Standard (legacy) Timer1 oscillator operation\n"
"1@ON=Low-power Timer1 operation when microcontroller is in Sleep mode\n"
"}"
"HPOL[4]{High-Side Transistors Polarity\n"
"0@LOW=PWM1, 3, 5 and 7 are active-low\n"
"1@HIGH=PWM1, 3, 5 and 7 are active-high\n"
"}"
"LPOL[3]{Low-Side Transistors Polarity\n"
"0@LOW=PWM0, 2, 4 and 6 are active-low\n"
"1@HIGH=PWM0, 2, 4 and 6 are active-high\n"
"}"
"PWMPIN[2]{PWM output pins Reset state control\n"
"0@ON=PWM outputs drive active states upon Reset\n"
"1@OFF=PWM outputs disabled upon Reset (default)\n"
"}"
"0(1-0){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (003000-003FFFh) code-protected\n"
"1@OFF=Block 3 (003000-003FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (002000-002FFFh) code-protected\n"
"1@OFF=Block 2 (002000-002FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (001000-001FFF) code-protected\n"
"1@OFF=Block 1 (001000-001FFF) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (003000-003FFFh) write-protected\n"
"1@OFF=Block 3 (003000-003FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (002000-002FFFh) write-protected\n"
"1@OFF=Block 2 (002000-002FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (001000-001FFF) write-protected\n"
"1@OFF=Block 1 (001000-001FFF) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (003000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (003000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (002000-002FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (002000-002FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (001000-001FFF) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFF) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4439"
, 0x84a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4439
//  CONFIG1H (0x300001)
"0(15-11){unused\n}"
"OSC[10-8]{Oscillator\n"
"010@HS=HS oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code protected\n"
"1@OFF=Boot block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) write protected\n"
"1@OFF=Boot block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) write protected\n"
"1@OFF=Block 0 (000200h-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200h-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4450"
, 0xa400  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4450
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@46=4.6V\n"
"01@43=4.3V\n"
"10@28=2.8V\n"
"11@21=2.1V\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"ICPRT[5]{Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit\n"
"0@OFF=ICPORT disabled\n"
"1@ON=ICPORT enabled\n"
"}"
"0(4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@BB1K=1KW Boot block size\n"
"1@BB2K=2KW Boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) or (000000-000FFFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) or (000000-000FFFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) or (001000-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) or (001000-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) or (000000-000FFFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) or (000000-000FFFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) or (001000-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) or (001000-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) or (000000-000FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) or (000000-000FFFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) or (001000-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) or (001000-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4455"
, 0x9220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4455
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"ICPRT[5]{Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit\n"
"0@OFF=ICPORT disabled\n"
"1@ON=ICPORT enabled\n"
"}"
"0(4-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x5FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4458"
, 0xaa20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4458
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"ICPRT[5]{Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit\n"
"0@OFF=ICPORT disabled\n"
"1@ON=ICPORT enabled\n"
"}"
"0(4-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x5fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4480"
, 0x9aa0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4480
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5){unused\n}"
"BBSIZ[4]{Boot Block Size Select bit\n"
"0@1024=1K words (2K bytes) boot block\n"
"1@2048=2K words (4K bytes) boot block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f448"
, 0x8820  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F448
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause Reset\n"
"1@ON=Stack Full/Underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f44j10"
, 0x9d20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F44J10
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x3FF7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f44j11"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F44J11
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f44j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F44J50
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f44k20"
, 0xa080  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F44K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f44k22"
, 0xd600  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F44K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4510"
, 0x90a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4510
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4515"
, 0x8c60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4515
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4520"
, 0x9080  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4520
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4523"
, 0x9090  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4523
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4525"
, 0x8c40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4525
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f452"
, 0x8420  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F452
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4539"
, 0x8420  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4539
//  CONFIG1H (0x300001)
"0(15-11){unused\n}"
"OSC[10-8]{Oscillator\n"
"010@HS=HS oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage ICSP Enable bit\n"
"0@OFF=Low Voltage ICSP disabled\n"
"1@ON=Low Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause RESET\n"
"1@ON=Stack Full/Underflow will cause RESET\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code protected\n"
"1@OFF=Boot block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0001FFh) write protected\n"
"1@OFF=Boot block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) write protected\n"
"1@OFF=Block 0 (000200h-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200h-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200h-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4550"
, 0x9200  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4550
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"ICPRT[5]{Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit\n"
"0@OFF=ICPORT disabled\n"
"1@ON=ICPORT enabled\n"
"}"
"0(4-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4553"
, 0xaa00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4553
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@XT_XT=XT oscillator (XT)\n"
"0010@XTPLL_XT=XT oscillator, PLL enabled (XTPLL)\n"
"0100@ECIO_EC=EC oscillator, port function on RA6 (ECIO)\n"
"0101@EC_EC=EC oscillator, CLKO function on RA6 (EC)\n"
"0110@ECPLLIO_EC=EC oscillator, PLL enabled, port function on RA6 (ECPIO)\n"
"0111@ECPLL_EC=EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)\n"
"1000@INTOSCIO_EC=Internal oscillator, port function on RA6, EC used by USB (INTIO)\n"
"1001@INTOSC_EC=Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)\n"
"1010@INTOSC_XT=Internal oscillator, XT used by USB (INTXT)\n"
"1011@INTOSC_HS=Internal oscillator, HS oscillator used by USB (INTHS)\n"
"1100@HS=HS oscillator (HS)\n"
"1110@HSPLL_HS=HS oscillator, PLL enabled (HSPLL)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)\n"
"0@1=USB clock source comes directly from the primary oscillator block with no postscale\n"
"1@2=USB clock source comes from the 96 MHz PLL divided by 2\n"
"}"
"CPUDIV[4-3]{System Clock Postscaler Selection bits\n"
"00@OSC1_PLL2=[Primary Oscillator Src: /1][96 MHz PLL Src: /2]\n"
"01@OSC2_PLL3=[Primary Oscillator Src: /2][96 MHz PLL Src: /3]\n"
"10@OSC3_PLL4=[Primary Oscillator Src: /3][96 MHz PLL Src: /4]\n"
"11@OSC4_PLL6=[Primary Oscillator Src: /4][96 MHz PLL Src: /6]\n"
"}"
"PLLDIV[2-0]{PLL Prescaler Selection bits\n"
"000@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"001@2=Divide by 2 (8 MHz oscillator input)\n"
"010@3=Divide by 3 (12 MHz oscillator input)\n"
"011@4=Divide by 4 (16 MHz oscillator input)\n"
"100@5=Divide by 5 (20 MHz oscillator input)\n"
"101@6=Divide by 6 (24 MHz oscillator input)\n"
"110@10=Divide by 10 (40 MHz oscillator input)\n"
"111@12=Divide by 12 (48 MHz oscillator input)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-6){unused\n}"
"VREGEN[5]{USB Voltage Regulator Enable bit\n"
"0@OFF=USB voltage regulator disabled\n"
"1@ON=USB voltage regulator enabled\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOR[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SOFT=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@ON_ACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@ON=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR pin disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@OFF=CCP2 input/output is multiplexed with RB3\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"ICPRT[5]{Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit\n"
"0@OFF=ICPORT disabled\n"
"1@ON=ICPORT enabled\n"
"}"
"0(4-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM is code-protected\n"
"1@OFF=Data EEPROM is not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is code-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM is write-protected\n"
"1@OFF=Data EEPROM is not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is write-protected\n"
"1@OFF=Boot block (000000-0007FFh) is not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) are write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) are not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) is not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) is not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) is not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) is not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) is protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) is not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) is protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4580"
, 0x9a80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4580
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5){unused\n}"
"BBSIZ[4]{Boot Block Size Select bit\n"
"0@1024=1K words (2K bytes) boot block\n"
"1@2048=2K words (4K bytes) boot block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4585"
, 0x8ea0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4585
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f458"
, 0x8860  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F458
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack Full/Underflow will not cause Reset\n"
"1@ON=Stack Full/Underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code protected\n"
"1@OFF=Data EEPROM not code protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) code protected\n"
"1@OFF=Block 0 (000200-001FFFh) not code protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write protected\n"
"1@OFF=Data EEPROM not write protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) write protected\n"
"1@OFF=Block 0 (000200-001FFFh) not write protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-001FFFh) protected from Table Reads executed in other blocks\n"
"1@OFF=Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f45j10"
, 0x9c20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F45J10
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x7FF7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f45j11"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F45J11
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f45j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F45J50
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f45k20"
, 0xa040  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F45K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f45k22"
, 0xd500  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F45K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f45k80"
, 0xe160  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F45K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4610"
, 0x8c20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4610
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"0(15){unused\n}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"0(15){unused\n}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4620"
, 0x8c00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4620
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4680"
, 0x8e80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4680
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4682"
, 0xa740  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4682
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-5){unused\n}"
"CP4[4]{Code Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-5){unused\n}"
"WRT4[4]{Write Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-5){unused\n}"
"EBTR4[4]{Table Read Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x13fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f4685"
, 0xa760  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F4685
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@IRCIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@IRCIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@SBORENCTRL=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@BOACTIVE=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@BOHW=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer 1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"0(8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@1024=1K words (2K bytes) Boot Block\n"
"01@2048=2K words (4K bytes) Boot Block\n"
"10@4096=4K words (8K bytes) Boot Block\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-6){unused\n}"
"CP5[5]{Code Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-6){unused\n}"
"WRT5[5]{Write Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-6){unused\n}"
"EBTR5[5]{Table Read Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x17fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46j11"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46J11
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46j13"
, 0xd9a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46J13
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46J50
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff6/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 32/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46j53"
, 0xd8a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46J53
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46k20"
, 0xa0c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46K20
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKOUT function on RA6\n"
"0100@EC=EC oscillator, CLKOUT function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@18=VBOR set to 1.8 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RE3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RE3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<4:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<4:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (00C000h-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000h-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46k22"
, 0xd400  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f46k80"
, 0xe100  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F46K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f47j13"
, 0xd9e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F47J13
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f47j53"
, 0xd8e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F47J53
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6310"
, 0x8be0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6310
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-01FFF\n"
"0@ON=Program memory block code-protected\n"
"1@OFF=Program memory block not code-protected\n"
"}"

";"

";"
//  CONFIG7L (0x30000c)
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6390"
, 0x8ba0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6390
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6393"
, 0x9a00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6393
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f63j11"
, 0xb900  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F63J11
//  CONFIG1H (0x1ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1ffc)
, 0x0/2, 0x1ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1ff8/2, 0x1fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f63j90"
, 0xb800  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F63J90
//  CONFIG1H (0x1ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1ffc)
, 0x0/2, 0x1ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1ff8/2, 0x1fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6410"
, 0x86e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6410
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block code-protected\n"
"1@OFF=Program memory block not code-protected\n"
"}"

";"

";"
//  CONFIG7L (0x30000c)
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6490"
, 0x86a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6490
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6493"
, 0x8e00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6493
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f64j11"
, 0xb920  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F64J11
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x3ffc)
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f64j90"
, 0xb820  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F64J90
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x3ffc)
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6520"
, 0x8b20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6520
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RE7\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6525"
, 0x8ae0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6525
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Enable bit\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-9){unused\n}"
"CCP2MX[8]{ECCP2 Mux bit\n"
"0@PORTBE=Multiplexed with RB3 or RE7\n"
"1@PORTC=Multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBfff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6527"
, 0x9340  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6527
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTE=ECCP2 input/output is multiplexed with RE7\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6585"
, 0x8a60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6585
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Osc. Switch Enable\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Voltage\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown Out Detect\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR enable\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@OFF=CCP2 input/output is multiplexed with RE7\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage Program\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protect 008000-00BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protect 0004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protect 000800-0003FFF\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Table Write Protect 004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Table Write Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protect 004000-07FFF\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBfff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65j10"
, 0x9520  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65J10
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65j11"
, 0xb960  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65J11
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65j15"
, 0x9540  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65J15
//  CONFIG1H (0xbff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xbff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xbffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xbffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0xbffd)
"0(15-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xbffc)
, 0x0/2, 0xBff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xBff8/2, 0xBfff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65j50"
, 0xc100  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65J50
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65j90"
, 0xb860  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65J90
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65k22"
, 0xd300  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65k80"
, 0xe140  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"T3CKMX[10]{Timer3 Clock Input Mux bit\n"
"0@PORTB=Timer3 gets its clock input from the RB5/T3CKI pin on 64-pin packages\n"
"1@PORTG=Timer3 gets its clock input from the RG2/T3CKI pin on 64-pin packages\n"
"}"
"T0CKMX[9]{Timer0 Clock Input Mux bit\n"
"0@PORTG=Timer0 gets its clock input from the RG4/T0CKI pin on 64-pin packages\n"
"1@PORTB=Timer0 gets its clock input from the RB5/T0CKI pin on 64-pin packages\n"
"}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTE=ECAN TX and RX pins are located on RE5 and RE4, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f65k90"
, 0xd240  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F65K90
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6620"
, 0x8660  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6620
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RE7\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) code-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) write-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6621"
, 0x8aa0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6621
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Enable bit\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-9){unused\n}"
"CCP2MX[8]{ECCP2 Mux bit\n"
"0@PORTBE=Multiplexed with RB3 or RE7\n"
"1@PORTC=Multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh)  code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6622"
, 0x9380  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6622
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTE=ECCP2 input/output is multiplexed with RE7\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xFFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6627"
, 0x93c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6627
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTE=ECCP2 input/output is multiplexed with RE7\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-6){unused\n}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-6){unused\n}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-6){unused\n}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x17FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6628"
, 0xc9c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6628
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTE=ECCP2 input/output is multiplexed with RE7\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-6){unused\n}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-6){unused\n}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-6){unused\n}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x17fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6680"
, 0x8a20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6680
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Osc. Switch Enable\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Voltage\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown Out Detect\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR enable\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@OFF=CCP2 input/output is multiplexed with RE7\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage Program\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 00C000-00FFFF\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protect 008000-00BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protect 0004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protect 000800-0003FFF\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Table Write Protect 004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Table Write Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protect 004000-07FFF\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j10"
, 0x9560  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J10
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j11"
, 0xc440  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J11
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator, CLKO  on RA6\n"
"111@ECPLL=EC Oscillator, PLL enabled, CLKO on RA6\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j15"
, 0x9580  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J15
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j16"
, 0xc460  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J16
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator, CLKO  on RA6\n"
"111@ECPLL=EC Oscillator, PLL enabled, CLKO on RA6\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j50"
, 0xc140  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J50
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j55"
, 0xc160  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J55
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j60"
, 0x9800  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J60
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG3L (0xfffc)
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j65"
, 0x9f00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J65
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG3L (0x17ffc)
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j90"
, 0xd000  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J90
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0xfffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66j93"
, 0xd040  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66J93
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0xfffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66k22"
, 0xd2c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66k80"
, 0xe0e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"T3CKMX[10]{Timer3 Clock Input Mux bit\n"
"0@PORTB=Timer3 gets its clock input from the RB5/T3CKI pin on 64-pin packages\n"
"1@PORTG=Timer3 gets its clock input from the RG2/T3CKI pin on 64-pin packages\n"
"}"
"T0CKMX[9]{Timer0 Clock Input Mux bit\n"
"0@PORTG=Timer0 gets its clock input from the RG4/T0CKI pin on 64-pin packages\n"
"1@PORTB=Timer0 gets its clock input from the RB5/T0CKI pin on 64-pin packages\n"
"}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTE=ECAN TX and RX pins are located on RE5 and RE4, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f66k90"
, 0xd200  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F66K90
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6720"
, 0x8620  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6720
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 input/output is multiplexed with RE7\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protection bit\n"
"0@ON=Block 7 (01C000-01FFFFh) code-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not code-protected\n"
"}"
"CP6[6]{Code Protection bit\n"
"0@ON=Block 6 (018000-01BFFFh) code-protected\n"
"1@OFF=Block 6 (018000-01BFFFh) not code-protected\n"
"}"
"CP5[5]{Code Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) code-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Write Protection bit\n"
"0@ON=Block 7 (01C000-01FFFFh) write-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not write-protected\n"
"}"
"WRT6[6]{Write Protection bit\n"
"0@ON=Block 6 (018000-01BFFFh) write-protected\n"
"1@OFF=Block 6 (018000-01BFFFh) not write-protected\n"
"}"
"WRT5[5]{Write Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) write-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBTR7[7]{Table Read Protection bit\n"
"0@ON=Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR6[6]{Table Read Protection bit\n"
"0@ON=Block 6 (018000-01BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR5[5]{Table Read Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6722"
, 0x9400  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6722
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTE=ECCP2 input/output is multiplexed with RE7\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) code-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not code-protected\n"
"}"
"CP6[6]{Code Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) code-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not code-protected\n"
"}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Write Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) write-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not write-protected\n"
"}"
"WRT6[6]{Write Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) write-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not write-protected\n"
"}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBTR7[7]{Table Read Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR6[6]{Table Read Protection bit Block 6\n"
"0@ON=Block 6 (018000-01BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f6723"
, 0xca00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F6723
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTE=ECCP2 input/output is multiplexed with RE7\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) code-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not code-protected\n"
"}"
"CP6[6]{Code Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) code-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not code-protected\n"
"}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Write Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) write-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not write-protected\n"
"}"
"WRT6[6]{Write Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) write-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not write-protected\n"
"}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBTR7[7]{Table Read Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR6[6]{Table Read Protection bit Block 6\n"
"0@ON=Block 6 (018000-01BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67j10"
, 0x95a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67J10
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67j11"
, 0xc480  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67J11
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator, CLKO  on RA6\n"
"111@ECPLL=EC Oscillator, PLL enabled, CLKO on RA6\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67j50"
, 0xc180  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67J50
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67j60"
, 0x9f20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67J60
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG3L (0x1fffc)
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67j90"
, 0xd020  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67J90
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67j93"
, 0xd060  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67J93
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67k22"
, 0xd180  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP6[6]{Code Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP5[5]{Code Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP4[4]{Code Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Table Write Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT6[6]{Table Write Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT5[5]{Table Write Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT4[4]{Table Write Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBRT7[7]{Table Read Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT6[6]{Table Read Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT5[5]{Table Read Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT4[4]{Table Read Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 128/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f67k90"
, 0xd100  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F67K90
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz -  16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP6[6]{Code Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP5[5]{Code Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP4[4]{Code Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Table Write Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT6[6]{Table Write Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT5[5]{Table Write Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT4[4]{Table Write Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBRT7[7]{Table Read Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT6[6]{Table Read Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT5[5]{Table Read Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT4[4]{Table Read Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 128/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8310"
, 0x8bc0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8310
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Wait programmed by WAIT1 and WAIT0 bits of MEMCOM register (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable, device will not wait\n"
"}"
"BW[6]{Bus Width\n"
"0@8=8-bit External Bus Data Width\n"
"1@16=16-bit External Bus Data Width\n"
"}"
"0(5-2){unused\n}"
"PM[1-0]{Processor Mode\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-01FFF\n"
"0@ON=Program memory block code-protected\n"
"1@OFF=Program memory block not code-protected\n"
"}"

";"

";"
//  CONFIG7L (0x30000c)
"0(7-1){unused\n}"
"EBTR[0]{Table Read Protect 00000-01FFF\n"
"0@ON=Internal program memory block protected from table reads executed from external memory block\n"
"1@OFF=Internal program memory block not protected from table reads executed from external memory block\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8390"
, 0x8b80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8390
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x1FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8393"
, 0x9a20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8393
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f83j11"
, 0xb980  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F83J11
//  CONFIG1H (0x1ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode, 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode, 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode, 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x1ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1ff8/2, 0x1fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f83j90"
, 0xb880  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F83J90
//  CONFIG1H (0x1ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1ffc)
, 0x0/2, 0x1ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1ff8/2, 0x1fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8410"
, 0x86c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8410
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Wait programmed by WAIT1 and WAIT0 bits of MEMCOM register (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable, device will not wait\n"
"}"
"BW[6]{Bus Width\n"
"0@8=8-bit External Bus Data Width\n"
"1@16=16-bit External Bus Data Width\n"
"}"
"0(5-2){unused\n}"
"PM[1-0]{Processor Mode\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block code-protected\n"
"1@OFF=Program memory block not code-protected\n"
"}"

";"

";"
//  CONFIG7L (0x30000c)
"0(7-1){unused\n}"
"EBTR[0]{Table Read Protect 00000-03FFF\n"
"0@ON=Internal program memory block protected from table reads executed from external memory block\n"
"1@OFF=Internal program memory block not protected from table reads executed from external memory block\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8490"
, 0x8680  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8490
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x3FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8493"
, 0x8e20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8493
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Switch Over Mode\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (clock frequency = 4 x FOSC1)\n"
"0111@RCIO=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Voltage\n"
"00@0=VBOR set to 4.6V\n"
"01@1=VBOR set to 4.3V\n"
"10@2=VBOR set to 2.8V\n"
"11@3=VBOR set to 2.1V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low Power Timer1 Osc enable\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"0(9){unused\n}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=CCP2 input/output is multiplexed with RE7\n"
"1@PORTC=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5L (0x300008)
"0(7-1){unused\n}"
"CP[0]{Code Protect 00000-03FFF\n"
"0@ON=Program memory block (000000-003FFFh) code-protected\n"
"1@OFF=Program memory block (000000-003FFFh) not code-protected\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, -1, -1 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f84j11"
, 0xb9a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F84J11
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x3ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode, 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode, 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode, 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f84j90"
, 0xb8a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F84J90
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x3ffc)
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8520"
, 0x8b00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8520
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8525"
, 0x8ac0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8525
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Enable bit\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"ECCPMX[9]{ECCP Mux bit\n"
"0@PORTH=ECCP1 (P1B/P1C) and ECCP3 (P3B/P3C) PWM outputs are multiplexed with RH7 through RH4\n"
"1@PORTE=ECCP1 (P1B/P1C) and ECCP3 (P3B/P3C) PWM outputs are multiplexed with RE6 through RE3\n"
"}"
"CCP2MX[8]{ECCP2 Mux bit\n"
"0@PORTBE=Multiplexed with RB3 or RE7\n"
"1@PORTC=Multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBfff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8527"
, 0x9360  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8527
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@PORTH=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively\n"
"1@PORTE=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=ECCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits\n"
"1@OFF=Wait selections are unavailable for table reads and table writes\n"
"}"
"DATABW[6]{Data Bus Width Select bit\n"
"0@DATA8BIT=8-bit External Bus mode\n"
"1@DATA16BIT=16-bit External Bus mode\n"
"}"
"ADDRBW[5-4]{Address Bus Width Select bits\n"
"00@ADDR8BIT=8-bit Address Bus\n"
"01@ADDR12BIT=12-bit Address Bus\n"
"10@ADDR16BIT=16-bit Address Bus\n"
"11@ADDR20BIT=20-bit Address Bus\n"
"}"
"0(3-2){unused\n}"
"MODE[1-0]{Processor Data Memory Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8585"
, 0x8a40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8585
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Osc. Switch Enable\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Voltage\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown Out Detect\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR enable\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=P1B, P1C are multiplexed with RH7, RH6\n"
"1@PORTE=P1B, P1C are multiplexed with RE6, RE5\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@OFF=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Wait selections for table reads and table writes are determined by WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage Program\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-3){unused\n}"
"CP2[2]{Code Protect 008000-00BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protect 0004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protect 000800-0003FFF\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-3){unused\n}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Table Write Protect 004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Table Write Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-3){unused\n}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protect 004000-07FFF\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xBfff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85j10"
, 0x95e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85J10
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-10){unused\n}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85j11"
, 0xb9e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85J11
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode, 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode, 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode, 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85j15"
, 0x9700  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85J15
//  CONFIG1H (0xbff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xbff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xbffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xbffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0xbffd)
"0(15-10){unused\n}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xbffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0xBff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xBff8/2, 0xBfff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85j50"
, 0xc1a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85J50
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP pins placed else where\n"
"1@DEFAULT=PMP pins placed on EMB\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85j90"
, 0xb8e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85J90
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RE7\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x7ffc)
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85k22"
, 0xd360  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\n"
"1@PORTE=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"BW[6]{Data Bus Width\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"ABW[5-4]{Address Bus Width Select bits\n"
"00@XM20=20-bit address bus\n"
"01@XM16=16-bit address bus\n"
"10@XM12=12-bit address bus\n"
"11@MM=8-bit address bus\n"
"}"
"EASHFT[3]{External Address Shift bit\n"
"0@OFF=Address shifting disabled\n"
"1@ON=Address shifting enabled\n"
"}"
"0(2-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f85k90"
, 0xd2a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F85K90
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\n"
"1@PORTE=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 01800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-017FF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8620"
, 0x8640  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8620
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) code-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) write-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8621"
, 0x8a80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8621
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Enable bit\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"ECCPMX[9]{ECCP Mux bit\n"
"0@PORTH=ECCP1 (P1B/P1C) and ECCP3 (P3B/P3C) PWM outputs are multiplexed with RH7 through RH4\n"
"1@PORTE=ECCP1 (P1B/P1C) and ECCP3 (P3B/P3C) PWM outputs are multiplexed with RE6 through RE3\n"
"}"
"CCP2MX[8]{ECCP2 Mux bit\n"
"0@PORTBE=Multiplexed with RB3 or RE7\n"
"1@PORTC=Multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-Voltage ICSP disabled\n"
"1@ON=Low-Voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh)  code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8622"
, 0x93a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8622
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@PORTH=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively\n"
"1@PORTE=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=ECCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits\n"
"1@OFF=Wait selections are unavailable for table reads and table writes\n"
"}"
"DATABW[6]{Data Bus Width Select bit\n"
"0@DATA8BIT=8-bit External Bus mode\n"
"1@DATA16BIT=16-bit External Bus mode\n"
"}"
"ADDRBW[5-4]{Address Bus Width Select bits\n"
"00@ADDR8BIT=8-bit Address Bus\n"
"01@ADDR12BIT=12-bit Address Bus\n"
"10@ADDR16BIT=16-bit Address Bus\n"
"11@ADDR20BIT=20-bit Address Bus\n"
"}"
"0(3-2){unused\n}"
"MODE[1-0]{Processor Data Memory Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8627"
, 0x93e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8627
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@PORTH=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively\n"
"1@PORTE=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=ECCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits\n"
"1@OFF=Wait selections are unavailable for table reads and table writes\n"
"}"
"DATABW[6]{Data Bus Width Select bit\n"
"0@DATA8BIT=8-bit External Bus mode\n"
"1@DATA16BIT=16-bit External Bus mode\n"
"}"
"ADDRBW[5-4]{Address Bus Width Select bits\n"
"00@ADDR8BIT=8-bit Address Bus\n"
"01@ADDR12BIT=12-bit Address Bus\n"
"10@ADDR16BIT=16-bit Address Bus\n"
"11@ADDR20BIT=20-bit Address Bus\n"
"}"
"0(3-2){unused\n}"
"MODE[1-0]{Processor Data Memory Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-6){unused\n}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-6){unused\n}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-6){unused\n}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x17FFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8628"
, 0xc9e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8628
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@PORTH=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively\n"
"1@PORTE=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=ECCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits\n"
"1@OFF=Wait selections are unavailable for table reads and table writes\n"
"}"
"DATABW[6]{Data Bus Width Select bit\n"
"0@DATA8BIT=8-bit External Bus mode\n"
"1@DATA16BIT=16-bit External Bus mode\n"
"}"
"ADDRBW[5-4]{Address Bus Width Select bits\n"
"00@ADDR8BIT=8-bit Address Bus\n"
"01@ADDR12BIT=12-bit Address Bus\n"
"10@ADDR16BIT=16-bit Address Bus\n"
"11@ADDR20BIT=20-bit Address Bus\n"
"}"
"0(3-2){unused\n}"
"MODE[1-0]{Processor Data Memory Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-6){unused\n}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-6){unused\n}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-6){unused\n}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x17fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8680"
, 0x8a00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8680
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Osc. Switch Enable\n"
"0@ON=Timer1 oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12){unused\n}"
"OSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=RC oscillator with OSC2 configured as divide by 4 clock output\n"
"0100@EC=EC oscillator with OSC2 configured as divide by 4 clock output\n"
"0101@ECIO=EC oscillator with OSC2 configured as RA6\n"
"0110@HSPLL=HS oscillator with HW enabled 4x PLL\n"
"0111@RCIO=RC oscillator with OSC2 configured as RA6\n"
"1100@ECIOPLL=EC oscillator with OSC2 configured as RA6 and HW enabled 4x PLL\n"
"1101@ECIOSWPLL=EC oscillator with OSC2 configured as RA6 and SW enabled 4x PLL\n"
"1110@HSSWPLL=HS oscillator with SW enabled 4x PLL\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown Out Voltage\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@20=VBOR set to 2.0V\n"
"}"
"BOR[1]{Brown Out Detect\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power Up Timer\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR enable\n"
"0@OFF=RG5 input enabled, MCLR disabled\n"
"1@ON=MCLR pin enabled, RG5 input pin disabled\n"
"}"
"0(14-10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=P1B, P1C are multiplexed with RH7, RH6\n"
"1@PORTE=P1B, P1C are multiplexed with RE6, RE5\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@OFF=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Wait selections for table reads and table writes are determined by WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low Voltage Program\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Overflow Reset\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 00C000-00FFFF\n"
"0@ON=Block 3 (00C000-00FFFFh)  code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protect 008000-00BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protect 0004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protect 000800-0003FFF\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) write-protected\n"
"1@OFF=Boot block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Table Write Protect 004000-007FFF\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Table Write Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Boot block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protect 004000-07FFF\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protect 00800-003FFF\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j10"
, 0x9720  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J10
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-10){unused\n}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j11"
, 0xc4e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J11
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator, CLKO  on RA6\n"
"111@ECPLL=EC Oscillator, PLL enabled, CLKO on RA6\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP port pins not connected to EMB (PORTA, PORTF and PORTH)\n"
"1@DEFAULT=PMP port pins connected to EMB (PORTD and PORTE)\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j15"
, 0x9740  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J15
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-10){unused\n}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j16"
, 0xc500  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J16
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator, CLKO  on RA6\n"
"111@ECPLL=EC Oscillator, PLL enabled, CLKO on RA6\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP port pins not connected to EMB (PORTA, PORTF and PORTH)\n"
"1@DEFAULT=PMP port pins connected to EMB (PORTD and PORTE)\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j50"
, 0xc1e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J50
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP pins placed else where\n"
"1@DEFAULT=PMP pins placed on EMB\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j55"
, 0xc200  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J55
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP pins placed else where\n"
"1@DEFAULT=PMP pins placed on EMB\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j60"
, 0x9820  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J60
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@OFF=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@ON=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@OFF=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only)\n"
"1@ON=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j65"
, 0x9f40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J65
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@OFF=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@ON=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@OFF=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only)\n"
"1@ON=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j72"
, 0xd040  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J72
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7 <Microcontroller> / RB3\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0xfffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j90"
, 0xd080  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J90
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0xfffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86j93"
, 0xd0c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86J93
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0xfffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86k22"
, 0xd320  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\n"
"1@PORTE=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"BW[6]{Data Bus Width\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"ABW[5-4]{Address Bus Width Select bits\n"
"00@XM20=20-bit address bus\n"
"01@XM16=16-bit address bus\n"
"10@XM12=12-bit address bus\n"
"11@MM=8-bit address bus\n"
"}"
"EASHFT[3]{External Address Shift bit\n"
"0@OFF=Address shifting disabled\n"
"1@ON=Address shifting enabled\n"
"}"
"0(2-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f86k90"
, 0xd260  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F86K90
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\n"
"1@PORTE=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8720"
, 0x8600  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8720
//  CONFIG1H (0x300001)
"0(15-14){unused\n}"
"OSCS[13]{Oscillator System Clock Switch Enable bit\n"
"0@ON=Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)\n"
"1@OFF=Oscillator system clock switch option is disabled (main oscillator is source)\n"
"}"
"0(12-11){unused\n}"
"OSC[10-8]{Oscillator Selection bits\n"
"000@LP=LP oscillator\n"
"001@XT=XT oscillator\n"
"010@HS=HS oscillator\n"
"011@RC=RC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"100@EC=EC oscillator w/ OSC2 configured as divide-by-4 clock output\n"
"101@ECIO=EC oscillator w/ OSC2 configured as RA6\n"
"110@HSPLL=HS oscillator with PLL enabled; clock frequency = (4 x FOSC)\n"
"111@RCIO=RC oscillator w/ OSC2 configured as RA6\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-12){unused\n}"
"WDTPS[11-9]{Watchdog Timer Postscale Select bits\n"
"000@1=1:1\n"
"001@2=1:2\n"
"010@4=1:4\n"
"011@8=1:8\n"
"100@16=1:16\n"
"101@32=1:32\n"
"110@64=1:64\n"
"111@128=1:128\n"
"}"
"WDT[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-4){unused\n}"
"BORV[3-2]{Brown-out Reset Voltage bits\n"
"00@45=VBOR set to 4.5V\n"
"01@42=VBOR set to 4.2V\n"
"10@27=VBOR set to 2.7V\n"
"11@25=VBOR set to 2.5V\n"
"}"
"BOR[1]{Brown-out Reset Enable bit\n"
"0@OFF=Brown-out Reset disabled\n"
"1@ON=Brown-out Reset enabled\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"0(15-9){unused\n}"
"CCP2MUX[8]{CCP2 Mux bit\n"
"0@OFF=CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@ON=CCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits (MEMCOM<5:4>)\n"
"1@OFF=Wait selections unavailable for table reads and table writes\n"
"}"
"0(6-2){unused\n}"
"MODE[1-0]{Processor Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.\n"
"1@OFF=Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins.\n"
"}"
"0(6-3){unused\n}"
"LVP[2]{Low-Voltage ICSP Enable bit\n"
"0@OFF=Low-voltage ICSP disabled\n"
"1@ON=Low-voltage ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVR[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) code-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protection bit\n"
"0@ON=Block 7 (01C000-01FFFFh) code-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not code-protected\n"
"}"
"CP6[6]{Code Protection bit\n"
"0@ON=Block 6 (018000-01BFFFh) code-protected\n"
"1@OFF=Block 6 (018000-01BFFFh) not code-protected\n"
"}"
"CP5[5]{Code Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) code-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Write Protection bit\n"
"0@ON=Block 7 (01C000-01FFFFh) write-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not write-protected\n"
"}"
"WRT6[6]{Write Protection bit\n"
"0@ON=Block 6 (018000-01BFFFh) write-protected\n"
"1@OFF=Block 6 (018000-01BFFFh) not write-protected\n"
"}"
"WRT5[5]{Write Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) write-protected\n"
"1@OFF=Block 0 (000200-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBTR7[7]{Table Read Protection bit\n"
"0@ON=Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR6[6]{Table Read Protection bit\n"
"0@ON=Block 6 (018000-01BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR5[5]{Table Read Protection bit\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 (000200-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8722"
, 0x9420  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8722
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@PORTH=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively\n"
"1@PORTE=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=ECCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits\n"
"1@OFF=Wait selections are unavailable for table reads and table writes\n"
"}"
"DATABW[6]{Data Bus Width Select bit\n"
"0@DATA8BIT=8-bit External Bus mode\n"
"1@DATA16BIT=16-bit External Bus mode\n"
"}"
"ADDRBW[5-4]{Address Bus Width Select bits\n"
"00@ADDR8BIT=8-bit Address Bus\n"
"01@ADDR12BIT=12-bit Address Bus\n"
"10@ADDR16BIT=16-bit Address Bus\n"
"11@ADDR20BIT=20-bit Address Bus\n"
"}"
"0(3-2){unused\n}"
"MODE[1-0]{Processor Data Memory Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) code-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not code-protected\n"
"}"
"CP6[6]{Code Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) code-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not code-protected\n"
"}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Write Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) write-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not write-protected\n"
"}"
"WRT6[6]{Write Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) write-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not write-protected\n"
"}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBTR7[7]{Table Read Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR6[6]{Table Read Protection bit Block 6\n"
"0@ON=Block 6 (018000-01BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1FFFF/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x00/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000D/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f8723"
, 0xca20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F8723
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(13-12){unused\n}"
"OSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@RC=External RC oscillator, CLKO function on RA6\n"
"0100@EC=EC oscillator, CLKO function on RA6\n"
"0101@ECIO6=EC oscillator, port function on RA6\n"
"0110@HSPLL=HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)\n"
"0111@RCIO6=External RC oscillator, port function on RA6\n"
"1000@INTIO67=Internal oscillator block, port function on RA6 and RA7\n"
"1001@INTIO7=Internal oscillator block, CLKO function on RA6, port function on RA7\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDT[8]{Watchdog Timer\n"
"0@OFF=WDT disabled (control is placed on the SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Voltage bits\n"
"00@0=Maximum setting\n"
"01@1=\n"
"10@2=\n"
"11@3=Minimum setting\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRT[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RG5 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RG5 input pin disabled\n"
"}"
"0(14-11){unused\n}"
"LPT1OSC[10]{Low-Power Timer1 Oscillator Enable bit\n"
"0@OFF=Timer1 configured for higher power operation\n"
"1@ON=Timer1 configured for low-power operation\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@PORTH=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively\n"
"1@PORTE=ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTBE=ECCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode.\n"
"1@PORTC=ECCP2 input/output is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Data Wait Enable bit\n"
"0@ON=Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits\n"
"1@OFF=Wait selections are unavailable for table reads and table writes\n"
"}"
"DATABW[6]{Data Bus Width Select bit\n"
"0@DATA8BIT=8-bit External Bus mode\n"
"1@DATA16BIT=16-bit External Bus mode\n"
"}"
"ADDRBW[5-4]{Address Bus Width Select bits\n"
"00@ADDR8BIT=8-bit Address Bus\n"
"01@ADDR12BIT=12-bit Address Bus\n"
"10@ADDR16BIT=16-bit Address Bus\n"
"11@ADDR20BIT=20-bit Address Bus\n"
"}"
"0(3-2){unused\n}"
"MODE[1-0]{Processor Data Memory Mode Select bits\n"
"00@EM=Extended Microcontroller mode\n"
"01@MPB=Microprocessor with Boot Block mode\n"
"10@MP=Microprocessor mode\n"
"11@MC=Microcontroller mode\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"BBSIZ[5-4]{Boot Block Size Select bits\n"
"00@BB2K=1K word (2 Kbytes) Boot Block size\n"
"01@BB4K=2K words (4 Kbytes) Boot Block size\n"
"10@BB8K=4K words (8 Kbytes) Boot Block size\n"
"}"
"0(3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) code-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) code-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not code-protected\n"
"}"
"CP6[6]{Code Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) code-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not code-protected\n"
"}"
"CP5[5]{Code Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) code-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not code-protected\n"
"}"
"CP4[4]{Code Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) code-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not code-protected\n"
"}"
"CP3[3]{Code Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) write-protected\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Write Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) write-protected\n"
"1@OFF=Block 7 (01C000-01FFFFh) not write-protected\n"
"}"
"WRT6[6]{Write Protection bit Block 6\n"
"0@ON=Block 6 (01BFFF-018000h) write-protected\n"
"1@OFF=Block 6 (01BFFF-018000h) not write-protected\n"
"}"
"WRT5[5]{Write Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) write-protected\n"
"1@OFF=Block 5 (014000-017FFFh) not write-protected\n"
"}"
"WRT4[4]{Write Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) write-protected\n"
"1@OFF=Block 4 (010000-013FFFh) not write-protected\n"
"}"
"WRT3[3]{Write Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-007FFF, 000FFF or 001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-007FFF, 000FFF or 001FFFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBTR7[7]{Table Read Protection bit Block 7\n"
"0@ON=Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR6[6]{Table Read Protection bit Block 6\n"
"0@ON=Block 6 (018000-01BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR5[5]{Table Read Protection bit Block 5\n"
"0@ON=Block 5 (014000-017FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 5 (014000-017FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR4[4]{Table Read Protection bit Block 4\n"
"0@ON=Block 4 (010000-013FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 4 (010000-013FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR3[3]{Table Read Protection bit Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection bit Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection bit Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit Block 0\n"
"0@ON=Block 0 (000800, 001000 or 002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800, 001000 or 002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j10"
, 0x9760  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J10
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLK function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-10){unused\n}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j11"
, 0xc520  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J11
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator, CLKO  on RA6\n"
"111@ECPLL=EC Oscillator, PLL enabled, CLKO on RA6\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP port pins not connected to EMB (PORTA, PORTF and PORTH)\n"
"1@DEFAULT=PMP port pins connected to EMB (PORTD and PORTE)\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j50"
, 0xc220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J50
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=INTOSC, Port function on RA6 and RA7\n"
"001@INTOSCO=INTOSC, CLKO on RA6 and Port function on RA7\n"
"010@INTOSCPLL=INTOSC with PLL enabled, Port function on RA6 and RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKO on RA6 and Port function on RA7\n"
"100@HS=HS oscillator, HS used by USB\n"
"101@HSPLL=HS oscillator, PLL enabled, HSPLL used by USB\n"
"110@EC=EC Oscillator with CLKO on RA6, EC used by USB\n"
"111@ECPLL=EC Oscillator with PLL, CLKO on RA6, ECPLL used by USB\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSPMSK[11]{MSSP Address Masking Mode Select bit\n"
"0@MSK5=5-Bit Address Masking mode enable\n"
"1@MSK7=7-Bit Address Masking mode enable\n"
"}"
"PMPMX[10]{PMP Pin Multiplex bit\n"
"0@ALTERNATE=PMP pins placed else where\n"
"1@DEFAULT=PMP pins placed on EMB\n"
"}"
"ECCPMX[9]{ECCPx MUX bit\n"
"0@ALTERNATE=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@DEFAULT=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@ALTERNATE=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode or with RB3 in Extended Microcontroller mode\n"
"1@DEFAULT=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states on the external bus are enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states on the external bus are disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"MODE[5-4]{External Memory Bus Configuration bits\n"
"00@XM20=Extended Microcontroller mode - 20-bit Address mode\n"
"01@XM16=Extended Microcontroller mode - 16-bit Address mode\n"
"10@XM12=Extended Microcontroller mode - 12-bit Address mode\n"
"11@MM=Microcontroller mode - External bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled, address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled, address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j60"
, 0x9f60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J60
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@OFF=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@ON=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@OFF=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only)\n"
"1@ON=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j72"
, 0xd060  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J72
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7 <Microcontroller> / RB3\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j90"
, 0xd0a0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J90
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87j93"
, 0xd0e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87J93
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled-Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator Enable bit\n"
"0@ON=Timer1 oscillator configured for low-power operation\n"
"1@OFF=Timer1 oscillator configured for higher power operation\n"
"}"
"T1DIG[3]{Secondary Clock Source T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator Selection bits\n"
"000@INTOSC=Internal oscillator, port function on RA6 and RA7 \n"
"001@INTOSCPLL=INTOSC with PLL enabled, port function on RA6 and RA7\n"
"010@INTOSCO=Internal oscillator, CLKOUT on RA6 and port function on RA7\n"
"011@INTOSCPLLO=INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7\n"
"100@HS=HS oscillator\n"
"101@HSPLL=HS oscillator, PLL enabled\n"
"110@EC=EC Oscillator with clock out on RA6\n"
"111@ECPLL=EC Oscillator with PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX\n"
"0@ALTERNATE=RE7\n"
"1@DEFAULT=RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"0(7-2){unused\n}"
"RTCSOSC[1]{RTCC Reference Clock Select bit\n"
"0@INTOSCREF=RTCC uses INTOSC/INTRC as reference clock\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI as reference clock\n"
"}"
"0(0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87k22"
, 0xd1c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\n"
"1@PORTE=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"WAIT[7]{External Bus Wait\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"BW[6]{Data Bus Width\n"
"0@8=8-bit external bus mode\n"
"1@16=16-bit external bus mode\n"
"}"
"ABW[5-4]{Address Bus Width Select bits\n"
"00@XM20=20-bit address bus\n"
"01@XM16=16-bit address bus\n"
"10@XM12=12-bit address bus\n"
"11@MM=8-bit address bus\n"
"}"
"EASHFT[3]{External Address Shift bit\n"
"0@OFF=Address Shifting disabled\n"
"1@ON=Address Shifting enabled\n"
"}"
"0(2-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP6[6]{Code Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP5[5]{Code Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP4[4]{Code Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Table Write Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT6[6]{Table Write Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT5[5]{Table Write Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT4[4]{Table Write Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBRT7[7]{Table Read Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT6[6]{Table Read Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT5[5]{Table Read Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT4[4]{Table Read Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 128/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f87k90"
, 0xd140  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F87K90
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@OFF=Disabled - Controlled by SRETEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RG5 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ECCPMX[9]{ECCP Mux\n"
"0@PORTH=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\n"
"1@PORTE=Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\n"
"}"
"CCP2MX[8]{CCP2 Mux\n"
"0@PORTBE=RE7-Microcontroller Mode/RB3-All other modes\n"
"1@PORTC=RC1\n"
"}"
//  CONFIG3L (0x300004)
"0(7-1){unused\n}"
"RTCOSC[0]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@SOSCREF=RTCC uses SOSC\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(6-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"CP7[7]{Code Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP6[6]{Code Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP5[5]{Code Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP4[4]{Code Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"WRT7[7]{Table Write Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT6[6]{Table Write Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT5[5]{Table Write Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT4[4]{Table Write Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBRTB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"EBRT7[7]{Table Read Protect 1C000-1FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT6[6]{Table Read Protect 18000-1BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT5[5]{Table Read Protect 14000-17FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT4[4]{Table Read Protect 10000-13FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBRT0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x1ffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 128/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f96j60"
, 0x9840  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F96J60
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@OFF=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@ON=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@OFF=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only)\n"
"1@ON=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0xfffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-Bit Data Width mode\n"
"1@16=16-Bit Data Width mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode, 20-Bit Address mode\n"
"01@XM16=Extended Microcontroller mode,16-Bit Address mode\n"
"10@XM12=Extended Microcontroller mode,12-Bit Address mode\n"
"11@MM=Microcontroller mode, external bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled; address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled; address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f96j65"
, 0x9f80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F96J65
//  CONFIG1H (0x17ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x17ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x17ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x17ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x17ffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@OFF=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@ON=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@OFF=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only)\n"
"1@ON=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x17ffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-Bit Data Width mode\n"
"1@16=16-Bit Data Width mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode, 20-Bit Address mode\n"
"01@XM16=Extended Microcontroller mode,16-Bit Address mode\n"
"10@XM12=Extended Microcontroller mode,12-Bit Address mode\n"
"11@MM=Microcontroller mode, external bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled; address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled; address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x17ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x17ff8/2, 0x17fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18f97j60"
, 0x9fa0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18F97J60
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVR[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDT[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscaler Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-11){unused\n}"
"ETHLED[10]{Ethernet LED Enable bit\n"
"0@OFF=RA0/RA1 function as I/O regardless of Ethernet module status\n"
"1@ON=RA0/RA1 are multiplexed with LEDA/LEDB when Ethernet module is enabled and function as I/O when Ethernet is disabled\n"
"}"
"ECCPMX[9]{ECCP MUX bit\n"
"0@OFF=ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4\n"
"1@ON=ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3\n"
"}"
"CCP2MX[8]{ECCP2 MUX bit\n"
"0@OFF=ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices) or with RB3 in Extended Microcontroller mode (100-pin devices only)\n"
"1@ON=ECCP2/P2A is multiplexed with RC1\n"
"}"
//  CONFIG3L (0x1fffc)
"WAIT[7]{External Bus Wait Enable bit\n"
"0@ON=Wait states for operations on external memory bus enabled and selected by MEMCON<5:4>\n"
"1@OFF=Wait states for operations on external memory bus disabled\n"
"}"
"BW[6]{Data Bus Width Select bit\n"
"0@8=8-Bit Data Width mode\n"
"1@16=16-Bit Data Width mode\n"
"}"
"MODE[5-4]{External Memory Bus\n"
"00@XM20=Extended Microcontroller mode, 20-Bit Address mode\n"
"01@XM16=Extended Microcontroller mode,16-Bit Address mode\n"
"10@XM12=Extended Microcontroller mode,12-Bit Address mode\n"
"11@MM=Microcontroller mode, external bus disabled\n"
"}"
"EASHFT[3]{External Address Bus Shift Enable bit\n"
"0@OFF=Address shifting disabled; address on external bus reflects the PC value\n"
"1@ON=Address shifting enabled; address on external bus is offset to start at 000000h\n"
"}"
"0(2-0){unused\n}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf13k22"
, 0xcf80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF13K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled, RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=512W boot block size\n"
"1@ON=1kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf13k50"
, 0xc700  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF13K50
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit\n"
"0@OFF=USB clock comes directly from the OSC1/OSC2 oscillator block; no divide\n"
"1@ON=USB clock comes from the OSC1/OSC2 divided by 2\n"
"}"
"CPUDIV[4-3]{CPU System Clock Selection bits\n"
"00@NOCLKDIV=No CPU System Clock divide\n"
"01@CLKDIV2=CPU System Clock divided by 2\n"
"10@CLKDIV3=CPU System Clock divided by 3\n"
"11@CLKDIV4=CPU System Clock divided by 4\n"
"}"
"0(2-0){unused\n}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=512W boot block size\n"
"1@ON=1kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Table Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Table Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 8/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf14k22"
, 0xcf60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF14K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled, RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=1kW boot block size\n"
"1@ON=2kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf14k50"
, 0xc720  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF14K50
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PCLKEN[13]{Primary Clock Enable bit\n"
"0@OFF=Primary clock is under software control\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLEN[12]{4 X PLL Enable bit\n"
"0@OFF=PLL is under software control\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS=HS oscillator\n"
"0011@ERCCLKOUT=External RC oscillator, CLKOUT function on OSC2\n"
"0100@ECCLKOUTH=EC, CLKOUT function on OSC2 (high)\n"
"0101@ECH=EC (high)\n"
"0111@ERC=External RC oscillator\n"
"1000@IRC=Internal RC oscillator\n"
"1001@IRCCLKOUT=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@ECCLKOUTM=EC, CLKOUT function on OSC2 (medium)\n"
"1011@ECM=EC (medium)\n"
"1100@ECCLKOUTL=EC, CLKOUT function on OSC2 (low)\n"
"1101@ECL=EC (low)\n"
"}"
//  CONFIG1L (0x300000)
"0(7-6){unused\n}"
"USBDIV[5]{USB Clock Selection bit\n"
"0@OFF=USB clock comes directly from the OSC1/OSC2 oscillator block; no divide\n"
"1@ON=USB clock comes from the OSC1/OSC2 divided by 2\n"
"}"
"CPUDIV[4-3]{CPU System Clock Selection bits\n"
"00@NOCLKDIV=No CPU System Clock divide\n"
"01@CLKDIV2=CPU System Clock divided by 2\n"
"10@CLKDIV3=CPU System Clock divided by 3\n"
"11@CLKDIV4=CPU System Clock divided by 4\n"
"}"
"0(2-0){unused\n}"

";"
//  CONFIG2H (0x300003)
"0(15-13){unused\n}"
"WDTPS[12-9]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[8]{Watchdog Timer Enable bit\n"
"0@OFF=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"1@ON=WDT is always enabled. SWDTEN bit has no effect.\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@30=VBOR set to 3.0 V nominal\n"
"01@27=VBOR set to 2.7 V nominal\n"
"10@22=VBOR set to 2.2 V nominal\n"
"11@19=VBOR set to 1.9 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=PWRT enabled\n"
"1@OFF=PWRT disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@OFF=RA3 input pin enabled; MCLR disabled\n"
"1@ON=MCLR pin enabled; RA3 input pin disabled\n"
"}"
"0(14-12){unused\n}"
"HFOFST[11]{HFINTOSC Fast Start-up bit\n"
"0@OFF=The system clock is held off until the HFINTOSC is stable.\n"
"1@ON=HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.\n"
"}"
"0(10-8){unused\n}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-4){unused\n}"
"BBSIZ[3]{Boot Block Size Select bit\n"
"0@OFF=1kW boot block size\n"
"1@ON=2kW boot block size\n"
"}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block code-protected\n"
"1@OFF=Boot block not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection bit\n"
"0@ON=Block 1 code-protected\n"
"1@OFF=Block 1 not code-protected\n"
"}"
"CP0[0]{Code Protection bit\n"
"0@ON=Block 0 code-protected\n"
"1@OFF=Block 0 not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot block write-protected\n"
"1@OFF=Boot block not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers write-protected\n"
"1@OFF=Configuration registers not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Table Write Protection bit\n"
"0@ON=Block 1 write-protected\n"
"1@OFF=Block 1 not write-protected\n"
"}"
"WRT0[0]{Table Write Protection bit\n"
"0@ON=Block 0 write-protected\n"
"1@OFF=Block 0 not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot block protected from table reads executed in other blocks\n"
"1@OFF=Boot block not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection bit\n"
"0@ON=Block 1 protected from table reads executed in other blocks\n"
"1@OFF=Block 1 not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection bit\n"
"0@ON=Block 0 protected from table reads executed in other blocks\n"
"1@OFF=Block 0 not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 16/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf23k22"
, 0xd760  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF23K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code-protected\n"
"1@OFF=Boot block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf24j10"
, 0x9d40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF24J10
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3ffd/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf24j11"
, 0xce40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF24J11
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf24j50"
, 0xccc0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF24J50
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x3ff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset \n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf24k22"
, 0xd660  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF24K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf25j10"
, 0x9c40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF25J10
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x7FF7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf25j11"
, 0xce60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF25J11
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf25j50"
, 0xcce0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF25J50
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x7ff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf25k22"
, 0xd560  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF25K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock disabled\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf25k80"
, 0xe260  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF25K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf26j11"
, 0xce80  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF26J11
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf26j13"
, 0xdb20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF26J13
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf26j50"
, 0xcd00  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF26J50
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset \n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf26j53"
, 0xda20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF26J53
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf26k22"
, 0xd460  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF26K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTB5=P2B is on RB5\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTC6=P3A/CCP3 input/output is mulitplexed with RC6\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf26k80"
, 0xe200  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF26K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf27j13"
, 0xdb60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF27J13
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf27j53"
, 0xda60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF27J53
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf43k22"
, 0xd720  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF43K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0001FFh) code-protected\n"
"1@OFF=Boot block (000000-0001FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) code-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) code-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) write-protected\n"
"1@OFF=Boot Block (000000-0001FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) write-protected\n"
"1@OFF=Block 1 (001000-001FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) write-protected\n"
"1@OFF=Block 0 (000200-000FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0001FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0001FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (001000-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (001000-001FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000200-000FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000200-000FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x1fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf44j10"
, 0x9d60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF44J10
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3ffd/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf44j11"
, 0xcea0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF44J11
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x3ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf44j50"
, 0xcd20  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF44J50
//  CONFIG1H (0x3ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x3ff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x3ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x3ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x3ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x3ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x3fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x3ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5-4){unused\n}"
"WPFP[3-0]{Write/Erase Protect Page Start/End Location\n"
"0000@PAGE_0=Write Protect Program Flash Page 0\n"
"0001@PAGE_1=Write Protect Program Flash Page 1\n"
"0010@PAGE_2=Write Protect Program Flash Page 2\n"
"0011@PAGE_3=Write Protect Program Flash Page 3\n"
"0100@PAGE_4=Write Protect Program Flash Page 4\n"
"0101@PAGE_5=Write Protect Program Flash Page 5\n"
"0110@PAGE_6=Write Protect Program Flash Page 6\n"
"0111@PAGE_7=Write Protect Program Flash Page 7\n"
"1000@PAGE_8=Write Protect Program Flash Page 8\n"
"1001@PAGE_9=Write Protect Program Flash Page 9\n"
"1010@PAGE_10=Write Protect Program Flash Page 10\n"
"1011@PAGE_11=Write Protect Program Flash Page 11\n"
"1100@PAGE_12=Write Protect Program Flash Page 12\n"
"1101@PAGE_13=Write Protect Program Flash Page 13\n"
"1110@PAGE_14=Write Protect Program Flash Page 14\n"
"1111@PAGE_15=Write Protect Program Flash Page 15\n"
"}"
, 0x0/2, 0x3ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x3ff8/2, 0x3fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf44k22"
, 0xd620  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF44K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-2){unused\n}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-2){unused\n}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-2){unused\n}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x3fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf45j10"
, 0x9c60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF45J10
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protection bit\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debugger Enable bit\n"
"0@ON=Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug\n"
"1@OFF=Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset Enable bit\n"
"0@OFF=Reset on stack overflow/underflow disabled\n"
"1@ON=Reset on stack overflow/underflow enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer Enable bit\n"
"0@OFF=WDT disabled (control is placed on SWDTEN bit)\n"
"1@ON=WDT enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit\n"
"0@OFF=Two-Speed Start-up disabled\n"
"1@ON=Two-Speed Start-up enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"0(5-3){unused\n}"
"FOSC2[2]{Default/Reset System Clock Select bit\n"
"0@OFF=INTRC enabled as system clock when OSCCON<1:0> = 00\n"
"1@ON=Clock selected by FOSC as system clock is enabled when OSCCON<1:0> = 00\n"
"}"
"FOSC[1-0]{Oscillator Selection bits\n"
"00@HS=HS oscillator\n"
"01@HSPLL=HS oscillator, PLL enabled and under software control\n"
"10@EC=EC oscillator, CLKO function on OSC2\n"
"11@ECPLL=EC oscillator, PLL enabled and under software control, CLKO function on OSC2\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-9){unused\n}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@ALTERNATE=CCP2 is multiplexed with RB3\n"
"1@DEFAULT=CCP2 is multiplexed with RC1\n"
"}"
, 0x0/2, 0x7FF7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf45j11"
, 0xcec0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF45J11
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x7ff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf45j50"
, 0xcd40  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF45J50
//  CONFIG1H (0x7ff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x7ff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x7ffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x7ffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x7ffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x7ffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x7fff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x7ffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"0(5){unused\n}"
"WPFP[4-0]{Write/Erase Protect Page Start/End Location\n"
"00000@PAGE_0=Write Protect Program Flash Page 0\n"
"00001@PAGE_1=Write Protect Program Flash Page 1\n"
"00010@PAGE_2=Write Protect Program Flash Page 2\n"
"00011@PAGE_3=Write Protect Program Flash Page 3\n"
"00100@PAGE_4=Write Protect Program Flash Page 4\n"
"00101@PAGE_5=Write Protect Program Flash Page 5\n"
"00110@PAGE_6=Write Protect Program Flash Page 6\n"
"00111@PAGE_7=Write Protect Program Flash Page 7\n"
"01000@PAGE_8=Write Protect Program Flash Page 8\n"
"01001@PAGE_9=Write Protect Program Flash Page 9\n"
"01010@PAGE_10=Write Protect Program Flash Page 10\n"
"01011@PAGE_11=Write Protect Program Flash Page 11\n"
"01100@PAGE_12=Write Protect Program Flash Page 12\n"
"01101@PAGE_13=Write Protect Program Flash Page 13\n"
"01110@PAGE_14=Write Protect Program Flash Page 14\n"
"01111@PAGE_15=Write Protect Program Flash Page 15\n"
"10000@PAGE_16=Write Protect Program Flash Page 16\n"
"10001@PAGE_17=Write Protect Program Flash Page 17\n"
"10010@PAGE_18=Write Protect Program Flash Page 18\n"
"10011@PAGE_19=Write Protect Program Flash Page 19\n"
"10100@PAGE_20=Write Protect Program Flash Page 20\n"
"10101@PAGE_21=Write Protect Program Flash Page 21\n"
"10110@PAGE_22=Write Protect Program Flash Page 22\n"
"10111@PAGE_23=Write Protect Program Flash Page 23\n"
"11000@PAGE_24=Write Protect Program Flash Page 24\n"
"11001@PAGE_25=Write Protect Program Flash Page 25\n"
"11010@PAGE_26=Write Protect Program Flash Page 26\n"
"11011@PAGE_27=Write Protect Program Flash Page 27\n"
"11100@PAGE_28=Write Protect Program Flash Page 28\n"
"11101@PAGE_29=Write Protect Program Flash Page 29\n"
"11110@PAGE_30=Write Protect Program Flash Page 30\n"
"11111@PAGE_31=Write Protect Program Flash Page 31\n"
"}"
, 0x0/2, 0x7ff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x7ff8/2, 0x7fff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf45k22"
, 0xd520  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF45K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) code-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) code-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) code-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) code-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) write-protected\n"
"1@OFF=Block 3 (006000-007FFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) write-protected\n"
"1@OFF=Block 2 (004000-005FFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) write-protected\n"
"1@OFF=Block 1 (002000-003FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) write-protected\n"
"1@OFF=Block 0 (000800-001FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (006000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (006000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (004000-005FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (004000-005FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (002000-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (002000-003FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-001FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-001FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0xff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf45k80"
, 0xe240  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF45K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf46j11"
, 0xcee0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF46J11
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4-1){unused\n}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf46j13"
, 0xdba0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF46J13
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf46j50"
, 0xcd60  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF46J50
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(4){unused\n}"
"PLLDIV[3-1]{PLL Prescaler Selection bits\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"LPT1OSC[4]{Low-Power Timer1 Oscillator\n"
"0@ON=Low-power operation\n"
"1@OFF=High-power operation\n"
"}"
"T1DIG[3]{T1OSCEN Enforcement\n"
"0@OFF=Secondary Oscillator clock source may not be selected\n"
"1@ON=Secondary Oscillator clock source may be selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-9){unused\n}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<5:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<5:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region\n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPEND[6]{Write/Erase Protect Region Select (valid when WPDIS = 0)\n"
"0@PAGE_0=Page 0 through WPFP<5:0> erase/write protected\n"
"1@PAGE_WPFP=Page WPFP<5:0> through Configuration Words erase/write protected\n"
"}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf46j53"
, 0xdaa0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF46J53
//  CONFIG1H (0xfff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0xfff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0xfffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0xfffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0xfffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0xfffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0xffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0xfffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"0(6){unused\n}"
"WPFP[5-0]{Write/Erase Protect Page Start/End Location\n"
"000000@PAGE_0=Write Protect Program Flash Page 0\n"
"000001@PAGE_1=Write Protect Program Flash Page 1\n"
"000010@PAGE_2=Write Protect Program Flash Page 2\n"
"000011@PAGE_3=Write Protect Program Flash Page 3\n"
"000100@PAGE_4=Write Protect Program Flash Page 4\n"
"000101@PAGE_5=Write Protect Program Flash Page 5\n"
"000110@PAGE_6=Write Protect Program Flash Page 6\n"
"000111@PAGE_7=Write Protect Program Flash Page 7\n"
"001000@PAGE_8=Write Protect Program Flash Page 8\n"
"001001@PAGE_9=Write Protect Program Flash Page 9\n"
"001010@PAGE_10=Write Protect Program Flash Page 10\n"
"001011@PAGE_11=Write Protect Program Flash Page 11\n"
"001100@PAGE_12=Write Protect Program Flash Page 12\n"
"001101@PAGE_13=Write Protect Program Flash Page 13\n"
"001110@PAGE_14=Write Protect Program Flash Page 14\n"
"001111@PAGE_15=Write Protect Program Flash Page 15\n"
"010000@PAGE_16=Write Protect Program Flash Page 16\n"
"010001@PAGE_17=Write Protect Program Flash Page 17\n"
"010010@PAGE_18=Write Protect Program Flash Page 18\n"
"010011@PAGE_19=Write Protect Program Flash Page 19\n"
"010100@PAGE_20=Write Protect Program Flash Page 20\n"
"010101@PAGE_21=Write Protect Program Flash Page 21\n"
"010110@PAGE_22=Write Protect Program Flash Page 22\n"
"010111@PAGE_23=Write Protect Program Flash Page 23\n"
"011000@PAGE_24=Write Protect Program Flash Page 24\n"
"011001@PAGE_25=Write Protect Program Flash Page 25\n"
"011010@PAGE_26=Write Protect Program Flash Page 26\n"
"011011@PAGE_27=Write Protect Program Flash Page 27\n"
"011100@PAGE_28=Write Protect Program Flash Page 28\n"
"011101@PAGE_29=Write Protect Program Flash Page 29\n"
"011110@PAGE_30=Write Protect Program Flash Page 30\n"
"011111@PAGE_31=Write Protect Program Flash Page 31\n"
"100000@PAGE_32=Write Protect Program Flash Page 32\n"
"100001@PAGE_33=Write Protect Program Flash Page 33\n"
"100010@PAGE_34=Write Protect Program Flash Page 34\n"
"100011@PAGE_35=Write Protect Program Flash Page 35\n"
"100100@PAGE_36=Write Protect Program Flash Page 36\n"
"100101@PAGE_37=Write Protect Program Flash Page 37\n"
"100110@PAGE_38=Write Protect Program Flash Page 38\n"
"100111@PAGE_39=Write Protect Program Flash Page 39\n"
"101000@PAGE_40=Write Protect Program Flash Page 40\n"
"101001@PAGE_41=Write Protect Program Flash Page 41\n"
"101010@PAGE_42=Write Protect Program Flash Page 42\n"
"101011@PAGE_43=Write Protect Program Flash Page 43\n"
"101100@PAGE_44=Write Protect Program Flash Page 44\n"
"101101@PAGE_45=Write Protect Program Flash Page 45\n"
"101110@PAGE_46=Write Protect Program Flash Page 46\n"
"101111@PAGE_47=Write Protect Program Flash Page 47\n"
"110000@PAGE_48=Write Protect Program Flash Page 48\n"
"110001@PAGE_49=Write Protect Program Flash Page 49\n"
"110010@PAGE_50=Write Protect Program Flash Page 50\n"
"110011@PAGE_51=Write Protect Program Flash Page 51\n"
"110100@PAGE_52=Write Protect Program Flash Page 52\n"
"110101@PAGE_53=Write Protect Program Flash Page 53\n"
"110110@PAGE_54=Write Protect Program Flash Page 54\n"
"110111@PAGE_55=Write Protect Program Flash Page 55\n"
"111000@PAGE_56=Write Protect Program Flash Page 56\n"
"111001@PAGE_57=Write Protect Program Flash Page 57\n"
"111010@PAGE_58=Write Protect Program Flash Page 58\n"
"111011@PAGE_59=Write Protect Program Flash Page 59\n"
"111100@PAGE_60=Write Protect Program Flash Page 60\n"
"111101@PAGE_61=Write Protect Program Flash Page 61\n"
"111110@PAGE_62=Write Protect Program Flash Page 62\n"
"111111@PAGE_63=Write Protect Program Flash Page 63\n"
"}"
, 0x0/2, 0xfff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0xfff8/2, 0xffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf46k22"
, 0xd420  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF46K22
//  CONFIG1H (0x300001)
"IESO[15]{Internal/External Oscillator Switchover bit\n"
"0@OFF=Oscillator Switchover mode disabled\n"
"1@ON=Oscillator Switchover mode enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor Enable bit\n"
"0@OFF=Fail-Safe Clock Monitor disabled\n"
"1@ON=Fail-Safe Clock Monitor enabled\n"
"}"
"PRICLKEN[13]{Primary clock enable bit\n"
"0@OFF=Primary clock can be disabled by software\n"
"1@ON=Primary clock is always enabled\n"
"}"
"PLLCFG[12]{4X PLL Enable\n"
"0@OFF=Oscillator used directly\n"
"1@ON=Oscillator multiplied by 4\n"
"}"
"FOSC[11-8]{Oscillator Selection bits\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HSHP=HS oscillator (high power > 16 MHz)\n"
"0011@HSMP=HS oscillator (medium power 4-16 MHz)\n"
"0100@ECHP=EC oscillator, CLKOUT function on OSC2 (high power, >16 MHz)\n"
"0101@ECHPIO6=EC oscillator (high power, >16 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO6=External RC oscillator\n"
"1000@INTIO67=Internal oscillator block\n"
"1001@INTIO7=Internal oscillator block, CLKOUT function on OSC2\n"
"1010@ECMP=EC oscillator, CLKOUT function on OSC2 (medium power, 500 kHz-16 MHz)\n"
"1011@ECMPIO6=EC oscillator (medium power, 500 kHz-16 MHz)\n"
"1100@ECLP=EC oscillator, CLKOUT function on OSC2 (low power, <500 kHz)\n"
"1101@ECLPIO6=EC oscillator (low power, <500 kHz)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15-14){unused\n}"
"WDTPS[13-10]{Watchdog Timer Postscale Select bits\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
"WDTEN[9-8]{Watchdog Timer Enable bits\n"
"00@OFF=Watch dog timer is always disabled. SWDTEN has no effect.\n"
"01@NOSLP=WDT is disabled in sleep, otherwise enabled. SWDTEN bit has no effect\n"
"10@SWON=WDT is controlled by SWDTEN bit of the WDTCON register\n"
"11@ON=WDT is always enabled. SWDTEN bit has no effect\n"
"}"
//  CONFIG2L (0x300002)
"0(7-5){unused\n}"
"BORV[4-3]{Brown Out Reset Voltage bits\n"
"00@285=VBOR set to 2.85 V nominal\n"
"01@250=VBOR set to 2.50 V nominal\n"
"10@220=VBOR set to 2.20 V nominal\n"
"11@190=VBOR set to 1.90 V nominal\n"
"}"
"BOREN[2-1]{Brown-out Reset Enable bits\n"
"00@OFF=Brown-out Reset disabled in hardware and software\n"
"01@ON=Brown-out Reset enabled and controlled by software (SBOREN is enabled)\n"
"10@NOSLP=Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)\n"
"11@SBORDIS=Brown-out Reset enabled in hardware only (SBOREN is disabled)\n"
"}"
"PWRTEN[0]{Power-up Timer Enable bit\n"
"0@ON=Power up timer enabled\n"
"1@OFF=Power up timer disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{MCLR Pin Enable bit\n"
"0@INTMCLR=RE3 input pin enabled; MCLR disabled\n"
"1@EXTMCLR=MCLR pin enabled, RE3 input pin disabled\n"
"}"
"0(14){unused\n}"
"P2BMX[13]{ECCP2 B output mux bit\n"
"0@PORTC0=P2B is on RC0\n"
"1@PORTD2=P2B is on RD2\n"
"}"
"T3CMX[12]{Timer3 Clock input mux bit\n"
"0@PORTB5=T3CKI is on RB5\n"
"1@PORTC0=T3CKI is on RC0\n"
"}"
"HFOFST[11]{HFINTOSC Fast Start-up\n"
"0@OFF=HFINTOSC output and ready status are delayed by the oscillator stable status\n"
"1@ON=HFINTOSC output and ready status are not delayed by the oscillator stable status\n"
"}"
"CCP3MX[10]{P3A/CCP3 Mux bit\n"
"0@PORTE0=P3A/CCP3 input/output is mulitplexed with RE0\n"
"1@PORTB5=P3A/CCP3 input/output is multiplexed with RB5\n"
"}"
"PBADEN[9]{PORTB A/D Enable bit\n"
"0@OFF=PORTB<5:0> pins are configured as digital I/O on Reset\n"
"1@ON=PORTB<5:0> pins are configured as analog input channels on Reset\n"
"}"
"CCP2MX[8]{CCP2 MUX bit\n"
"0@PORTB3=CCP2 input/output is multiplexed with RB3\n"
"1@PORTC1=CCP2 input/output is multiplexed with RC1\n"
"}"

";"
//  CONFIG4L (0x300006)
"DEBUG[7]{Background Debug\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"XINST[6]{Extended Instruction Set Enable bit\n"
"0@OFF=Instruction set extension and Indexed Addressing mode disabled (Legacy mode)\n"
"1@ON=Instruction set extension and Indexed Addressing mode enabled\n"
"}"
"0(5-3){unused\n}"
"LVP[2]{Single-Supply ICSP Enable bit\n"
"0@OFF=Single-Supply ICSP disabled\n"
"1@ON=Single-Supply ICSP enabled if MCLRE is also 1\n"
"}"
"0(1){unused\n}"
"STVREN[0]{Stack Full/Underflow Reset Enable bit\n"
"0@OFF=Stack full/underflow will not cause Reset\n"
"1@ON=Stack full/underflow will cause Reset\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EEPROM Code Protection bit\n"
"0@ON=Data EEPROM code-protected\n"
"1@OFF=Data EEPROM not code-protected\n"
"}"
"CPB[14]{Boot Block Code Protection bit\n"
"0@ON=Boot block (000000-0007FFh) code-protected\n"
"1@OFF=Boot block (000000-0007FFh) not code-protected\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) code-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not code-protected\n"
"}"
"CP2[2]{Code Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) code-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not code-protected\n"
"}"
"CP1[1]{Code Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) code-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not code-protected\n"
"}"
"CP0[0]{Code Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) code-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not code-protected\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EEPROM Write Protection bit\n"
"0@ON=Data EEPROM write-protected\n"
"1@OFF=Data EEPROM not write-protected\n"
"}"
"WRTB[14]{Boot Block Write Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) write-protected\n"
"1@OFF=Boot Block (000000-0007FFh) not write-protected\n"
"}"
"WRTC[13]{Configuration Register Write Protection bit\n"
"0@ON=Configuration registers (300000-3000FFh) write-protected\n"
"1@OFF=Configuration registers (300000-3000FFh) not write-protected\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Write Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) write-protected\n"
"1@OFF=Block 3 (00C000-00FFFFh) not write-protected\n"
"}"
"WRT2[2]{Write Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) write-protected\n"
"1@OFF=Block 2 (008000-00BFFFh) not write-protected\n"
"}"
"WRT1[1]{Write Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) write-protected\n"
"1@OFF=Block 1 (004000-007FFFh) not write-protected\n"
"}"
"WRT0[0]{Write Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) write-protected\n"
"1@OFF=Block 0 (000800-003FFFh) not write-protected\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Boot Block Table Read Protection bit\n"
"0@ON=Boot Block (000000-0007FFh) protected from table reads executed in other blocks\n"
"1@OFF=Boot Block (000000-0007FFh) not protected from table reads executed in other blocks\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protection Block 3\n"
"0@ON=Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR2[2]{Table Read Protection Block 2\n"
"0@ON=Block 2 (008000-00BFFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR1[1]{Table Read Protection Block 1\n"
"0@ON=Block 1 (004000-007FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 1 (004000-007FFFh) not protected from table reads executed in other blocks\n"
"}"
"EBTR0[0]{Table Read Protection Block 0\n"
"0@ON=Block 0 (000800-003FFFh) protected from table reads executed in other blocks\n"
"1@OFF=Block 0 (000800-003FFFh) not protected from table reads executed in other blocks\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf46k80"
, 0xe1e0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF46K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10-9){unused\n}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTC=ECAN TX and RX pins are located on RC6 and RC7, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf47j13"
, 0xdbe0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF47J13
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"0(9-8){unused\n}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{96MHz PLL Prescaler Selection (PLLSEL=0)\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS\n"
"101@HSPLL=HS+PLL\n"
"110@EC=EC (CLKO-RA6)\n"
"111@ECPLL=EC+PLL (CLKO-RA6)\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"PLLSEL[10]{PLL Selection Bit\n"
"0@PLL96=Selects 96MHz PLL\n"
"1@PLL4X=Selects 4x PLL\n"
"}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf47j53"
, 0xdae0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF47J53
//  CONFIG1H (0x1fff9)
"0(15-11){unused\n}"
"CP0[10]{Code Protect\n"
"0@ON=Program memory is code-protected\n"
"1@OFF=Program memory is not code-protected\n"
"}"
"CPUDIV[9-8]{CPU System Clock Postscaler\n"
"00@OSC4_PLL6=CPU system clock divide by 6\n"
"01@OSC3_PLL3=CPU system clock divide by 3\n"
"10@OSC2_PLL2=CPU system clock divide by 2\n"
"11@OSC1=No CPU system clock divide\n"
"}"
//  CONFIG1L (0x1fff8)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"STVREN[5]{Stack Overflow/Underflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CFGPLLEN[4]{PLL Enable Configuration Bit\n"
"0@ON=PLL Enabled\n"
"1@OFF=PLL Disabled\n"
"}"
"PLLDIV[3-1]{PLL Prescaler Selection\n"
"000@12=Divide by 12 (48 MHz oscillator input)\n"
"001@10=Divide by 10 (40 MHz oscillator input)\n"
"010@6=Divide by 6 (24 MHz oscillator input)\n"
"011@5=Divide by 5 (20 MHz oscillator input)\n"
"100@4=Divide by 4 (16 MHz oscillator input)\n"
"101@3=Divide by 3 (12 MHz oscillator input)\n"
"110@2=Divide by 2 (8 MHz oscillator input)\n"
"111@1=No prescale (4 MHz oscillator input drives PLL directly)\n"
"}"
"WDTEN[0]{Watchdog Timer\n"
"0@OFF=Disabled - Controlled by SWDTEN bit\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG2H (0x1fffb)
"0(15-12){unused\n}"
"WDTPS[11-8]{Watchdog Postscaler\n"
"0000@1=1:1\n"
"0001@2=1:2\n"
"0010@4=1:4\n"
"0011@8=1:8\n"
"0100@16=1:16\n"
"0101@32=1:32\n"
"0110@64=1:64\n"
"0111@128=1:128\n"
"1000@256=1:256\n"
"1001@512=1:512\n"
"1010@1024=1:1024\n"
"1011@2048=1:2048\n"
"1100@4096=1:4096\n"
"1101@8192=1:8192\n"
"1110@16384=1:16384\n"
"1111@32768=1:32768\n"
"}"
//  CONFIG2L (0x1fffa)
"IESO[7]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[6]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"CLKOEC[5]{EC Clock Out Enable Bit \n"
"0@OFF=CLKO output disabled on the RA6 pin\n"
"1@ON=CLKO output enabled on the RA6 pin\n"
"}"
"SOSCSEL[4-3]{T1OSC/SOSC Power Selection Bits\n"
"00@RESERVED=Reserved\n"
"01@LOW=Low Power T1OSC/SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode selected\n"
"11@HIGH=High Power T1OSC/SOSC circuit selected\n"
"}"
"OSC[2-0]{Oscillator\n"
"000@INTOSC=INTOSC\n"
"001@INTOSCO=INTOSCO (CLKO-RA6)\n"
"010@INTOSCPLL=INTOSCPLL\n"
"011@INTOSCPLLO=INTOSCPLLO (CLKO-RA6)\n"
"100@HS=HS, USB-HS\n"
"101@HSPLL=HS+PLL, USB-HS+PLL\n"
"110@EC=EC (CLKO-RA6), USB-EC\n"
"111@ECPLL=EC+PLL (CLKO-RA6), USB-EC+PLL\n"
"}"

";"
//  CONFIG3H (0x1fffd)
"0(15-12){unused\n}"
"MSSP7B_EN[11]{MSSP address masking\n"
"0@MSK5=5 Bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"0(10){unused\n}"
"ADCSEL[9]{ADC 10 or 12 Bit Select\n"
"0@BIT12=12 - Bit ADC Enabled\n"
"1@BIT10=10 - Bit ADC Enabled\n"
"}"
"IOL1WAY[8]{IOLOCK One-Way Set Enable bit\n"
"0@OFF=The IOLOCK bit (PPSCON<0>) can be set and cleared as needed\n"
"1@ON=The IOLOCK bit (PPSCON<0>) can be set once\n"
"}"
//  CONFIG3L (0x1fffc)
"DSWDTPS[7-4]{Deep Sleep Watchdog Postscaler\n"
"0000@2=1:2 (2.1 ms)\n"
"0001@8=1:8 (8.3 ms)\n"
"0010@32=1:32 (33 ms)\n"
"0011@128=1:128 (132 ms)\n"
"0100@512=1:512 (528 ms)\n"
"0101@2048=1:2,048 (2.1 seconds)\n"
"0110@8192=1:8,192 (8.5 seconds)\n"
"0111@K32=1:32,768 (34 seconds)\n"
"1000@K131=1:131,072 (135 seconds)\n"
"1001@K524=1:524,288 (9 minutes)\n"
"1010@M2=1:2,097,152 (36 minutes)\n"
"1011@M8=1:8,388,608 (2.4 hours)\n"
"1100@M33=1:33,554,432 (9.6 hours)\n"
"1101@M134=1:134,217,728 (38.5 hours)\n"
"1110@M536=1:536,870,912 (6.4 days)\n"
"1111@G2=1:2,147,483,648 (25.7 days)\n"
"}"
"DSWDTEN[3]{Deep Sleep Watchdog Timer\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"DSBOREN[2]{Deep Sleep BOR\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"RTCOSC[1]{RTCC Clock Select\n"
"0@INTOSCREF=RTCC uses INTRC\n"
"1@T1OSCREF=RTCC uses T1OSC/T1CKI\n"
"}"
"DSWDTOSC[0]{DSWDT Clock Select\n"
"0@T1OSCREF=DSWDT uses T1OSC/T1CKI\n"
"1@INTOSCREF=DSWDT uses INTRC\n"
"}"

";"
//  CONFIG4H (0x1ffff)
"0(15-12){unused\n}"
"LS48MHZ[11]{Low Speed USB mode with 48 MHz system clock bit\n"
"0@SYS24X4=System clock at 24 MHz USB CLKEN divide-by is set to 4\n"
"1@SYS48X8=System clock at 48 MHz USB CLKEN divide-by is set to 8\n"
"}"
"0(10){unused\n}"
"WPEND[9]{Write/Erase Protect Region Select bit (valid when WPDIS = 0)\n"
"0@PAGE_0=Pages 0 through WPFP<6:0> erase/write protected\n"
"1@PAGE_WPFP=Pages WPFP<6:0> through Configuration Words erase/write protected\n"
"}"
"WPDIS[8]{Write Protect Disable bit\n"
"0@ON=WPFP<6:0>/WPEND region erase/write protected\n"
"1@OFF=WPFP<6:0>/WPEND region ignored\n"
"}"
//  CONFIG4L (0x1fffe)
"WPCFG[7]{Write/Erase Protect Configuration Region \n"
"0@ON=Configuration Words page erase/write-protected\n"
"1@OFF=Configuration Words page not erase/write-protected\n"
"}"
"WPFP[6-0]{Write/Erase Protect Page Start/End Location\n"
"0000000@PAGE_0=Write Protect Program Flash Page 0\n"
"0000001@PAGE_1=Write Protect Program Flash Page 1\n"
"0000010@PAGE_2=Write Protect Program Flash Page 2\n"
"0000011@PAGE_3=Write Protect Program Flash Page 3\n"
"0000100@PAGE_4=Write Protect Program Flash Page 4\n"
"0000101@PAGE_5=Write Protect Program Flash Page 5\n"
"0000110@PAGE_6=Write Protect Program Flash Page 6\n"
"0000111@PAGE_7=Write Protect Program Flash Page 7\n"
"0001000@PAGE_8=Write Protect Program Flash Page 8\n"
"0001001@PAGE_9=Write Protect Program Flash Page 9\n"
"0001010@PAGE_10=Write Protect Program Flash Page 10\n"
"0001011@PAGE_11=Write Protect Program Flash Page 11\n"
"0001100@PAGE_12=Write Protect Program Flash Page 12\n"
"0001101@PAGE_13=Write Protect Program Flash Page 13\n"
"0001110@PAGE_14=Write Protect Program Flash Page 14\n"
"0001111@PAGE_15=Write Protect Program Flash Page 15\n"
"0010000@PAGE_16=Write Protect Program Flash Page 16\n"
"0010001@PAGE_17=Write Protect Program Flash Page 17\n"
"0010010@PAGE_18=Write Protect Program Flash Page 18\n"
"0010011@PAGE_19=Write Protect Program Flash Page 19\n"
"0010100@PAGE_20=Write Protect Program Flash Page 20\n"
"0010101@PAGE_21=Write Protect Program Flash Page 21\n"
"0010110@PAGE_22=Write Protect Program Flash Page 22\n"
"0010111@PAGE_23=Write Protect Program Flash Page 23\n"
"0011000@PAGE_24=Write Protect Program Flash Page 24\n"
"0011001@PAGE_25=Write Protect Program Flash Page 25\n"
"0011010@PAGE_26=Write Protect Program Flash Page 26\n"
"0011011@PAGE_27=Write Protect Program Flash Page 27\n"
"0011100@PAGE_28=Write Protect Program Flash Page 28\n"
"0011101@PAGE_29=Write Protect Program Flash Page 29\n"
"0011110@PAGE_30=Write Protect Program Flash Page 30\n"
"0011111@PAGE_31=Write Protect Program Flash Page 31\n"
"0100000@PAGE_32=Write Protect Program Flash Page 32\n"
"0100001@PAGE_33=Write Protect Program Flash Page 33\n"
"0100010@PAGE_34=Write Protect Program Flash Page 34\n"
"0100011@PAGE_35=Write Protect Program Flash Page 35\n"
"0100100@PAGE_36=Write Protect Program Flash Page 36\n"
"0100101@PAGE_37=Write Protect Program Flash Page 37\n"
"0100110@PAGE_38=Write Protect Program Flash Page 38\n"
"0100111@PAGE_39=Write Protect Program Flash Page 39\n"
"0101000@PAGE_40=Write Protect Program Flash Page 40\n"
"0101001@PAGE_41=Write Protect Program Flash Page 41\n"
"0101010@PAGE_42=Write Protect Program Flash Page 42\n"
"0101011@PAGE_43=Write Protect Program Flash Page 43\n"
"0101100@PAGE_44=Write Protect Program Flash Page 44\n"
"0101101@PAGE_45=Write Protect Program Flash Page 45\n"
"0101110@PAGE_46=Write Protect Program Flash Page 46\n"
"0101111@PAGE_47=Write Protect Program Flash Page 47\n"
"0110000@PAGE_48=Write Protect Program Flash Page 48\n"
"0110001@PAGE_49=Write Protect Program Flash Page 49\n"
"0110010@PAGE_50=Write Protect Program Flash Page 50\n"
"0110011@PAGE_51=Write Protect Program Flash Page 51\n"
"0110100@PAGE_52=Write Protect Program Flash Page 52\n"
"0110101@PAGE_53=Write Protect Program Flash Page 53\n"
"0110110@PAGE_54=Write Protect Program Flash Page 54\n"
"0110111@PAGE_55=Write Protect Program Flash Page 55\n"
"0111000@PAGE_56=Write Protect Program Flash Page 56\n"
"0111001@PAGE_57=Write Protect Program Flash Page 57\n"
"0111010@PAGE_58=Write Protect Program Flash Page 58\n"
"0111011@PAGE_59=Write Protect Program Flash Page 59\n"
"0111100@PAGE_60=Write Protect Program Flash Page 60\n"
"0111101@PAGE_61=Write Protect Program Flash Page 61\n"
"0111110@PAGE_62=Write Protect Program Flash Page 62\n"
"0111111@PAGE_63=Write Protect Program Flash Page 63\n"
"1000000@PAGE_64=Write Protect Program Flash Page 64\n"
"1000001@PAGE_65=Write Protect Program Flash Page 65\n"
"1000010@PAGE_66=Write Protect Program Flash Page 66\n"
"1000011@PAGE_67=Write Protect Program Flash Page 67\n"
"1000100@PAGE_68=Write Protect Program Flash Page 68\n"
"1000101@PAGE_69=Write Protect Program Flash Page 69\n"
"1000110@PAGE_70=Write Protect Program Flash Page 70\n"
"1000111@PAGE_71=Write Protect Program Flash Page 71\n"
"1001000@PAGE_72=Write Protect Program Flash Page 72\n"
"1001001@PAGE_73=Write Protect Program Flash Page 73\n"
"1001010@PAGE_74=Write Protect Program Flash Page 74\n"
"1001011@PAGE_75=Write Protect Program Flash Page 75\n"
"1001100@PAGE_76=Write Protect Program Flash Page 76\n"
"1001101@PAGE_77=Write Protect Program Flash Page 77\n"
"1001110@PAGE_78=Write Protect Program Flash Page 78\n"
"1001111@PAGE_79=Write Protect Program Flash Page 79\n"
"1010000@PAGE_80=Write Protect Program Flash Page 80\n"
"1010001@PAGE_81=Write Protect Program Flash Page 81\n"
"1010010@PAGE_82=Write Protect Program Flash Page 82\n"
"1010011@PAGE_83=Write Protect Program Flash Page 83\n"
"1010100@PAGE_84=Write Protect Program Flash Page 84\n"
"1010101@PAGE_85=Write Protect Program Flash Page 85\n"
"1010110@PAGE_86=Write Protect Program Flash Page 86\n"
"1010111@PAGE_87=Write Protect Program Flash Page 87\n"
"1011000@PAGE_88=Write Protect Program Flash Page 88\n"
"1011001@PAGE_89=Write Protect Program Flash Page 89\n"
"1011010@PAGE_90=Write Protect Program Flash Page 90\n"
"1011011@PAGE_91=Write Protect Program Flash Page 91\n"
"1011100@PAGE_92=Write Protect Program Flash Page 92\n"
"1011101@PAGE_93=Write Protect Program Flash Page 93\n"
"1011110@PAGE_94=Write Protect Program Flash Page 94\n"
"1011111@PAGE_95=Write Protect Program Flash Page 95\n"
"1100000@PAGE_96=Write Protect Program Flash Page 96\n"
"1100001@PAGE_97=Write Protect Program Flash Page 97\n"
"1100010@PAGE_98=Write Protect Program Flash Page 98\n"
"1100011@PAGE_99=Write Protect Program Flash Page 99\n"
"1100100@PAGE_100=Write Protect Program Flash Page 100\n"
"1100101@PAGE_101=Write Protect Program Flash Page 101\n"
"1100110@PAGE_102=Write Protect Program Flash Page 102\n"
"1100111@PAGE_103=Write Protect Program Flash Page 103\n"
"1101000@PAGE_104=Write Protect Program Flash Page 104\n"
"1101001@PAGE_105=Write Protect Program Flash Page 105\n"
"1101010@PAGE_106=Write Protect Program Flash Page 106\n"
"1101011@PAGE_107=Write Protect Program Flash Page 107\n"
"1101100@PAGE_108=Write Protect Program Flash Page 108\n"
"1101101@PAGE_109=Write Protect Program Flash Page 109\n"
"1101110@PAGE_110=Write Protect Program Flash Page 110\n"
"1101111@PAGE_111=Write Protect Program Flash Page 111\n"
"1110000@PAGE_112=Write Protect Program Flash Page 112\n"
"1110001@PAGE_113=Write Protect Program Flash Page 113\n"
"1110010@PAGE_114=Write Protect Program Flash Page 114\n"
"1110011@PAGE_115=Write Protect Program Flash Page 115\n"
"1110100@PAGE_116=Write Protect Program Flash Page 116\n"
"1110101@PAGE_117=Write Protect Program Flash Page 117\n"
"1110110@PAGE_118=Write Protect Program Flash Page 118\n"
"1110111@PAGE_119=Write Protect Program Flash Page 119\n"
"1111000@PAGE_120=Write Protect Program Flash Page 120\n"
"1111001@PAGE_121=Write Protect Program Flash Page 121\n"
"1111010@PAGE_122=Write Protect Program Flash Page 122\n"
"1111011@PAGE_123=Write Protect Program Flash Page 123\n"
"1111100@PAGE_124=Write Protect Program Flash Page 124\n"
"1111101@PAGE_125=Write Protect Program Flash Page 125\n"
"1111110@PAGE_126=Write Protect Program Flash Page 126\n"
"1111111@PAGE_127=Write Protect Program Flash Page 127\n"
"}"
, 0x0/2, 0x1fff7/2 // program memory 
, -1, -1 // user ID data
, -1, -1 // EEPROM data
, 0x1fff8/2, 0x1ffff/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf65k80"
, 0xe220  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF65K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"T3CKMX[10]{Timer3 Clock Input Mux bit\n"
"0@PORTB=Timer3 gets its clock input from the RB5/T3CKI pin on 64-pin packages\n"
"1@PORTG=Timer3 gets its clock input from the RG2/T3CKI pin on 64-pin packages\n"
"}"
"T0CKMX[9]{Timer0 Clock Input Mux bit\n"
"0@PORTG=Timer0 gets its clock input from the RG4/T0CKI pin on 64-pin packages\n"
"1@PORTB=Timer0 gets its clock input from the RB5/T0CKI pin on 64-pin packages\n"
"}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTE=ECAN TX and RX pins are located on RE5 and RE4, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 06000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 04000-05FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 02000-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-01FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0x7fff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}
,
{
"p18lf66k80"
, 0xe1c0  // device ID 

// config bits descriptor
,//  Config bits descriptor for PIC18LF66K80
//  CONFIG1H (0x300001)
"IESO[15]{Internal External Oscillator Switch Over Mode\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FCMEN[14]{Fail-Safe Clock Monitor\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(13){unused\n}"
"PLLCFG[12]{PLL x4 Enable bit\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"FOSC[11-8]{Oscillator\n"
"0000@LP=LP oscillator\n"
"0001@XT=XT oscillator\n"
"0010@HS2=HS oscillator (High power, 16 MHz - 25 MHz)\n"
"0011@HS1=HS oscillator (Medium power, 4 MHz - 16 MHz)\n"
"0100@EC3IO=EC oscillator, CLKOUT function on OSC2 (High power, 16 MHz - 64 MHz)\n"
"0101@EC3=EC oscillator (High power, 16 MHz - 64 MHz)\n"
"0110@RC=External RC oscillator, CLKOUT function on OSC2\n"
"0111@RCIO=External RC oscillator\n"
"1000@INTIO2=Internal RC oscillator\n"
"1001@INTIO1=Internal RC oscillator, CLKOUT function on OSC2\n"
"1010@EC2IO=EC oscillator, CLKOUT function on OSC2 (Medium power, 160 kHz - 16 MHz)\n"
"1011@EC2=EC oscillator (Medium power, 160 kHz - 16 MHz)\n"
"1100@EC1IO=EC oscillator, CLKOUT function on OSC2 (Low power, DC - 160 kHz)\n"
"1101@EC1=EC oscillator (Low power, DC - 160 kHz)\n"
"}"
//  CONFIG1L (0x300000)
"0(7){unused\n}"
"XINST[6]{Extended Instruction Set\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"
"0(5){unused\n}"
"SOSCSEL[4-3]{SOSC Power Selection and mode Configuration bits\n"
"01@LOW=Low Power SOSC circuit selected\n"
"10@DIG=Digital (SCLKI) mode\n"
"11@HIGH=High Power SOSC circuit selected\n"
"}"
"INTOSCSEL[2]{LF-INTOSC Low-power Enable bit\n"
"0@LOW=LF-INTOSC in Low-power mode during Sleep\n"
"1@HIGH=LF-INTOSC in High-power mode during Sleep\n"
"}"
"0(1){unused\n}"
"RETEN[0]{VREG Sleep Enable bit\n"
"0@ON=Ultra low-power regulator is Enabled (Controlled by SRETEN bit)\n"
"1@OFF=Ultra low-power regulator is Disabled (Controlled by REGSLP bit)\n"
"}"

";"
//  CONFIG2H (0x300003)
"0(15){unused\n}"
"WDTPS[14-10]{Watchdog Postscaler\n"
"00000@1=1:1\n"
"00001@2=1:2\n"
"00010@4=1:4\n"
"00011@8=1:8\n"
"00100@16=1:16\n"
"00101@32=1:32\n"
"00110@64=1:64\n"
"00111@128=1:128\n"
"01000@256=1:256\n"
"01001@512=1:512\n"
"01010@1024=1:1024\n"
"01011@2048=1:2048\n"
"01100@4096=1:4096\n"
"01101@8192=1:8192\n"
"01110@16384=1:16384\n"
"01111@32768=1:32768\n"
"10000@65536=1:65536\n"
"10001@131072=1:131072\n"
"10010@262144=1:262144\n"
"10011@524288=1:524288\n"
"11111@1048576=1:1048576\n"
"}"
"WDTEN[9-8]{Watchdog Timer\n"
"00@OFF=WDT disabled in hardware; SWDTEN bit disabled\n"
"01@NOSLP=WDT enabled only while device is active and disabled in Sleep mode; SWDTEN bit disabled\n"
"10@ON=WDT controlled by SWDTEN bit setting\n"
"11@SWDTDIS=WDT enabled in hardware; SWDTEN bit disabled\n"
"}"
//  CONFIG2L (0x300002)
"0(7){unused\n}"
"BORPWR[6-5]{BORMV Power level\n"
"00@LOW=BORMV set to low power level\n"
"01@MEDIUM=BORMV set to medium power level\n"
"10@HIGH=BORMV set to high power level\n"
"11@ZPBORMV=ZPBORMV instead of BORMV is selected\n"
"}"
"BORV[4-3]{Brown-out Reset Voltage bits\n"
"00@0=3.0V\n"
"01@1=2.7V\n"
"10@2=2.0V\n"
"11@3=1.8V\n"
"}"
"BOREN[2-1]{Brown Out Detect\n"
"00@OFF=Disabled in hardware, SBOREN disabled\n"
"01@ON=Controlled with SBOREN bit\n"
"10@NOSLP=Enabled while active, disabled in SLEEP, SBOREN disabled\n"
"11@SBORDIS=Enabled in hardware, SBOREN disabled\n"
"}"
"PWRTEN[0]{Power Up Timer\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG3H (0x300005)
"MCLRE[15]{Master Clear Enable\n"
"0@OFF=MCLR Disabled, RG5 Enabled\n"
"1@ON=MCLR Enabled, RE3 Disabled\n"
"}"
"0(14-12){unused\n}"
"MSSPMSK[11]{MSSP address masking\n"
"0@MSK5=5 bit address masking mode\n"
"1@MSK7=7 Bit address masking mode\n"
"}"
"T3CKMX[10]{Timer3 Clock Input Mux bit\n"
"0@PORTB=Timer3 gets its clock input from the RB5/T3CKI pin on 64-pin packages\n"
"1@PORTG=Timer3 gets its clock input from the RG2/T3CKI pin on 64-pin packages\n"
"}"
"T0CKMX[9]{Timer0 Clock Input Mux bit\n"
"0@PORTG=Timer0 gets its clock input from the RG4/T0CKI pin on 64-pin packages\n"
"1@PORTB=Timer0 gets its clock input from the RB5/T0CKI pin on 64-pin packages\n"
"}"
"CANMX[8]{ECAN Mux bit\n"
"0@PORTE=ECAN TX and RX pins are located on RE5 and RE4, respectively\n"
"1@PORTB=ECAN TX and RX pins are located on RB2 and RB3, respectively\n"
"}"

";"
//  CONFIG4L (0x300006)
"0(7-5){unused\n}"
"BBSIZ[4]{Boot Block Size\n"
"0@BB1K=1K word Boot Block size\n"
"1@BB2K=2K word Boot Block size\n"
"}"
"0(3-1){unused\n}"
"STVREN[0]{Stack Overflow Reset\n"
"0@OFF=Disabled\n"
"1@ON=Enabled\n"
"}"

";"
//  CONFIG5H (0x300009)
"CPD[15]{Data EE Read Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CPB[14]{Code Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG5L (0x300008)
"0(7-4){unused\n}"
"CP3[3]{Code Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP2[2]{Code Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP1[1]{Code Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"CP0[0]{Code Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG6H (0x30000b)
"WRTD[15]{Data EE Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTB[14]{Table Write Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRTC[13]{Config. Write Protect\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(12-8){unused\n}"
//  CONFIG6L (0x30000a)
"0(7-4){unused\n}"
"WRT3[3]{Table Write Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT2[2]{Table Write Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT1[1]{Table Write Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"WRT0[0]{Table Write Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"

";"
//  CONFIG7H (0x30000d)
"0(15){unused\n}"
"EBTRB[14]{Table Read Protect Boot\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"0(13-8){unused\n}"
//  CONFIG7L (0x30000c)
"0(7-4){unused\n}"
"EBTR3[3]{Table Read Protect 0C000-0FFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR2[2]{Table Read Protect 08000-0BFFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR1[1]{Table Read Protect 04000-07FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
"EBTR0[0]{Table Read Protect 00800-03FFF\n"
"0@ON=Enabled\n"
"1@OFF=Disabled\n"
"}"
, 0x0/2, 0xffff/2 // program memory 
, 0x200000/2, 0x200007/2 // user ID data
, 0x0/2+0xF00000/2, 0x3ff/2+0xF00000/2 // EEPROM data
, 0x300000/2, 0x30000d/2 // CONFIG data
, -1, -1 // calibration data words
, 64/2 // write buffer size 

, 16 // bits per word 
}

} ;
