# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment4-1 {C:/intelFPGA_lite/18.1/Assignment4-1/blocking_and_nonblocking.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:16 on Oct 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment4-1" C:/intelFPGA_lite/18.1/Assignment4-1/blocking_and_nonblocking.v 
# -- Compiling module blocking_and_nonblocking
# -- Compiling module blocking
# -- Compiling module nonblocking
# 
# Top level modules:
# 	blocking_and_nonblocking
# End time: 03:03:16 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment4-1 {C:/intelFPGA_lite/18.1/Assignment4-1/tb_blocking_and_nonblocking.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:16 on Oct 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment4-1" C:/intelFPGA_lite/18.1/Assignment4-1/tb_blocking_and_nonblocking.v 
# -- Compiling module tb_blocking_and_nonblocking
# 
# Top level modules:
# 	tb_blocking_and_nonblocking
# End time: 03:03:16 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_blocking_and_nonblocking
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_blocking_and_nonblocking 
# Start time: 03:03:16 on Oct 08,2023
# Loading work.tb_blocking_and_nonblocking
# Loading work.blocking_and_nonblocking
# Loading work.blocking
# Loading work.nonblocking
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 03:15:47 on Oct 08,2023, Elapsed time: 0:12:31
# Errors: 0, Warnings: 0
