FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"POSNEG1_N";
2"POSNEG1_P";
3"OVER_THRESH1_N";
4"OVER_THRESH1_P";
5"VTT\G";
6"OVER_THRESH2_P";
7"OVER_THRESH2_N";
8"DGT_GATE";
9"POSNEG2_P";
10"POSNEG2_N";
11"LO*";
12"NEG_TRIG1";
13"POS_TRIG1";
14"SET_RETRIG1";
15"GT";
16"PREP_RETRIG1";
17"UN$1$MC10H131$I17$CE1";
18"POS_TRIG2";
19"UN$1$CSMD0805$I64$B";
20"TRIG_PULS1_P";
21"TRIG_PULS1_N";
22"TRIG_PULS2_P";
23"UN$1$MC10E116$I63$Q1";
24"UN$1$MC10E116$I63$Q0";
25"TRIG1_OUT_P";
26"TRIG1_OUT_N";
27"TRIG2_OUT_P";
28"TRIG2_OUT_TTL";
29"TRIG2_OUT_N";
30"VCC\G";
31"UN$1$CSMD0805$I46$B";
32"TRIG_GATE1_P";
33"GND\G";
34"VEE\G";
35"TRIG1_OUT_TTL";
36"TRIG_PULS2_N";
37"UN$1$MC10H131$I62$CC";
38"TRIG_GATE2_P";
39"VTT\G";
40"UN$1$CSMD0805$I70$B";
41"UN$1$CSMD0805$I71$A";
42"GND\G";
43"VEE\G";
44"GND\G";
45"GND\G";
46"GND\G";
47"GND\G";
48"GND\G";
49"UN$1$MC10H131$I62$D1";
50"GND\G";
51"TRIG_GATE2_N";
52"TRIG_GATE1_N";
53"GND\G";
54"GND\G";
55"GND\G";
56"GND\G";
57"UN$1$CSMD0805$I57$B";
58"VCC\G";
59"VCC\G";
60"VEE\G";
61"NEG_TRIG2";
62"RETRIG_GATE2";
63"RETRIG_GATE1";
64"VEE\G";
65"GND\G";
66"GND\G";
67"VEE\G";
68"GND\G";
69"GND\G";
70"VEE\G";
71"PREP_RETRIG2";
72"SET_RETRIG2";
73"VEE\G";
74"GND\G";
75"UN$1$LEDL$I50$A";
76"UN$1$LEDL$I49$A";
77"GND\G";
78"UN$1$HCT123$I54$Q2";
79"UN$1$HCT123$I54$Q1";
80"GND\G";
81"VCC\G";
82"VTT\G";
83"VEE\G";
84"GND\G";
85"UN$1$MC10H131$I62$D2";
86"GND\G";
%"MC10H104"
"1","(-1750,1875)","0","ecl","I1";
;
$LOCATION"U39"
CDS_LOCATION"U39"
$SEC"1"
CDS_SEC"1"
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl";
"VEE"
$PN"10"67;
"GND2"
$PN"20"68;
"GND1"
$PN"2"68;
"Q4* \B"
$PN"12"0;
"Q4"
$PN"19"61;
"Q3"
$PN"18"18;
"Q2"
$PN"4"12;
"Q1"
$PN"3"13;
"B4"
$PN"17"10;
"B3"
$PN"14"9;
"B2"
$PN"9"1;
"B1"
$PN"7"2;
"A4"
$PN"15"7;
"A3"
$PN"13"6;
"A2"
$PN"8"3;
"A1"
$PN"5"4;
%"INPORT"
"1","(-3300,1675)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"RSMD0805"
"1","(3825,825)","0","resistors","I100";
;
$LOCATION"R353"
CDS_LOCATION"R353"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"47;
%"RSMD0805"
"1","(3750,575)","0","resistors","I101";
;
$LOCATION"R352"
CDS_LOCATION"R352"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"85;
"B<0>"
$PN"2"50;
%"RSMD0805"
"1","(3725,250)","0","resistors","I102";
;
$LOCATION"R351"
CDS_LOCATION"R351"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"37;
"B<0>"
$PN"2"84;
%"OUTPORT"
"1","(3675,2825)","0","standard","I103";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(3675,2725)","0","standard","I104";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"INPORT"
"1","(-2925,2750)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"RSMD0805"
"1","(-1100,1500)","1","resistors","I12";
;
$LOCATION"R53"
CDS_LOCATION"R53"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"8;
%"CSMD0603"
"1","(-675,2450)","0","capacitors","I13";
;
$LOCATION"C53"
CDS_LOCATION"C53"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
CDS_LIB"capacitors"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"73;
"A<0>"
$PN"1"66;
%"CSMD0603"
"1","(-1800,2475)","0","capacitors","I14";
;
$LOCATION"C52"
CDS_LOCATION"C52"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"67;
"A<0>"
$PN"1"68;
%"MC10H131"
"1","(600,1975)","0","ecl","I15";
;
$LOCATION"U41"
CDS_LOCATION"U41"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl"
ROOM"MTCA_MIMIC";
"VEE"
$PN"10"70;
"CC"
$PN"12"0;
"D2"
$PN"13"0;
"D1"
$PN"9"0;
"CE2* \B"
$PN"14"0;
"CE1* \B"
$PN"8"0;
"S2"
$PN"15"72;
"S1"
$PN"7"14;
"R2"
$PN"17"15;
"R1"
$PN"5"15;
"Q2* \B"
$PN"18"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"19"71;
"Q1"
$PN"3"16;
"GND2"
$PN"20"69;
"GND1"
$PN"2"69;
%"INPORT"
"1","(-2925,3000)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"MC10H131"
"1","(1400,2000)","0","ecl","I17";
;
$LOCATION"U42"
CDS_LOCATION"U42"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl"
ROOM"MTCA_MIMIC";
"VEE"
$PN"10"64;
"CC"
$PN"12"11;
"D2"
$PN"13"71;
"D1"
$PN"9"16;
"CE2* \B"
$PN"14"17;
"CE1* \B"
$PN"8"17;
"S2"
$PN"15"0;
"S1"
$PN"7"0;
"R2"
$PN"17"15;
"R1"
$PN"5"15;
"Q2* \B"
$PN"18"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"19"62;
"Q1"
$PN"3"63;
"GND2"
$PN"20"65;
"GND1"
$PN"2"65;
%"INPORT"
"1","(-3300,1050)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"CSMD0603"
"1","(550,2500)","0","capacitors","I19";
;
$LOCATION"C54"
CDS_LOCATION"C54"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
DIST"FLAT"
IC"UNDEF"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"70;
"A<0>"
$PN"1"69;
%"MC10H104"
"1","(-650,1900)","0","ecl","I2";
;
$LOCATION"U40"
CDS_LOCATION"U40"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl"
ROOM"MTCA_MIMIC";
"VEE"
$PN"10"73;
"GND2"
$PN"20"66;
"GND1"
$PN"2"66;
"Q4* \B"
$PN"12"0;
"Q4"
$PN"19"72;
"Q3"
$PN"18"72;
"Q2"
$PN"4"14;
"Q1"
$PN"3"14;
"B4"
$PN"17"8;
"B3"
$PN"14"8;
"B2"
$PN"9"8;
"B1"
$PN"7"8;
"A4"
$PN"15"61;
"A3"
$PN"13"18;
"A2"
$PN"8"12;
"A1"
$PN"5"13;
%"CSMD0603"
"1","(1350,2550)","0","capacitors","I20";
;
$LOCATION"C55"
CDS_LOCATION"C55"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"64;
"A<0>"
$PN"1"65;
%"RSMD0805"
"1","(-1975,1500)","1","resistors","I21";
;
$LOCATION"R48"
CDS_LOCATION"R48"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"4;
%"RSMD0805"
"1","(-2075,1500)","1","resistors","I23";
;
$LOCATION"R46"
CDS_LOCATION"R46"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"3;
%"RSMD0805"
"1","(-2125,1500)","1","resistors","I24";
;
$LOCATION"R45"
CDS_LOCATION"R45"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"6;
%"RSMD0805"
"1","(-2175,1500)","1","resistors","I25";
;
$LOCATION"R44"
CDS_LOCATION"R44"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2225,1500)","1","resistors","I26";
;
$LOCATION"R43"
CDS_LOCATION"R43"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"7;
%"RSMD0805"
"1","(-2300,1500)","1","resistors","I27";
;
$LOCATION"R42"
CDS_LOCATION"R42"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"10;
%"RSMD0805"
"1","(-1275,1500)","1","resistors","I28";
;
$LOCATION"R52"
CDS_LOCATION"R52"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(-1325,1500)","1","resistors","I29";
;
$LOCATION"R51"
CDS_LOCATION"R51"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"12;
%"INPORT"
"1","(-3300,2225)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"RSMD0805"
"1","(-1375,1500)","1","resistors","I30";
;
$LOCATION"R50"
CDS_LOCATION"R50"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"18;
%"RSMD0805"
"1","(-1425,1500)","1","resistors","I31";
;
$LOCATION"R49"
CDS_LOCATION"R49"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"61;
%"RSMD0805"
"1","(-175,1500)","1","resistors","I32";
;
$LOCATION"R54"
CDS_LOCATION"R54"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"14;
%"RSMD0805"
"1","(-75,1500)","1","resistors","I33";
;
$LOCATION"R55"
CDS_LOCATION"R55"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"72;
%"RSMD0805"
"1","(1175,1475)","1","resistors","I34";
;
$LOCATION"R58"
CDS_LOCATION"R58"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"16;
%"RSMD0805"
"1","(1125,1475)","1","resistors","I35";
;
$LOCATION"R57"
CDS_LOCATION"R57"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"71;
%"MC10E101"
"1","(2325,2050)","0","ecl","I36";
;
$LOCATION"U44"
CDS_LOCATION"U44"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,525,125,-400"
ROOM"MTCA_MIMIC";
"GND2"
$PN"21"33;
"GND1"
$PN"16"33;
"GND0"
$PN"11"33;
"VEE"
$PN"1"34;
"Q3* \B"
$PN"20"0;
"Q2* \B"
$PN"18"0;
"Q1* \B"
$PN"15"51;
"Q0* \B"
$PN"13"52;
"Q3"
$PN"19"0;
"Q2"
$PN"17"0;
"Q1"
$PN"14"38;
"Q0"
$PN"12"32;
"D3D"
$PN"22"0;
"D3C"
$PN"23"0;
"D3B"
$PN"24"0;
"D3A"
$PN"25"0;
"D2D"
$PN"26"0;
"D2C"
$PN"27"0;
"D2B"
$PN"28"0;
"D2A"
$PN"2"0;
"D1D"
$PN"3"0;
"D1C"
$PN"4"61;
"D1B"
$PN"5"18;
"D1A"
$PN"6"62;
"D0D"
$PN"7"0;
"D0C"
$PN"8"12;
"D0B"
$PN"9"13;
"D0A"
$PN"10"63;
%"CSMD0603"
"1","(2450,2775)","0","capacitors","I37";
;
$LOCATION"C57"
CDS_LOCATION"C57"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0603"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
NEGTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"33;
"A<0>"
$PN"1"34;
%"RSMD0805"
"1","(1825,1475)","1","resistors","I38";
;
$LOCATION"R61"
CDS_LOCATION"R61"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
POWER"0.1"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"63;
%"RSMD0805"
"1","(1725,1500)","1","resistors","I39";
;
$LOCATION"R60"
CDS_LOCATION"R60"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"62;
%"INPORT"
"1","(-3300,2125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"RSMD0805"
"1","(2825,1475)","1","resistors","I41";
;
$LOCATION"R70"
CDS_LOCATION"R70"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"38;
%"RSMD0805"
"1","(2775,1500)","1","resistors","I42";
;
$LOCATION"R67"
CDS_LOCATION"R67"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"32;
%"RSMD0805"
"1","(2800,1475)","1","resistors","I43";
;
$LOCATION"R69"
CDS_LOCATION"R69"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"52;
%"RSMD0805"
"1","(2850,1450)","1","resistors","I44";
;
$LOCATION"R71"
CDS_LOCATION"R71"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VOLTAGE"25V"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"51;
%"CSMD0805"
"1","(3700,3850)","1","capacitors","I46";
;
$LOCATION"C64"
CDS_LOCATION"C64"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
NEGTOL"10%"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
DIST"FLAT"
IC"UNDEF"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"31;
"A<0>"
$PN"1"80;
%"RSMD0805"
"1","(3275,4000)","0","resistors","I47";
;
$LOCATION"R72"
CDS_LOCATION"R72"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
CDS_LIB"resistors"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
VOLTAGE"25V"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
SLOPE"RSMAX"
POSTOL"5%"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"81;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(4075,4025)","0","resistors","I48";
;
$LOCATION"R75"
CDS_LOCATION"R75"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"57;
"B<0>"
$PN"2"58;
%"LED_L"
"1","(4300,3125)","6","misc","I49";
;
$LOCATION"D8"
CDS_LOCATION"D8"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
ROOM"MTCA_MIMIC";
"A\NAC"
$PN"2"76;
"B\NAC"
$PN"1"77;
%"INPORT"
"1","(-3300,2025)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"LED_L"
"1","(4300,3525)","2","misc","I50";
;
$LOCATION"D7"
CDS_LOCATION"D7"
$SEC"1"
CDS_SEC"1"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc"
ROOM"MTCA_MIMIC";
"A\NAC"
$PN"2"75;
"B\NAC"
$PN"1"74;
%"RSMD0805"
"1","(4200,3425)","0","resistors","I51";
;
$LOCATION"R76"
CDS_LOCATION"R76"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LIB"resistors"
IC"UNDEF"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"79;
"B<0>"
$PN"2"75;
%"RSMD0805"
"1","(4200,3225)","0","resistors","I52";
;
$LOCATION"R77"
CDS_LOCATION"R77"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LIB"resistors"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"78;
"B<0>"
$PN"2"76;
%"HCT123"
"1","(3825,3250)","0","misc","I54";
;
$LOCATION"U47"
CDS_LOCATION"U47"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
VLOG_PARAM1"pulse_width:integer"
PULSE_WIDTH"10000"
ROOM"MTCA_MIMIC";
"GND"
$PN"8"53;
"VCC"
$PN"16"30;
"IN_B2"
$PN"10"35;
"IN_B1"
$PN"2"28;
"IN_A2* \B"
$PN"9"55;
"IN_A1* \B"
$PN"1"54;
"REXT/CEXT2"
$PN"7"57;
"REXT/CEXT1"
$PN"15"31;
"CEXT2"
$PN"6"56;
"CEXT1"
$PN"14"80;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"5"78;
"Q1"
$PN"13"79;
"RD2* \B"
$PN"11"0;
"RD1* \B"
$PN"3"0;
%"MC10H125"
"1","(3075,3225)","0","ecl","I56";
;
$LOCATION"U45"
CDS_LOCATION"U45"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl"
ROOM"MTCA_MIMIC";
"VCC"
$PN"12"59;
"GND"
$PN"20"86;
"VEE"
$PN"10"60;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"35;
"Q1"
$PN"5"28;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"52;
"D1* \B"
$PN"3"51;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"32;
"D1"
$PN"4"38;
"VBB"
$PN"2"0;
%"CSMD0805"
"1","(3950,3875)","1","capacitors","I57";
;
$LOCATION"C65"
CDS_LOCATION"C65"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"57;
"A<0>"
$PN"1"56;
%"CSMD0603"
"1","(4025,2825)","0","capacitors","I58";
;
$LOCATION"C66"
CDS_LOCATION"C66"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEGTOL"10%"
IC"UNDEF"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"53;
"A<0>"
$PN"1"30;
%"CSMD0603"
"1","(3375,1100)","0","capacitors","I59";
;
$LOCATION"C63"
CDS_LOCATION"C63"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
VALUE"0.1UF"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"48;
"A<0>"
$PN"1"83;
%"INPORT"
"1","(-3300,1875)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"CSMD0603"
"1","(2825,3725)","0","capacitors","I60";
;
$LOCATION"C60"
CDS_LOCATION"C60"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"86;
"A<0>"
$PN"1"60;
%"CSMD0603"
"1","(3225,3725)","0","capacitors","I61";
;
$LOCATION"C62"
CDS_LOCATION"C62"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
TOL"5%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"59;
"A<0>"
$PN"1"86;
%"MC10H131"
"1","(3375,600)","2","ecl","I62";
;
$LOCATION"U46"
CDS_LOCATION"U46"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
ROOM"MTCA_MIMIC";
"VEE"
$PN"10"83;
"CC"
$PN"12"37;
"D2"
$PN"13"85;
"D1"
$PN"9"49;
"CE2* \B"
$PN"14"38;
"CE1* \B"
$PN"8"32;
"S2"
$PN"15"0;
"S1"
$PN"7"0;
"R2"
$PN"17"23;
"R1"
$PN"5"24;
"Q2* \B"
$PN"18"36;
"Q1* \B"
$PN"4"21;
"Q2"
$PN"19"22;
"Q1"
$PN"3"20;
"GND2"
$PN"20"48;
"GND1"
$PN"2"48;
%"MC10E116"
"1","(2050,625)","2","ecl","I63";
;
$LOCATION"U43"
CDS_LOCATION"U43"
$SEC"1"
CDS_SEC"1"
ROOM"MTCA_MIMIC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"
$PN"1"43;
"GND0"
$PN"7"42;
"VBB"
$PN"2"19;
"D0"
$PN"3"41;
"D1"
$PN"5"40;
"D2"
$PN"27"0;
"D3"
$PN"25"20;
"D4"
$PN"23"22;
"D0* \B"
$PN"4"19;
"D1* \B"
$PN"6"19;
"D2* \B"
$PN"28"0;
"D3* \B"
$PN"26"21;
"D4* \B"
$PN"24"36;
"Q0"
$PN"8"24;
"Q1"
$PN"11"23;
"Q2"
$PN"14"0;
"Q3"
$PN"17"25;
"Q4"
$PN"20"27;
"Q0* \B"
$PN"9"0;
"Q1* \B"
$PN"12"0;
"Q2* \B"
$PN"15"0;
"Q3* \B"
$PN"18"26;
"Q4* \B"
$PN"21"29;
"GND1"
$PN"10"42;
"GND2"
$PN"13"42;
"GND3"
$PN"16"42;
"GND4"
$PN"19"42;
"GND5"
$PN"22"42;
%"CSMD0805"
"1","(2900,250)","1","capacitors","I64";
;
$LOCATION"C61"
CDS_LOCATION"C61"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"19;
"A<0>"
$PN"1"44;
%"CSMD0603"
"1","(2050,1175)","0","capacitors","I65";
;
$LOCATION"C56"
CDS_LOCATION"C56"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
VALUE"0.1UF"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"43;
"A<0>"
$PN"1"42;
%"RSMD0805"
"1","(2725,775)","0","resistors","I68";
;
$LOCATION"R66"
CDS_LOCATION"R66"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"40;
"B<0>"
$PN"2"22;
%"RSMD0805"
"1","(2775,875)","0","resistors","I69";
;
$LOCATION"R68"
CDS_LOCATION"R68"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"20;
%"INPORT"
"1","(-3300,1800)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"CSMD0805"
"1","(2600,175)","1","capacitors","I70";
;
$LOCATION"C59"
CDS_LOCATION"C59"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"40;
"A<0>"
$PN"1"46;
%"CSMD0805"
"1","(2575,1050)","1","capacitors","I71";
;
$LOCATION"C58"
CDS_LOCATION"C58"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
ROOM"MTCA_MIMIC";
"B<0>"
$PN"2"45;
"A<0>"
$PN"1"41;
%"RSMD0805"
"1","(3525,-75)","1","resistors","I72";
;
$LOCATION"R73"
CDS_LOCATION"R73"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"24;
"B<0>"
$PN"2"82;
%"RSMD0805"
"1","(3700,-75)","1","resistors","I73";
;
$LOCATION"R74"
CDS_LOCATION"R74"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LIB"resistors"
TOL"1%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"23;
"B<0>"
$PN"2"82;
%"RSMD0805"
"1","(2500,50)","1","resistors","I74";
;
$LOCATION"R65"
CDS_LOCATION"R65"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
MAX_TEMP"RTMAX"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"20;
%"RSMD0805"
"1","(2425,50)","1","resistors","I75";
;
$LOCATION"R64"
CDS_LOCATION"R64"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"21;
%"RSMD0805"
"1","(2375,50)","1","resistors","I76";
;
$LOCATION"R63"
CDS_LOCATION"R63"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"22;
%"RSMD0805"
"1","(2325,50)","1","resistors","I77";
;
$LOCATION"R62"
CDS_LOCATION"R62"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"36;
%"OUTPORT"
"1","(325,550)","2","standard","I78";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(325,500)","2","standard","I79";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"INPORT"
"1","(-3300,1725)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"OUTPORT"
"1","(325,425)","2","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"OUTPORT"
"1","(325,375)","2","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"TESTPOINT_L"
"1","(-2100,2850)","0","misc","I82";
;
$LOCATION"TP122"
CDS_LOCATION"TP122"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"8;
%"TESTPOINT_L"
"1","(-850,3225)","1","misc","I83";
;
$LOCATION"TP125"
CDS_LOCATION"TP125"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"12;
%"TESTPOINT_L"
"1","(-25,2575)","1","misc","I84";
;
$LOCATION"TP127"
CDS_LOCATION"TP127"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
ROOM"MTCA_MIMIC";
"A\NAC \B"
$PN"1"14;
%"TESTPOINT_L"
"1","(850,1675)","3","misc","I85";
;
$LOCATION"TP130"
CDS_LOCATION"TP130"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
ROOM"MTCA_MIMIC";
"A\NAC \B"
$PN"1"71;
%"TESTPOINT_L"
"1","(1900,1850)","3","misc","I86";
;
$LOCATION"TP134"
CDS_LOCATION"TP134"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"62;
%"TESTPOINT_L"
"1","(1775,2400)","1","misc","I87";
;
$LOCATION"TP133"
CDS_LOCATION"TP133"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"63;
%"TESTPOINT_L"
"1","(3600,2225)","0","misc","I88";
;
$LOCATION"TP136"
CDS_LOCATION"TP136"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
ROOM"MTCA_MIMIC";
"A\NAC \B"
$PN"1"38;
%"TESTPOINT_L"
"1","(3600,2600)","0","misc","I89";
;
$LOCATION"TP135"
CDS_LOCATION"TP135"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
ROOM"MTCA_MIMIC";
"A\NAC \B"
$PN"1"32;
%"INPORT"
"1","(-3300,1950)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"TESTPOINT_L"
"1","(1725,200)","0","misc","I90";
;
$LOCATION"TP131"
CDS_LOCATION"TP131"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"24;
%"TESTPOINT_L"
"1","(1725,50)","0","misc","I91";
;
$LOCATION"TP132"
CDS_LOCATION"TP132"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"23;
%"TESTPOINT_L"
"1","(850,2050)","3","misc","I92";
;
$LOCATION"TP129"
CDS_LOCATION"TP129"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
ROOM"MTCA_MIMIC";
"A\NAC \B"
$PN"1"16;
%"TESTPOINT_L"
"1","(250,1575)","5","misc","I93";
;
$LOCATION"TP128"
CDS_LOCATION"TP128"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"72;
%"TESTPOINT_L"
"1","(-1025,3225)","1","misc","I94";
;
$LOCATION"TP123"
CDS_LOCATION"TP123"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"13;
%"TESTPOINT_L"
"1","(-700,1125)","5","misc","I95";
;
$LOCATION"TP126"
CDS_LOCATION"TP126"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"18;
%"TESTPOINT_L"
"1","(-875,1125)","5","misc","I96";
;
$LOCATION"TP124"
CDS_LOCATION"TP124"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"61;
%"RSMD0805"
"1","(1050,1475)","1","resistors","I97";
;
$LOCATION"R56"
CDS_LOCATION"R56"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"15;
%"RSMD0805"
"1","(1500,1500)","1","resistors","I98";
;
$LOCATION"R59"
CDS_LOCATION"R59"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
ROOM"MTCA_MIMIC";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"11;
END.
