Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct  1 11:19:47 2020
| Host         : Kingqi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPSfpga_system_wrapper_control_sets_placed.rpt
| Design       : MIPSfpga_system_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1044 |
| Unused register locations in slices containing registers |  2164 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           34 |
|      4 |            9 |
|      6 |            9 |
|      8 |          101 |
|     10 |           43 |
|     12 |           33 |
|     14 |           13 |
|    16+ |          802 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7918 |         1375 |
| No           | No                    | Yes                    |             976 |          140 |
| No           | Yes                   | No                     |            4102 |          763 |
| Yes          | No                    | No                     |           21186 |         3315 |
| Yes          | No                    | Yes                    |            1054 |          127 |
| Yes          | Yes                   | No                     |            8176 |         1310 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                                                                                 Enable Signal                                                                                                                                                 |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/p_27_in                                                                                                                                                                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_reset_unsync/reset_unsync                                                                                                                                               |                1 |              2 |
| ~MIPSfpga_system_i/WheelController_0/inst/div/FSM_sequential_stat_reg[0]                         | MIPSfpga_system_i/WheelController_0/inst/dd/dir_latch_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              2 |
| ~MIPSfpga_system_i/WheelController_0/inst/div/FSM_sequential_stat_reg[0]                         | MIPSfpga_system_i/WheelController_0/inst/dd/dir_serial_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                   | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_inst/PWM_out0_carry__2_n_0                                                                                                                                                                                            |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                      |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                   |                1 |              2 |
| ~MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_reset_unsync/q_reg[0]_0                                                                                                                                                 |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                       |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                   |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                   |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/p_27_in                                                                                                                                                                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/Q[1]                                                                                                                                               |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r1_reg[6][0]                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                                        | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                   |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                                | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              4 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_raw_dcop_read_reg/DO_reg[0]_2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_way_on_reg/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_hold_hwintn_reg/q_reg[30][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              4 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_raw_dcop_read_reg/DO_reg[0]_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              4 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              6 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                   |                1 |              6 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                   |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                   |                1 |              6 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                  | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                       |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_storebuff_idx_19_2_/cregister/cregister/q_reg[3]_0                                                                                                                                      |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[3]                                                                                                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_1                                                                                                                                                          |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_killable_m_reg/q_reg[0]_1                                                                                                                                                               |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_taglo_3_0_/ld_tag                                                                                                                                                                    |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[5]_i_1__66_n_0                                                                                                                    |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_1                                                                                                                                 |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                         | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_fixupi/q_reg[0]_0                                                                                                                                                           |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_5                                                                                                                                   |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_4                                                                                                                                   |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                   |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                  |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1_n_0                                                                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                     |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                   |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                               |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                       |                1 |              8 |
| ~MIPSfpga_system_i/WheelController_0/inst/div/FSM_sequential_stat_reg[0]                         |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/WheelController_0/inst/dd/stat[3]                                                                                                                                                                                                          |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                           | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                         |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                   |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                            | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                      |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                    |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_rep[0].fifoaddr_reg[1]                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cond028_out                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[3]_2                                                                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_3                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_2                                                                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                   |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                   | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                        |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___80_n_0                                                                                                                                            |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[3]_1                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[3]_0                                                                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                3 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                  |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                4 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                4 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                  |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                   |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                3 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out2                                                       | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                            |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                   |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                        |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                                 | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                                         |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                                   | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/cond015_out                                                                                                                                                                                                                      | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/q_reg[0]_4                                                                                                                                                                      |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_reg/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                              | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                                 | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                                         |                2 |              8 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/p_27_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_softreset/greset                                                                                                                                                                    |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                               |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                   | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/cond026_out                                                                                                                                                                                                      | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[3]_3                                                                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/valid_word_here_c                                                                                                                                                                            | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[3]_i_1_n_0                                                                                                                            |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_new_exc_id/q_reg[0]_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                            |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[3]_1[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                4 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                  | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                   |                1 |              8 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                             |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_ev/mpc_run_w                                                                                                                                                                                                                         | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_2                                                                                                                                                          |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[36]                                                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[3]                                                                                                                                                                |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                              | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                3 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_new_addr_sync/dcc_exnewaddr                                                                                                                                                                                                              | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_word_reg_1_0_/q_reg[4]                                                                                                                                                               |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_new_addr_sync/dcc_exnewaddr                                                                                                                                                                                                              | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_word_reg_1_0_/q_reg[8]                                                                                                                                                               |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_new_addr_sync/dcc_exnewaddr                                                                                                                                                                                                              | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_word_reg_1_0_/q_reg[0]_0                                                                                                                                                             |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_new_addr_sync/dcc_exnewaddr                                                                                                                                                                                                              | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_word_reg_1_0_/q_reg[12]                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[1]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                                   | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[3]_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |              8 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[0]_6                                                                                                                          |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                            | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                            |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                    | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                  |                                                                                                                                                                                                                                                              |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                |                1 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                      |                1 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                           | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                      |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                      |                1 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[4]_3[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                2 |             10 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/q_reg[3]_0[0]                                                                                                                                                                                              | MIPSfpga_system_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                 |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___46_n_0                                                                                                                                            |                3 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |             10 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                 |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                  |                                                                                                                                                                                                                                                              |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                 |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                           | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                     |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                      | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                     |                1 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                   |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                   |                1 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                1 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                    |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                            | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                2 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                                                                            | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                1 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                              |                2 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/E[0]                                                                                                                                                                                                                                                         | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                2 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out2                                                       |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                              | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                         |                2 |             10 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             10 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[9]_1                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[9]_3                                                                                                                                |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                                     |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_errctl_11_8_/cregister/cregister/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                              | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                   |                3 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                     |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_c                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                    |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_f                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                 |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[0][0]                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                    |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_1                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_0                                                                                                                                 |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                     |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                              |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                    |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                          |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                            | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                    |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                   |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                        | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                   |                1 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                               |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                                                          |                4 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                              |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                  |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/dbc_reset_we_sel                                                                                                                                                                                         | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[5]_0                                                                                                                                              |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                   |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                    | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                   |                1 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                            |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                             | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                              |                2 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                                     |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                  |                3 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                    | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                   |                2 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                            |                1 |             12 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                   |                3 |             12 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             14 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                                                                                 | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                3 |             14 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                          |                3 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[0]_2                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[0]_1                                                                                                                                              |                2 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                3 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                                  | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                       |                6 |             14 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]_i_1_n_0                                                                                                                                    | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                   |                7 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                                  | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                       |                5 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                3 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             14 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[3]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_11                                                                                                                                     |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                               |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[15]                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]                                                                                                                                        |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[12]                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_2                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[14]                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_0                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[7]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_7                                                                                                                                      |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[9]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_5                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[6]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_8                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[8]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_6                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                  | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[5]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_9                                                                                                                                      |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[4]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_10                                                                                                                                     |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[10]                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_4                                                                                                                                      |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[11]                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_3                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[13]                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_1                                                                                                                                      |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/cond014_out                                                                                                                                                                                                         | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[31]                                                                                                                                                          |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/cond014_out                                                                                                                                                                                                         | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[23]                                                                                                                                                          |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/cond014_out                                                                                                                                                                                                         | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[7]                                                                                                                                                           |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/cond014_out                                                                                                                                                                                                         | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_m/q_reg[15]                                                                                                                                                          |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                6 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                                                                                          | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                5 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                         | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                                | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                                 | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_10[0]                                                                                                                                                                             | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[7]_0                                                                                                                                                                |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                                                                                          | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_35[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                3 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                |                4 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_36[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[9]_4[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                4 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                4 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                4 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axaddr_incr_reg[0]_0[0]                                                                                                                                       | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                3 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                             |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127][0]                                                                                           |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/dbc_reset_we_sel                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                             | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                              | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                    |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[7]_2                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[7]_6                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                             | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                    |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[7]_0                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[7]_5                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[7]_3                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[7]_7                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                             | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                              | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                    |                2 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                    |                3 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                         | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                                | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                                 | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_errctl_11_8_/cregister/cregister/q_reg[7]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_countb0_7_0_/cregister/cregister/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_countb2_7_0_/cregister/cregister/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_10[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_11[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_12[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_14[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_13[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_15[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                            | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                            | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_rd_req_sent_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_6[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_4[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_3[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_8[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_9[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_dval_m_reg_3_2_/q_reg[7]_5[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                      | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[10]                                                                                                                                                                                                                                     | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                           | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                            | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                     | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[25]                                                                                                                                                                                                                                     | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                                                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                             | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                 | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                5 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[0]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_14                                                                                                                                     |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                3 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[1]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_13                                                                                                                                     |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[2]                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/q_reg[31]_12                                                                                                                                     |                2 |             16 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |             16 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                         |                3 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                  |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icache_read_i/icache_read_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1[0]                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_10[0]                                                                                                                                                                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_20                                                                                                                                  |                5 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                     | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                  |                2 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                   |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.mux_resp_single_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8]_0[0]                                                                                                                                   | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                  |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.mux_resp_single_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                           | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                  |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |             18 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                      | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                4 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                         | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0        |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             18 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_inst_reg41_4_1_/cond093_out                                                                                                                                                                                              | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_pa_addr_reg_31_0_/cregister/cregister/q[31]_i_1_n_0                                                                                                                     |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_37[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                              |                2 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_104_in                                                                                                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                4 |             18 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter[9]_i_2_n_0                                                                                                                                                                  | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                 |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                5 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                   |                5 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter[9]_i_2_n_0                                                                                                                                                                  | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                 |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_33[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                  | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             20 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                    | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             20 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_26[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                5 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_10[0]                                                                                                                                                                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_33                                                                                                                                |                3 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             20 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out2                                                       | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                    | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                     |                3 |             22 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             22 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                   | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                   |                5 |             22 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             22 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[10]_1                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[7]_0                                                                                                                                                                |                4 |             22 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                4 |             22 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[10]_0                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[7]_0                                                                                                                                                                |                2 |             22 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_0                                                                                                                                                           |                6 |             24 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |               12 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_raw_fixupi/q_reg[1]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             24 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                          | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                   |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                  |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                         |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                5 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[7]                                                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[7][0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |                4 |             24 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                         |                3 |             24 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             24 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                                              |                8 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                                              |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out2                                                       | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                        | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                            |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                3 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_rd_req_sent_reg/q_reg[12][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                7 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                2 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             24 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                7 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out2                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                            |                4 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                5 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                              | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                6 |             26 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[4]_1                                                                                                                                                                                 | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[4]_0                                                                                                                                |                4 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                                                   | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                3 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[11]_2                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_1                                                                                                                                |                4 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_exc_type_reg_5_0_/q_reg[0]_10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             26 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[15]                                                                                                                                                       |                5 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                                  | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                8 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/mpc_rega_cond_i                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                5 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                                  | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |                8 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                4 |             28 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_4[0]                                                                                                                                                                                           | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_13                                                                                                                                            |                5 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_0[0]                                                                                                                                                                                           | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_9                                                                                                                                             |                4 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_2[0]                                                                                                                                                                                           | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_11                                                                                                                                            |                4 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/WheelController_0/inst/div/clear                                                                                                                                                                                                           |                4 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_3[0]                                                                                                                                                                                           | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_12                                                                                                                                            |                2 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/dbv_we_sel                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_7                                                                                                                                             |                4 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                4 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/E[0]                                                                                                                                                                                                     | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_8                                                                                                                                             |                3 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                           | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                4 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_1[0]                                                                                                                                                                                           | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[31]_10                                                                                                                                            |                3 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out2                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                   |                2 |             30 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                5 |             32 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                             | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                4 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                  |                2 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                |                4 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/q_reg[15]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_3                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_2                                                                                                                               |                6 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/q_reg[15][0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               12 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_wt_req_w/q_reg[15]_0[0]                                                                                                                                                                                                                  | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[7]_0                                                                                                                                                                |                8 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                                                       | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                    |                7 |             32 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                              |                2 |             32 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                8 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | MIPSfpga_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                4 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/dbv_we_sel                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_2[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                3 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_3[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                3 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                4 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_4[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                4 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               11 |             34 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                9 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[29]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                4 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                7 |             34 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                5 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                5 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_5[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[27]_1                                                                                                                                                                                | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[7]_0                                                                                                                                                                |               11 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                5 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/m_valid_i_i_1__17_n_0                                                                                                                                                                                         |               14 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             36 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                |                5 |             36 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                |                5 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                              |                9 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             38 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                6 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                3 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_10[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               14 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                6 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             40 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             40 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                  |                6 |             42 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q_reg[0]_3                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[7]_0                                                                                                                                                                |                4 |             42 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                8 |             42 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                      |                9 |             42 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                          |                                                                                                                                                                                                                                                              |                9 |             42 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                8 |             42 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                   |                7 |             42 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                          |                                                                                                                                                                                                                                                              |                8 |             42 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                            |                7 |             44 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                   |                9 |             44 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                      |                                                                                                                                                                                                                                                              |                7 |             44 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_inst_reg41_4_1_/cond093_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               10 |             46 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                 | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |                7 |             46 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             46 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                                    | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                        |               13 |             46 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                        | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                8 |             46 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             48 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axaddr_incr_reg[0]_0[0]                                                                                                                                       | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                    |                4 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                9 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                      | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                7 |             48 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                         | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                   |                8 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             48 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                   |               13 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                7 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                              |                5 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                              |                4 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                5 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             48 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                7 |             50 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                       |               12 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               10 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |               15 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               11 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               10 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                6 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                6 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                9 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                              |                4 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                9 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               10 |             50 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                              |                5 |             50 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                7 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                   |               16 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                4 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                4 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                6 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                8 |             52 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                8 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                9 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                5 |             52 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[6]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               11 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[12]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[13]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[4]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[14]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                7 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[11]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[6]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                7 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[10]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               10 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[3]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[5]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[2]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[11]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               16 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[8]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[12]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                9 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[10]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[4]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[5]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[15]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[2]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[9]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[14]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[3]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               15 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[8]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[15]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               15 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[7]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                7 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken0_16[13]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[9]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/datawrclken1_16[7]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               12 |             54 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[27]_3                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                7 |             56 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                9 |             56 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                 |                8 |             56 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_3[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               12 |             56 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_hready_reg/q_reg[0]_0                                                                                                                                                                                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_softreset/greset                                                                                                                                                                    |                9 |             58 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             60 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |                9 |             60 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             62 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                    |                9 |             62 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |               15 |             62 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_wrb_wd_cnt_1_0_/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               12 |             62 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_wt_req_w/q_reg[15]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               11 |             62 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_10[0]                                                                                                                                                                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[31]_0                                                                                                                               |               23 |             62 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             62 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/f_active[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               21 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_8[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               17 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                8 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_7[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_20[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               17 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_42[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_6[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               20 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_17[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               23 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_23[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               15 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_39[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               19 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |               20 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_41[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[0]_8[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                              |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[0]_7[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                              |               21 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               15 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_39[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               16 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_44[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_10[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[36]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               10 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0                                                                                                                                                                                                                              | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |               10 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_prefetch/q_reg[31][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |               23 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_18[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                | MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                         |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_ctl_evt_reg_7_0_/cregister/register_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                                                                                           | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                6 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_43[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pexc_x/mpc_jamtlb_w                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                                                                                                                                                   | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |                8 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_42[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HTRANS_1_0_/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_hready_reg/q_reg[0]_3[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               20 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_reg/new_data                                                                                                                                                                                                                      | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_coldreset/q_reg[0]_4                                                                                                                                                                |                6 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mmu_transexc                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                7 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_5[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               16 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_biu_eaaccess/q_reg[31][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               15 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_d_st0_reg/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                6 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/q_reg[21][0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/f_active[3]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               21 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/f_active[1]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               23 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/q_reg[21]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |               10 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ea_read/f_active[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               21 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_40[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               10 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_38[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_w_pipe_out_5_0_/cregister/cregister/q_reg[31][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_31[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               15 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_3[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_29[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               16 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_22[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               15 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_15[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                    | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                       |                5 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               16 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_14[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               22 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_13[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               21 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                  | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                              |                6 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_31[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               16 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_4[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                             | MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                6 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_11[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_21[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_30[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_32[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_40[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               15 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_27[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_26[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               17 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_24[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               13 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_12[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_16[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_19[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               18 |             64 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/q_reg[31]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_28[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               11 |             64 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               10 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_25[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               22 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               12 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                            | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |               11 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                9 |             64 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                    |                7 |             64 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                          |                                                                                                                                                                                                                                                              |                8 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                          | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                           |                9 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_3[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_9[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               14 |             64 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[14]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[12]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                9 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[15]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               11 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[3]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[10]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               11 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[2]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               11 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                6 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[5]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               13 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[4]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[8]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               11 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                9 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                6 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[9]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                6 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |               17 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                7 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[11]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[13]                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               12 |             66 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                        |                                                                                                                                                                                                                                                              |                9 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                9 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                7 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_cpy/_index_4_0_/cregister/cregister/tagwrclken_16[6]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               11 |             66 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             68 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                7 |             68 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_prefetch/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                9 |             68 |
|  MIPSfpga_system_i/util_ds_buf_0/U0/BUFG_O[0]                                                    | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_tap_ctrl_3_0_/q_reg[31]_1[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               13 |             68 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q_reg[23][0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                8 |             68 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               13 |             68 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_req_out_reg/q_reg[0]_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |               10 |             70 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/siu/_siu_softreset/greset                                                                                                                                                                    |               13 |             72 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                9 |             72 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             72 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             72 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_rd_req_enable/q_reg[0]_3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               14 |             72 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                             | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                9 |             72 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                8 |             72 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                9 |             72 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_HTRANS_1_0_/q_reg[0]_4[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               13 |             74 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                9 |             74 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                                                                                  | MIPSfpga_system_i/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                                    |               11 |             74 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                   |               24 |             74 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                9 |             74 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_ev/mpc_run_w                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               12 |             74 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               12 |             76 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               12 |             76 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |               10 |             76 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_fb_taglo_3_0_/ld_tag                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               18 |             76 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                              |                5 |             80 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                   |               17 |             82 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                  | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |               11 |             84 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                   |               15 |             86 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                  | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |               12 |             86 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                              |                8 |             86 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                              |               10 |             86 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[65]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                              |               14 |             88 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                              |                7 |             88 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                                                                |                                                                                                                                                                                                                                                              |                8 |             88 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                                                                 |                                                                                                                                                                                                                                                              |                8 |             88 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                                                              |                6 |             88 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[65]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                              |               10 |             88 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                   |               14 |             92 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                   |               14 |             92 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               12 |             96 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               13 |             96 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               14 |             96 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               14 |             96 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |               19 |             96 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                   |               19 |             96 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/load_utlb[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               15 |            122 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/load_utlb[2]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               16 |            122 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/load_utlb[1]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               13 |            122 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/load_utlb[3]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               15 |            122 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/_lru2_1_0_/load_utlb[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               16 |            126 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/_lru2_1_0_/load_utlb[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               18 |            126 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/_lru1_1_0_/load_utlb[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               16 |            126 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/_lru1_1_0_/load_utlb[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               21 |            126 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                              |               14 |            128 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                 |                                                                                                                                                                                                                                                              |               15 |            128 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                              |               11 |            128 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/reset                                                                                                                                                                                                         |               33 |            130 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                               |                9 |            130 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_6[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               13 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                              |               13 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               11 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_4[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               15 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               13 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               15 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                                                              |               12 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               16 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               21 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                              |               10 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[67][0]                                                                 |                                                                                                                                                                                                                                                              |               13 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               14 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               17 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[66]_0                                                                                                            |                                                                                                                                                                                                                                                              |               16 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               12 |            132 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               15 |            132 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                              |               18 |            146 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[72][0]                                                                |                                                                                                                                                                                                                                                              |               15 |            146 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                              |               10 |            160 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                              |               10 |            160 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                    |               24 |            176 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                       |                                                                                                                                                                                                                                                              |               11 |            176 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                      |               31 |            188 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                       |                                                                                                                                                                                                                                                              |               12 |            192 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                   |                                                                                                                                                                                                                                                              |               12 |            192 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                              |               12 |            192 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_10[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               42 |            192 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                                | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                    |               21 |            194 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                       |               30 |            196 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                    |               26 |            198 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                              |               13 |            208 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                   |                                                                                                                                                                                                                                                              |               14 |            224 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                   |                                                                                                                                                                                                                                                              |               14 |            224 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                   |                                                                                                                                                                                                                                                              |               14 |            224 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_wt_req_w/q_reg[0]_1[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |               40 |            256 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               38 |            256 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               33 |            256 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                              |               23 |            258 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                 |                                                                                                                                                                                                                                                              |               43 |            258 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               44 |            288 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_reg/p_49_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               37 |            288 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.status_ram.rd_buf_we_r1_reg |                                                                                                                                                                                                                                                              |               22 |            352 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               24 |            384 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       | MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_1                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               71 |            424 |
|  MIPSfpga_system_i/clk_wiz_0/inst/clk_out1                                                       |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |              738 |           3748 |
|  MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |              642 |           4210 |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


