# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \dynports 1
attribute \src "dut.sv:1.1-23.10"
module \simple_always_ifelse
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:13.13-19.16"
  wire width 8 $0\result[15:8]
  attribute \src "dut.sv:13.13-19.16"
  wire width 8 $0\result[23:16]
  attribute \src "dut.sv:13.13-19.16"
  wire width 8 $0\result[31:24]
  attribute \src "dut.sv:13.13-19.16"
  wire width 8 $0\result[7:0]
  attribute \src "dut.sv:14.21-14.27"
  wire $logic_not$dut.sv:14.21-14.27$gen_blocks[0]$1_Y
  attribute \src "dut.sv:14.21-14.27"
  wire $logic_not$dut.sv:14.21-14.27$gen_blocks[1]$2_Y
  attribute \src "dut.sv:14.21-14.27"
  wire $logic_not$dut.sv:14.21-14.27$gen_blocks[2]$3_Y
  attribute \src "dut.sv:14.21-14.27"
  wire $logic_not$dut.sv:14.21-14.27$gen_blocks[3]$4_Y
  attribute \src "dut.sv:4.33-4.36"
  wire input 1 \clk
  attribute \src "dut.sv:7.33-7.39"
  wire width 32 output 4 \result
  attribute \src "dut.sv:5.33-5.38"
  wire input 2 \rst_n
  attribute \src "dut.sv:6.35-6.46"
  wire width 8 input 3 \unit_result
  attribute \src "dut.sv:14.21-14.27"
  cell $logic_not $logic_not$dut.sv:14.21-14.27$gen_blocks[0]$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:14.21-14.27$gen_blocks[0]$1_Y
  end
  attribute \src "dut.sv:14.21-14.27"
  cell $logic_not $logic_not$dut.sv:14.21-14.27$gen_blocks[1]$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:14.21-14.27$gen_blocks[1]$2_Y
  end
  attribute \src "dut.sv:14.21-14.27"
  cell $logic_not $logic_not$dut.sv:14.21-14.27$gen_blocks[2]$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:14.21-14.27$gen_blocks[2]$3_Y
  end
  attribute \src "dut.sv:14.21-14.27"
  cell $logic_not $logic_not$dut.sv:14.21-14.27$gen_blocks[3]$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:14.21-14.27$gen_blocks[3]$4_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.13-19.16"
  process $proc$dut.sv:13$1
    assign $0\result[7:0] \result [7:0]
    attribute \src "dut.sv:14.17-18.20"
    switch $logic_not$dut.sv:14.21-14.27$gen_blocks[0]$1_Y
      attribute \src "dut.sv:14.21-14.27"
      case 1'1
        assign $0\result[7:0] 8'00000000
      attribute \src "dut.sv:16.26-18.20"
      case 
        assign $0\result[7:0] \unit_result
    end
    sync posedge \clk
      update \result [7:0] $0\result[7:0]
    sync negedge \rst_n
      update \result [7:0] $0\result[7:0]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.13-19.16"
  process $proc$dut.sv:13$2
    assign $0\result[15:8] \result [15:8]
    attribute \src "dut.sv:14.17-18.20"
    switch $logic_not$dut.sv:14.21-14.27$gen_blocks[1]$2_Y
      attribute \src "dut.sv:14.21-14.27"
      case 1'1
        assign $0\result[15:8] 8'00000000
      attribute \src "dut.sv:16.26-18.20"
      case 
        assign $0\result[15:8] \unit_result
    end
    sync posedge \clk
      update \result [15:8] $0\result[15:8]
    sync negedge \rst_n
      update \result [15:8] $0\result[15:8]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.13-19.16"
  process $proc$dut.sv:13$3
    assign $0\result[23:16] \result [23:16]
    attribute \src "dut.sv:14.17-18.20"
    switch $logic_not$dut.sv:14.21-14.27$gen_blocks[2]$3_Y
      attribute \src "dut.sv:14.21-14.27"
      case 1'1
        assign $0\result[23:16] 8'00000000
      attribute \src "dut.sv:16.26-18.20"
      case 
        assign $0\result[23:16] \unit_result
    end
    sync posedge \clk
      update \result [23:16] $0\result[23:16]
    sync negedge \rst_n
      update \result [23:16] $0\result[23:16]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.13-19.16"
  process $proc$dut.sv:13$4
    assign $0\result[31:24] \result [31:24]
    attribute \src "dut.sv:14.17-18.20"
    switch $logic_not$dut.sv:14.21-14.27$gen_blocks[3]$4_Y
      attribute \src "dut.sv:14.21-14.27"
      case 1'1
        assign $0\result[31:24] 8'00000000
      attribute \src "dut.sv:16.26-18.20"
      case 
        assign $0\result[31:24] \unit_result
    end
    sync posedge \clk
      update \result [31:24] $0\result[31:24]
    sync negedge \rst_n
      update \result [31:24] $0\result[31:24]
  end
end
