-- -=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=- --
--     Code generated by VGen by Christian Manuel    --
-- -=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=-=#=- --
library ieee;
use ieee.std_logic_1164.all;

entity tb_top is
end entity tb_top;

architecture tb_top_arch of tb_top is

  component clk_Rst is
  end component clk_Rst;

  component clock is
  end component clock;

  component counter is
  end component counter;

  -- clk_Rst
  -- clock
  -- counter

begin

end architecture;
