`timescale 1ns / 1ps

module H_B_W_Mux(
    input wire logic H_B_W, 
    input [31:0] Reg2_Value, 
    output [31:0] bits_to_store 
    );
    
    
    
endmodule
