Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  6 18:27:30 2025
| Host         : Flyfly running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file traffic_LCD_timing_summary_routed.rpt -pb traffic_LCD_timing_summary_routed.pb -rpx traffic_LCD_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_LCD
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset_btn (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u0/clk_1HZ_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u2/clock_div_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.253        0.000                      0                   30        0.287        0.000                      0                   30        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_50M  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            14.253        0.000                      0                   30        0.287        0.000                      0                   30        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       14.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.253ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.348ns (40.622%)  route 3.432ns (59.378%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 25.227 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  u0/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.988    u0/cnt_reg[20]_i_1_n_0
    SLICE_X6Y176         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.311 r  u0/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.311    u0/cnt_reg[24]_i_1_n_6
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.703    25.227    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[25]/C
                         clock pessimism              0.262    25.489    
                         clock uncertainty           -0.035    25.454    
    SLICE_X6Y176         FDCE (Setup_fdce_C_D)        0.109    25.563    u0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                 14.253    

Slack (MET) :             14.261ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.340ns (40.540%)  route 3.432ns (59.460%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 25.227 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  u0/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.988    u0/cnt_reg[20]_i_1_n_0
    SLICE_X6Y176         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.303 r  u0/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.303    u0/cnt_reg[24]_i_1_n_4
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.703    25.227    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[27]/C
                         clock pessimism              0.262    25.489    
                         clock uncertainty           -0.035    25.454    
    SLICE_X6Y176         FDCE (Setup_fdce_C_D)        0.109    25.563    u0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                 14.261    

Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 2.264ns (39.746%)  route 3.432ns (60.254%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 25.227 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  u0/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.988    u0/cnt_reg[20]_i_1_n_0
    SLICE_X6Y176         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.227 r  u0/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.227    u0/cnt_reg[24]_i_1_n_5
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.703    25.227    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[26]/C
                         clock pessimism              0.262    25.489    
                         clock uncertainty           -0.035    25.454    
    SLICE_X6Y176         FDCE (Setup_fdce_C_D)        0.109    25.563    u0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 14.337    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 2.244ns (39.534%)  route 3.432ns (60.466%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 25.227 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  u0/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.988    u0/cnt_reg[20]_i_1_n_0
    SLICE_X6Y176         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.207 r  u0/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.207    u0/cnt_reg[24]_i_1_n_7
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.703    25.227    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[24]/C
                         clock pessimism              0.262    25.489    
                         clock uncertainty           -0.035    25.454    
    SLICE_X6Y176         FDCE (Setup_fdce_C_D)        0.109    25.563    u0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 2.231ns (39.395%)  route 3.432ns (60.605%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 25.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.194 r  u0/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.194    u0/cnt_reg[20]_i_1_n_6
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.701    25.225    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[21]/C
                         clock pessimism              0.262    25.487    
                         clock uncertainty           -0.035    25.452    
    SLICE_X6Y175         FDCE (Setup_fdce_C_D)        0.109    25.561    u0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.376ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.223ns (39.310%)  route 3.432ns (60.690%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 25.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.186 r  u0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.186    u0/cnt_reg[20]_i_1_n_4
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.701    25.225    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[23]/C
                         clock pessimism              0.262    25.487    
                         clock uncertainty           -0.035    25.452    
    SLICE_X6Y175         FDCE (Setup_fdce_C_D)        0.109    25.561    u0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 14.376    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.147ns (38.483%)  route 3.432ns (61.517%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 25.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.110 r  u0/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.110    u0/cnt_reg[20]_i_1_n_5
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.701    25.225    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[22]/C
                         clock pessimism              0.262    25.487    
                         clock uncertainty           -0.035    25.452    
    SLICE_X6Y175         FDCE (Setup_fdce_C_D)        0.109    25.561    u0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.472ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 2.127ns (38.262%)  route 3.432ns (61.738%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 25.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.862 r  u0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.871    u0/cnt_reg[16]_i_1_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.090 r  u0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.090    u0/cnt_reg[20]_i_1_n_7
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.701    25.225    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[20]/C
                         clock pessimism              0.262    25.487    
                         clock uncertainty           -0.035    25.452    
    SLICE_X6Y175         FDCE (Setup_fdce_C_D)        0.109    25.561    u0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                 14.472    

Slack (MET) :             14.508ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 2.114ns (38.179%)  route 3.423ns (61.821%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 25.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.068 r  u0/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.068    u0/cnt_reg[16]_i_1_n_6
    SLICE_X6Y174         FDCE                                         r  u0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.701    25.225    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y174         FDCE                                         r  u0/cnt_reg[17]/C
                         clock pessimism              0.276    25.501    
                         clock uncertainty           -0.035    25.466    
    SLICE_X6Y174         FDCE (Setup_fdce_C_D)        0.109    25.575    u0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.575    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                 14.508    

Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 u0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.106ns (38.089%)  route 3.423ns (61.911%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 25.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.823     5.530    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.518     6.048 f  u0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.947     6.995    u0/cnt_reg[0]
    SLICE_X7Y173         LUT6 (Prop_lut6_I4_O)        0.124     7.119 r  u0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.605     7.724    u0/cnt[0]_i_10_n_0
    SLICE_X7Y175         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  u0/cnt[0]_i_7/O
                         net (fo=29, routed)          1.683     9.530    u0/cnt[0]_i_7_n_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I0_O)        0.124     9.654 r  u0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.844    u0/cnt[0]_i_2_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.394 r  u0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.394    u0/cnt_reg[0]_i_1_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  u0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.511    u0/cnt_reg[4]_i_1_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  u0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    u0/cnt_reg[8]_i_1_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  u0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.745    u0/cnt_reg[12]_i_1_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.060 r  u0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.060    u0/cnt_reg[16]_i_1_n_4
    SLICE_X6Y174         FDCE                                         r  u0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.701    25.225    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y174         FDCE                                         r  u0/cnt_reg[19]/C
                         clock pessimism              0.276    25.501    
                         clock uncertainty           -0.035    25.466    
    SLICE_X6Y174         FDCE (Setup_fdce_C_D)        0.109    25.575    u0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.575    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 14.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.638     1.585    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDCE (Prop_fdce_C_Q)         0.164     1.749 r  u0/cnt_reg[27]/Q
                         net (fo=3, routed)           0.148     1.897    u0/cnt_reg[27]
    SLICE_X6Y176         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  u0/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.942    u0/cnt[24]_i_2_n_0
    SLICE_X6Y176         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.006 r  u0/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    u0/cnt_reg[24]_i_1_n_4
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.909     2.106    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y176         FDCE                                         r  u0/cnt_reg[27]/C
                         clock pessimism             -0.521     1.585    
    SLICE_X6Y176         FDCE (Hold_fdce_C_D)         0.134     1.719    u0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.641     1.588    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDCE (Prop_fdce_C_Q)         0.164     1.752 r  u0/cnt_reg[3]/Q
                         net (fo=3, routed)           0.149     1.901    u0/cnt_reg[3]
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  u0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.946    u0/cnt[0]_i_3_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.010 r  u0/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    u0/cnt_reg[0]_i_1_n_4
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.913     2.110    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y170         FDCE                                         r  u0/cnt_reg[3]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X6Y170         FDCE (Hold_fdce_C_D)         0.134     1.722    u0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.640     1.587    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y171         FDCE                                         r  u0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDCE (Prop_fdce_C_Q)         0.164     1.751 r  u0/cnt_reg[7]/Q
                         net (fo=3, routed)           0.149     1.900    u0/cnt_reg[7]
    SLICE_X6Y171         LUT6 (Prop_lut6_I5_O)        0.045     1.945 r  u0/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.945    u0/cnt[4]_i_2_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.009 r  u0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    u0/cnt_reg[4]_i_1_n_4
    SLICE_X6Y171         FDCE                                         r  u0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.912     2.109    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y171         FDCE                                         r  u0/cnt_reg[7]/C
                         clock pessimism             -0.522     1.587    
    SLICE_X6Y171         FDCE (Hold_fdce_C_D)         0.134     1.721    u0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.638     1.585    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDCE (Prop_fdce_C_Q)         0.164     1.749 r  u0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.159     1.908    u0/cnt_reg[15]
    SLICE_X6Y173         LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  u0/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.953    u0/cnt[12]_i_2_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.017 r  u0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    u0/cnt_reg[12]_i_1_n_4
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.909     2.106    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[15]/C
                         clock pessimism             -0.521     1.585    
    SLICE_X6Y173         FDCE (Hold_fdce_C_D)         0.134     1.719    u0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.640     1.587    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y172         FDCE                                         r  u0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDCE (Prop_fdce_C_Q)         0.164     1.751 r  u0/cnt_reg[11]/Q
                         net (fo=3, routed)           0.160     1.911    u0/cnt_reg[11]
    SLICE_X6Y172         LUT6 (Prop_lut6_I5_O)        0.045     1.956 r  u0/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.956    u0/cnt[8]_i_2_n_0
    SLICE_X6Y172         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.020 r  u0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    u0/cnt_reg[8]_i_1_n_4
    SLICE_X6Y172         FDCE                                         r  u0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.911     2.108    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y172         FDCE                                         r  u0/cnt_reg[11]/C
                         clock pessimism             -0.521     1.587    
    SLICE_X6Y172         FDCE (Hold_fdce_C_D)         0.134     1.721    u0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.637     1.584    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDCE (Prop_fdce_C_Q)         0.164     1.748 r  u0/cnt_reg[23]/Q
                         net (fo=3, routed)           0.160     1.908    u0/cnt_reg[23]
    SLICE_X6Y175         LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  u0/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.953    u0/cnt[20]_i_2_n_0
    SLICE_X6Y175         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.017 r  u0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    u0/cnt_reg[20]_i_1_n_4
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.908     2.105    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y175         FDCE                                         r  u0/cnt_reg[23]/C
                         clock pessimism             -0.521     1.584    
    SLICE_X6Y175         FDCE (Hold_fdce_C_D)         0.134     1.718    u0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u0/clk_1HZ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/clk_1HZ_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.637     1.584    u0/clk_50M_IBUF_BUFG
    SLICE_X7Y175         FDCE                                         r  u0/clk_1HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u0/clk_1HZ_reg/Q
                         net (fo=15, routed)          0.207     1.932    u0/CLK
    SLICE_X7Y175         LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  u0/clk_1HZ_i_1/O
                         net (fo=1, routed)           0.000     1.977    u0/clk_1HZ_i_1_n_0
    SLICE_X7Y175         FDCE                                         r  u0/clk_1HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.908     2.105    u0/clk_50M_IBUF_BUFG
    SLICE_X7Y175         FDCE                                         r  u0/clk_1HZ_reg/C
                         clock pessimism             -0.521     1.584    
    SLICE_X7Y175         FDCE (Hold_fdce_C_D)         0.091     1.675    u0/clk_1HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u0/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.275ns (60.268%)  route 0.181ns (39.732%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.638     1.585    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDCE (Prop_fdce_C_Q)         0.164     1.749 f  u0/cnt_reg[14]/Q
                         net (fo=30, routed)          0.181     1.930    u0/cnt_reg[14]
    SLICE_X6Y174         LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  u0/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.975    u0/cnt[16]_i_4_n_0
    SLICE_X6Y174         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.041 r  u0/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    u0/cnt_reg[16]_i_1_n_6
    SLICE_X6Y174         FDCE                                         r  u0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.908     2.105    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y174         FDCE                                         r  u0/cnt_reg[17]/C
                         clock pessimism             -0.508     1.597    
    SLICE_X6Y174         FDCE (Hold_fdce_C_D)         0.134     1.731    u0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u0/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.274ns (61.336%)  route 0.173ns (38.663%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.638     1.585    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDCE (Prop_fdce_C_Q)         0.164     1.749 r  u0/cnt_reg[14]/Q
                         net (fo=30, routed)          0.173     1.921    u0/cnt_reg[14]
    SLICE_X6Y173         LUT5 (Prop_lut5_I1_O)        0.045     1.966 r  u0/cnt[12]_i_3/O
                         net (fo=1, routed)           0.000     1.966    u0/cnt[12]_i_3_n_0
    SLICE_X6Y173         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.031 r  u0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.031    u0/cnt_reg[12]_i_1_n_5
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.909     2.106    u0/clk_50M_IBUF_BUFG
    SLICE_X6Y173         FDCE                                         r  u0/cnt_reg[14]/C
                         clock pessimism             -0.521     1.585    
    SLICE_X6Y173         FDCE (Hold_fdce_C_D)         0.134     1.719    u0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u2/clock_div_inst/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/clock_div_inst/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.671%)  route 0.221ns (54.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.641     1.588    u2/clock_div_inst/clk_50M_IBUF_BUFG
    SLICE_X0Y171         FDRE                                         r  u2/clock_div_inst/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y171         FDRE (Prop_fdre_C_Q)         0.141     1.729 f  u2/clock_div_inst/clk_div_reg/Q
                         net (fo=22, routed)          0.221     1.950    u2/clock_div_inst/CLK
    SLICE_X0Y171         LUT2 (Prop_lut2_I0_O)        0.045     1.995 r  u2/clock_div_inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.995    u2/clock_div_inst/clk_div_i_1_n_0
    SLICE_X0Y171         FDRE                                         r  u2/clock_div_inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.913     2.110    u2/clock_div_inst/clk_50M_IBUF_BUFG
    SLICE_X0Y171         FDRE                                         r  u2/clock_div_inst/clk_div_reg/C
                         clock pessimism             -0.522     1.588    
    SLICE_X0Y171         FDRE (Hold_fdre_C_D)         0.091     1.679    u2/clock_div_inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y170    u0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y172    u0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y172    u0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y173    u0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y173    u0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y173    u0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y173    u0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y174    u0/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y174    u0/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y172    u0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y172    u0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y171    u0/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y171    u0/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y171    u0/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y171    u0/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y172    u0/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y172    u0/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y170    u0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y172    u0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y173    u0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y173    u0/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y173    u0/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y173    u0/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y174    u0/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y174    u0/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y174    u0/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y174    u0/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y174    u0/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y174    u0/cnt_reg[18]/C



