$date
	Tue Sep  5 10:24:34 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ns
$end
$scope module controle_servo_tb $end
$var wire 1 ! sinal_pwm_out $end
$upscope $end
$enddefinitions $end
#0
0!
0!
#220000050
1!
#221000050
0!
#240000050
1!
#241000050
0!
#260000050
1!
#261000050
0!
#280000050
1!
#281000050
0!
#300000050
1!
#301000050
0!
#320000050
1!
#321000050
0!
#340000050
1!
#341000050
0!
#360000050
1!
#361000050
0!
#380000050
1!
#381000050
0!
#400000050
1!
#401000050
0!
#420000050
1!
#421500050
0!
#440000050
1!
#441500050
0!
#460000050
1!
#461500050
0!
#480000050
1!
#481500050
0!
#500000050
1!
#501500050
0!
#520000050
1!
#521500050
0!
#540000050
1!
#541500050
0!
#560000050
1!
#561500050
0!
#580000050
1!
#581500050
0!
#600000050
1!
#601500050
0!
#620000050
1!
#622000050
0!
#640000050
1!
#642000050
0!
#660000050
1!
#662000050
0!
#680000050
1!
#682000050
0!
#700000050
1!
#702000050
0!
#720000050
1!
#722000050
0!
#740000050
1!
#742000050
0!
#760000050
1!
#762000050
0!
#780000050
1!
#782000050
0!
#800000050
1!
