{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443141614511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443141614512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 02:40:14 2015 " "Processing started: Fri Sep 25 02:40:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443141614512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443141614512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443141614512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443141614663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_dev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_dev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_dev-test_clock_dev " "Found design unit 1: tb_clock_dev-test_clock_dev" {  } { { "tb_clock_dev.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_clock_dev.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623216 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_dev " "Found entity 1: tb_clock_dev" {  } { { "tb_clock_dev.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_clock_dev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_dev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_dev-Arch_clock_dev " "Found design unit 1: clock_dev-Arch_clock_dev" {  } { { "clock_dev.vhd" "" { Text "/home/cliu/workspace/Lab3/clock_dev.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623217 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_dev " "Found entity 1: clock_dev" {  } { { "clock_dev.vhd" "" { Text "/home/cliu/workspace/Lab3/clock_dev.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counter_var-test_counter_var " "Found design unit 1: tb_counter_var-test_counter_var" {  } { { "tb_counter_var.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_var.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623217 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counter_var " "Found entity 1: tb_counter_var" {  } { { "tb_counter_var.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_var.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_var-Arch_counter_var " "Found design unit 1: counter_var-Arch_counter_var" {  } { { "counter_var.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_var.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_var " "Found entity 1: counter_var" {  } { { "counter_var.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_var.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_configurations.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_configurations.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_sig2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_sig2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counter_sig2-test_counter_sig2 " "Found design unit 1: tb_counter_sig2-test_counter_sig2" {  } { { "tb_counter_sig2.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_sig2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counter_sig2 " "Found entity 1: tb_counter_sig2" {  } { { "tb_counter_sig2.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_sig2.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sig2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sig2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_sig2-Arch_counter_sig2 " "Found design unit 1: counter_sig2-Arch_counter_sig2" {  } { { "counter_sig2.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_sig2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623219 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_sig2 " "Found entity 1: counter_sig2" {  } { { "counter_sig2.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_sig2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_sig-Arch_counter_sig " "Found design unit 1: counter_sig-Arch_counter_sig" {  } { { "counter_sig.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_sig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623219 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_sig " "Found entity 1: counter_sig" {  } { { "counter_sig.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_sig.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counter_sig-test_counter_sig " "Found design unit 1: tb_counter_sig-test_counter_sig" {  } { { "tb_counter_sig.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_sig.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623220 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counter_sig " "Found entity 1: tb_counter_sig" {  } { { "tb_counter_sig.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_sig.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_en-Arch_counter_en " "Found design unit 1: counter_en-Arch_counter_en" {  } { { "counter_en.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_en.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623220 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_en " "Found entity 1: counter_en" {  } { { "counter_en.vhd" "" { Text "/home/cliu/workspace/Lab3/counter_en.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counter_en-test_counter_en " "Found design unit 1: tb_counter_en-test_counter_en" {  } { { "tb_counter_en.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623221 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counter_en " "Found entity 1: tb_counter_en" {  } { { "tb_counter_en.vhd" "" { Text "/home/cliu/workspace/Lab3/tb_counter_en.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_ctrl-controller " "Found design unit 1: clock_ctrl-controller" {  } { { "clock_ctrl.vhd" "" { Text "/home/cliu/workspace/Lab3/clock_ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623221 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_ctrl " "Found entity 1: clock_ctrl" {  } { { "clock_ctrl.vhd" "" { Text "/home/cliu/workspace/Lab3/clock_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-test_alarm " "Found design unit 1: alarm-test_alarm" {  } { { "alarm.vhd" "" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623222 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2_7seg-bhv " "Found design unit 1: bcd2_7seg-bhv" {  } { { "bcd2_7seg.vhd" "" { Text "/home/cliu/workspace/Lab3/bcd2_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623223 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2_7seg " "Found entity 1: bcd2_7seg" {  } { { "bcd2_7seg.vhd" "" { Text "/home/cliu/workspace/Lab3/bcd2_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443141623223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443141623223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm " "Elaborating entity \"alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443141623272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter2 alarm.vhd(61) " "Verilog HDL or VHDL warning at alarm.vhd(61): object \"counter2\" assigned a value but never read" {  } { { "alarm.vhd" "" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443141623273 "|alarm"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "en0 alarm.vhd(62) " "VHDL Signal Declaration warning at alarm.vhd(62): used explicit default value for signal \"en0\" because signal was never assigned a value" {  } { { "alarm.vhd" "" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1443141623273 "|alarm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_dev clock_dev:U1 " "Elaborating entity \"clock_dev\" for hierarchy \"clock_dev:U1\"" {  } { { "alarm.vhd" "U1" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443141623278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_en counter_en:E0 " "Elaborating entity \"counter_en\" for hierarchy \"counter_en:E0\"" {  } { { "alarm.vhd" "E0" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443141623284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_en counter_en:E1 " "Elaborating entity \"counter_en\" for hierarchy \"counter_en:E1\"" {  } { { "alarm.vhd" "E1" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443141623288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2_7seg bcd2_7seg:W1 " "Elaborating entity \"bcd2_7seg\" for hierarchy \"bcd2_7seg:W1\"" {  } { { "alarm.vhd" "W1" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443141623291 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reseta VCC " "Pin \"reseta\" is stuck at VCC" {  } { { "alarm.vhd" "" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443141623830 "|alarm|reseta"} { "Warning" "WMLS_MLS_STUCK_PIN" "resetb VCC " "Pin \"resetb\" is stuck at VCC" {  } { { "alarm.vhd" "" { Text "/home/cliu/workspace/Lab3/alarm.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443141623830 "|alarm|resetb"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443141623830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443141623880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443141624176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443141624176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443141624212 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443141624212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443141624212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443141624212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1054 " "Peak virtual memory: 1054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443141624217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 02:40:24 2015 " "Processing ended: Fri Sep 25 02:40:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443141624217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443141624217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443141624217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443141624217 ""}
