// Seed: 1023530589
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    input  tri   id_6,
    output uwire id_7
);
  assign id_3 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    input  wand id_2
);
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  module_0(
      id_2, id_2, id_1, id_0, id_1, id_0, id_2, id_0
  );
  wire id_27;
endmodule
