---
redirect_from:
  - "reconfig/30-hdls"
interact_link: content/reconfig/30_hdls.ipynb
kernel_name: python3
has_widgets: false
title: |-
  Lenguajes de descripción de hardware
prev_page:
  url: /reconfig/20_flujo_diseno.html
  title: |-
    Flujo de diseño
next_page:
  url: /reconfig/40_tablas_verdad_hdl.html
  title: |-
    Traducción de tablas de verdad
comment: "***PROGRAMMATICALLY GENERATED, DO NOT EDIT. SEE ORIGINAL FILES IN /content***"
---
<div class="jb_cell">

<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<h1 id="Lenguajes-de-descripci&#243;n-de-hardware"><strong>Lenguajes de descripci&#243;n de hardware</strong><a class="anchor-link" href="#Lenguajes-de-descripci&#243;n-de-hardware"> </a></h1>
</div>
</div>
</div>
</div>

<div class="jb_cell">

<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<h2 id="VHDL-para-s&#237;ntesis-digital">VHDL para s&#237;ntesis digital<a class="anchor-link" href="#VHDL-para-s&#237;ntesis-digital"> </a></h2>
</div>
</div>
</div>
</div>

<div class="jb_cell">

<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<h2 id="Verilog">Verilog<a class="anchor-link" href="#Verilog"> </a></h2>
</div>
</div>
</div>
</div>

 

