#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 25 21:50:30 2024
# Process ID: 16556
# Current directory: C:/Users/User/Documents/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13332 C:\Users\User\Documents\project_1\project_1.xpr
# Log file: C:/Users/User/Documents/project_1/vivado.log
# Journal file: C:/Users/User/Documents/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Documents/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Documents/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 818.137 ; gain = 179.645
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd" into library xil_defaultlib [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:1]
[Wed Dec 25 21:52:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/User/Documents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd" into library xil_defaultlib [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:1]
[Wed Dec 25 21:56:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/User/Documents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd" into library xil_defaultlib [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:1]
[Wed Dec 25 22:07:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/User/Documents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd" into library xil_defaultlib [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:1]
[Wed Dec 25 22:19:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/User/Documents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd" into library xil_defaultlib [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:1]
[Wed Dec 25 22:29:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/User/Documents/project_1/project_1.runs/synth_1/runme.log
close [ open C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd w ]
add_files C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd
close [ open C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_HPF.vhd w ]
add_files C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_HPF.vhd
update_compile_order -fileset sources_1
set_property top tb_EQ_LPF [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_EQ_LPF' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_LPF_128t_b16_Z7000.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/LPF.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_HPF_128t_b16_Z700.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/HPF.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_EQ_LPF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_EQ_LPF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/ip/Xfir_LPF_128t_b16_Z7000/sim/Xfir_LPF_128t_b16_Z7000.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xfir_LPF_128t_b16_Z7000
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EQ_LPF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_EQ_LPF
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 928.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bd2aa3789f9e40d3bbcb1e6e3598d820 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L fir_compiler_v7_2_6 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EQ_LPF_behav xil_defaultlib.tb_EQ_LPF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 40 elements ; formal l_o_dat expects 16 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 928.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top audio_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audio_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_LPF_128t_b16_Z7000.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/LPF.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_HPF_128t_b16_Z700.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/HPF.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj audio_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_axis2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_vector2axis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_clock_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_cdc_handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axis_data_fifo_v1_1_10/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" into library axis_data_fifo_v1_1_10
INFO: [VRFC 10-311] analyzing module axis_data_fifo_v1_1_10_axis_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj audio_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity i3c2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adau1761_configuraiton_data
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity i2s_data_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity i2c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADAU1761_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adau1761_izedboard
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_testbench
ERROR: [VRFC 10-56] axis_data_fifo_0 is not a component [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd:150]
ERROR: [VRFC 10-1471] type error near counter ; current type unsigned; expected type std_logic [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd:177]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd:181]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd:182]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd:49]
INFO: [VRFC 10-240] VHDL file C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_testbench.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 928.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 928.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_EQ_LPF [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd
import_files -fileset sim_1 -force -norecurse C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd
remove_files C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd
file delete -force C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_EQ_LPF.vhd
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_EQ_LPF' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_LPF_128t_b16_Z7000.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/LPF.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_HPF_128t_b16_Z700.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/HPF.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_EQ_LPF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_EQ_LPF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/ip/Xfir_LPF_128t_b16_Z7000/sim/Xfir_LPF_128t_b16_Z7000.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xfir_LPF_128t_b16_Z7000
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EQ_LPF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sim_1/imports/new/TB_EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_EQ_LPF
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 928.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bd2aa3789f9e40d3bbcb1e6e3598d820 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L fir_compiler_v7_2_6 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EQ_LPF_behav xil_defaultlib.tb_EQ_LPF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 40 elements ; formal l_o_dat expects 16 [C:/Users/User/Documents/project_1/project_1.srcs/sim_1/imports/new/TB_EQ_LPF.vhd:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 928.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_EQ_LPF' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_LPF_128t_b16_Z7000.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/LPF.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_HPF_128t_b16_Z700.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/HPF.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_EQ_LPF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_EQ_LPF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/ip/Xfir_LPF_128t_b16_Z7000/sim/Xfir_LPF_128t_b16_Z7000.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xfir_LPF_128t_b16_Z7000
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EQ_LPF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sim_1/imports/new/TB_EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_EQ_LPF
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bd2aa3789f9e40d3bbcb1e6e3598d820 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L fir_compiler_v7_2_6 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EQ_LPF_behav xil_defaultlib.tb_EQ_LPF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 40 elements ; formal l_o_dat expects 16 [C:/Users/User/Documents/project_1/project_1.srcs/sim_1/imports/new/TB_EQ_LPF.vhd:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 928.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_EQ_LPF' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_LPF_128t_b16_Z7000.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/LPF.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/Xfir_HPF_128t_b16_Z700.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/HPF.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_EQ_LPF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_EQ_LPF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_6
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/ip/Xfir_LPF_128t_b16_Z7000/sim/Xfir_LPF_128t_b16_Z7000.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Xfir_LPF_128t_b16_Z7000
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EQ_LPF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/project_1/project_1.srcs/sim_1/imports/new/TB_EQ_LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_EQ_LPF
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bd2aa3789f9e40d3bbcb1e6e3598d820 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L fir_compiler_v7_2_6 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EQ_LPF_behav xil_defaultlib.tb_EQ_LPF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd:1889]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd:1890]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd:1882]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/User/Documents/project_1/project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd:1883]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package fir_compiler_v7_2_6.fir_compiler_v7_2_6_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_6.globals_pkg
Compiling package fir_compiler_v7_2_6.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_6.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_6.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_6.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_6.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_6.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_6.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_6.fir_compiler_v7_2_6_viv [\fir_compiler_v7_2_6_viv(c_xdevi...]
Compiling architecture xilinx of entity fir_compiler_v7_2_6.fir_compiler_v7_2_6 [\fir_compiler_v7_2_6(c_xdevicefa...]
Compiling architecture xfir_lpf_128t_b16_z7000_arch of entity xil_defaultlib.Xfir_LPF_128t_b16_Z7000 [xfir_lpf_128t_b16_z7000_default]
Compiling architecture behavioral of entity xil_defaultlib.EQ_LPF [eq_lpf_default]
Compiling architecture behavior of entity xil_defaultlib.tb_eq_lpf
Built simulation snapshot tb_EQ_LPF_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_EQ_LPF_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 26 06:48:53 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 928.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Documents/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_EQ_LPF_behav -key {Behavioral:sim_1:Functional:tb_EQ_LPF} -tclbatch {tb_EQ_LPF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_EQ_LPF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 35 ns  Iteration: 1
$finish called at time : 35 ns : File "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_EQ_LPF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 928.512 ; gain = 0.000
run all
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 35 ns  Iteration: 1
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 35 ns  Iteration: 1
Failure: ERROR:empty_1 and not_empty_1 are inconsistent
Time: 35 ns  Iteration: 1
$finish called at time : 35 ns : File "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" Line 87
run all
Failure: ERROR:rd_avail asserted when rd_valid deasserted
Time: 45 ns  Iteration: 1
$finish called at time : 45 ns : File "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" Line 87
run all
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 45 ns  Iteration: 1
$finish called at time : 45 ns : File "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" Line 87
run all
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 45 ns  Iteration: 1
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 45 ns  Iteration: 1
Failure: ERROR:empty_1 and not_empty_1 are inconsistent
Time: 45 ns  Iteration: 1
$finish called at time : 45 ns : File "C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_LPF.vhd" Line 87
close [ open C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_Delay.vhd w ]
add_files C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/TB_Delay.vhd
update_compile_order -fileset sources_1
set_property top tb_fifo_delay [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 07:10:45 2024...
