(S (NP (PRP We)) (VP (VBP describe) (NP (NP (DT the) (VBN hardwired) (NN implementation)) (PP (IN of) (NP (NP (NNS algorithms)) (PP (IN for) (NP (NML (NNP Monte) (NNP Carlo)) (NNS simulations))))) (PP (IN of) (NP (NP (DT a) (JJ large) (NN class)) (PP (IN of) (NP (NN spin) (NNS models))))))) (. .))
(S (S (NP (PRP We)) (VP (VBP have) (VP (VBN implemented) (NP (DT these) (NNS algorithms)) (PP (IN as) (NP (NN VHDL) (NNS codes)))))) (CC and) (S (NP (PRP we)) (VP (VBP have) (VP (VBN mapped) (NP (PRP them)) (PP (IN onto) (NP (NP (DT a) (JJ dedicated) (NN processor)) (PP (VBN based) (PP (IN on) (NP (DT a) (JJ large) (NNP FPGA) (NN device))))))))) (. .))
(S (S (NP (NP (DT The) (VBN measured) (NN performance)) (PP (IN on) (NP (CD one) (JJ such) (NN processor)))) (VP (VBZ is) (NP (ADJP (JJ comparable) (PP (IN to) (NP (NN O) (PRN (-LRB- -LRB-) (NP (CD 100)) (-RRB- -RRB-))))) (ADJP (RB carefully) (VBN programmed)) (NML (JJ high) (HYPH -) (NN end)) (NNS PCs)))) (: :) (S (NP (PRP it)) (VP (VBZ turns) (PRT (RP out)) (S (VP (TO to) (VP (VB be) (ADJP (ADJP (RB even) (JJR better)) (PP (IN for) (NP (DT some) (VBN selected) (NN spin) (NNS models))))))))) (. .))
(S (NP (PRP We)) (VP (VBP describe) (ADVP (RB here)) (NP (NP (NNS codes)) (SBAR (WHNP (WDT that)) (S (NP (PRP we)) (VP (VBP are) (ADVP (RB currently)) (VP (VBG executing) (PP (IN on) (NP (DT the) (NML (FRAG (NP (NNP IANUS)) (ADVP (RB massively)))) (ADJP (NP (JJ parallel) (NN FPGA)) (HYPH -) (VBN based)) (NN system))))))))) (. .))
