#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  2 15:42:25 2024
# Process ID: 66664
# Current directory: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent86268 C:\Users\brenn\OneDrive\Desktop\Git_workspace\Multi_Core_Fault_Tolerant_FPGA\ip_repo\dwc_SM_V2\testbench\project_1\project_1.xpr
# Log file: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/vivado.log
# Journal file: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1\vivado.jou
# Running On: DESKTOP-51U64JG, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 32, Host memory: 34262 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
close_sim
