#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17f4b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17f4cb0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x17fd830 .functor NOT 1, L_0x18271d0, C4<0>, C4<0>, C4<0>;
L_0x1826f30 .functor XOR 1, L_0x1826df0, L_0x1826e90, C4<0>, C4<0>;
L_0x1827110 .functor XOR 1, L_0x1826f30, L_0x1827040, C4<0>, C4<0>;
v0x1823aa0_0 .net *"_ivl_10", 0 0, L_0x1827040;  1 drivers
v0x1823ba0_0 .net *"_ivl_12", 0 0, L_0x1827110;  1 drivers
v0x1823c80_0 .net *"_ivl_2", 0 0, L_0x1826d00;  1 drivers
v0x1823d40_0 .net *"_ivl_4", 0 0, L_0x1826df0;  1 drivers
v0x1823e20_0 .net *"_ivl_6", 0 0, L_0x1826e90;  1 drivers
v0x1823f50_0 .net *"_ivl_8", 0 0, L_0x1826f30;  1 drivers
v0x1824030_0 .var "clk", 0 0;
v0x18240d0_0 .net "f_dut", 0 0, L_0x1826ba0;  1 drivers
v0x1824170_0 .net "f_ref", 0 0, v0x17fdaa0_0;  1 drivers
v0x1824210_0 .var/2u "stats1", 159 0;
v0x18242b0_0 .var/2u "strobe", 0 0;
v0x1824350_0 .net "tb_match", 0 0, L_0x18271d0;  1 drivers
v0x1824410_0 .net "tb_mismatch", 0 0, L_0x17fd830;  1 drivers
v0x18244d0_0 .net "x", 4 1, v0x1821010_0;  1 drivers
L_0x1826d00 .concat [ 1 0 0 0], v0x17fdaa0_0;
L_0x1826df0 .concat [ 1 0 0 0], v0x17fdaa0_0;
L_0x1826e90 .concat [ 1 0 0 0], L_0x1826ba0;
L_0x1827040 .concat [ 1 0 0 0], v0x17fdaa0_0;
L_0x18271d0 .cmp/eeq 1, L_0x1826d00, L_0x1827110;
S_0x17f4e40 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x17f4cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x17fdaa0_0 .var "f", 0 0;
v0x17fdb40_0 .net "x", 4 1, v0x1821010_0;  alias, 1 drivers
E_0x17f0160 .event anyedge, v0x17fdb40_0;
S_0x1820cc0 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x17f4cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x1820f30_0 .net "clk", 0 0, v0x1824030_0;  1 drivers
v0x1821010_0 .var "x", 4 1;
E_0x17f0420/0 .event negedge, v0x1820f30_0;
E_0x17f0420/1 .event posedge, v0x1820f30_0;
E_0x17f0420 .event/or E_0x17f0420/0, E_0x17f0420/1;
S_0x1821110 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x17f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x17f55c0 .functor AND 1, L_0x18245e0, L_0x1824740, C4<1>, C4<1>;
L_0x17fd8a0 .functor NOT 1, L_0x1824840, C4<0>, C4<0>, C4<0>;
L_0x1824930 .functor AND 1, L_0x17f55c0, L_0x17fd8a0, C4<1>, C4<1>;
L_0x1824b10 .functor NOT 1, L_0x1824a40, C4<0>, C4<0>, C4<0>;
L_0x1824c00 .functor AND 1, L_0x1824930, L_0x1824b10, C4<1>, C4<1>;
L_0x1824e90 .functor NOT 1, L_0x1824db0, C4<0>, C4<0>, C4<0>;
L_0x1824f90 .functor AND 1, L_0x1824d10, L_0x1824e90, C4<1>, C4<1>;
L_0x1825140 .functor AND 1, L_0x1824f90, L_0x18250a0, C4<1>, C4<1>;
L_0x1825390 .functor NOT 1, L_0x18252a0, C4<0>, C4<0>, C4<0>;
L_0x1825450 .functor AND 1, L_0x1825140, L_0x1825390, C4<1>, C4<1>;
L_0x18255c0 .functor OR 1, L_0x1824c00, L_0x1825450, C4<0>, C4<0>;
L_0x1825720 .functor NOT 1, L_0x1825680, C4<0>, C4<0>, C4<0>;
L_0x1825950 .functor AND 1, L_0x1825720, L_0x1825850, C4<1>, C4<1>;
L_0x1825ab0 .functor AND 1, L_0x1825950, L_0x1825a10, C4<1>, C4<1>;
L_0x18257e0 .functor NOT 1, L_0x1825c40, C4<0>, C4<0>, C4<0>;
L_0x1825da0 .functor AND 1, L_0x1825ab0, L_0x18257e0, C4<1>, C4<1>;
L_0x1825f40 .functor OR 1, L_0x18255c0, L_0x1825da0, C4<0>, C4<0>;
L_0x1826300 .functor NOT 1, L_0x1826050, C4<0>, C4<0>, C4<0>;
L_0x1825ce0 .functor AND 1, L_0x1826300, L_0x1826460, C4<1>, C4<1>;
L_0x18266c0 .functor NOT 1, L_0x1826620, C4<0>, C4<0>, C4<0>;
L_0x1826830 .functor AND 1, L_0x1825ce0, L_0x18266c0, C4<1>, C4<1>;
L_0x18269d0 .functor AND 1, L_0x1826830, L_0x18263c0, C4<1>, C4<1>;
L_0x1826ba0 .functor OR 1, L_0x1825f40, L_0x18269d0, C4<0>, C4<0>;
v0x1821340_0 .net *"_ivl_1", 0 0, L_0x18245e0;  1 drivers
v0x1821420_0 .net *"_ivl_10", 0 0, L_0x1824930;  1 drivers
v0x1821500_0 .net *"_ivl_13", 0 0, L_0x1824a40;  1 drivers
v0x18215c0_0 .net *"_ivl_14", 0 0, L_0x1824b10;  1 drivers
v0x18216a0_0 .net *"_ivl_16", 0 0, L_0x1824c00;  1 drivers
v0x18217d0_0 .net *"_ivl_19", 0 0, L_0x1824d10;  1 drivers
v0x18218b0_0 .net *"_ivl_21", 0 0, L_0x1824db0;  1 drivers
v0x1821990_0 .net *"_ivl_22", 0 0, L_0x1824e90;  1 drivers
v0x1821a70_0 .net *"_ivl_24", 0 0, L_0x1824f90;  1 drivers
v0x1821b50_0 .net *"_ivl_27", 0 0, L_0x18250a0;  1 drivers
v0x1821c30_0 .net *"_ivl_28", 0 0, L_0x1825140;  1 drivers
v0x1821d10_0 .net *"_ivl_3", 0 0, L_0x1824740;  1 drivers
v0x1821df0_0 .net *"_ivl_31", 0 0, L_0x18252a0;  1 drivers
v0x1821ed0_0 .net *"_ivl_32", 0 0, L_0x1825390;  1 drivers
v0x1821fb0_0 .net *"_ivl_34", 0 0, L_0x1825450;  1 drivers
v0x1822090_0 .net *"_ivl_36", 0 0, L_0x18255c0;  1 drivers
v0x1822170_0 .net *"_ivl_39", 0 0, L_0x1825680;  1 drivers
v0x1822250_0 .net *"_ivl_4", 0 0, L_0x17f55c0;  1 drivers
v0x1822330_0 .net *"_ivl_40", 0 0, L_0x1825720;  1 drivers
v0x1822410_0 .net *"_ivl_43", 0 0, L_0x1825850;  1 drivers
v0x18224f0_0 .net *"_ivl_44", 0 0, L_0x1825950;  1 drivers
v0x18225d0_0 .net *"_ivl_47", 0 0, L_0x1825a10;  1 drivers
v0x18226b0_0 .net *"_ivl_48", 0 0, L_0x1825ab0;  1 drivers
v0x1822790_0 .net *"_ivl_51", 0 0, L_0x1825c40;  1 drivers
v0x1822870_0 .net *"_ivl_52", 0 0, L_0x18257e0;  1 drivers
v0x1822950_0 .net *"_ivl_54", 0 0, L_0x1825da0;  1 drivers
v0x1822a30_0 .net *"_ivl_56", 0 0, L_0x1825f40;  1 drivers
v0x1822b10_0 .net *"_ivl_59", 0 0, L_0x1826050;  1 drivers
v0x1822bf0_0 .net *"_ivl_60", 0 0, L_0x1826300;  1 drivers
v0x1822cd0_0 .net *"_ivl_63", 0 0, L_0x1826460;  1 drivers
v0x1822db0_0 .net *"_ivl_64", 0 0, L_0x1825ce0;  1 drivers
v0x1822e90_0 .net *"_ivl_67", 0 0, L_0x1826620;  1 drivers
v0x1822f70_0 .net *"_ivl_68", 0 0, L_0x18266c0;  1 drivers
v0x1823260_0 .net *"_ivl_7", 0 0, L_0x1824840;  1 drivers
v0x1823340_0 .net *"_ivl_70", 0 0, L_0x1826830;  1 drivers
v0x1823420_0 .net *"_ivl_73", 0 0, L_0x18263c0;  1 drivers
v0x1823500_0 .net *"_ivl_74", 0 0, L_0x18269d0;  1 drivers
v0x18235e0_0 .net *"_ivl_8", 0 0, L_0x17fd8a0;  1 drivers
v0x18236c0_0 .net "f", 0 0, L_0x1826ba0;  alias, 1 drivers
v0x1823780_0 .net "x", 4 1, v0x1821010_0;  alias, 1 drivers
L_0x18245e0 .part v0x1821010_0, 3, 1;
L_0x1824740 .part v0x1821010_0, 2, 1;
L_0x1824840 .part v0x1821010_0, 1, 1;
L_0x1824a40 .part v0x1821010_0, 0, 1;
L_0x1824d10 .part v0x1821010_0, 3, 1;
L_0x1824db0 .part v0x1821010_0, 2, 1;
L_0x18250a0 .part v0x1821010_0, 1, 1;
L_0x18252a0 .part v0x1821010_0, 0, 1;
L_0x1825680 .part v0x1821010_0, 3, 1;
L_0x1825850 .part v0x1821010_0, 2, 1;
L_0x1825a10 .part v0x1821010_0, 1, 1;
L_0x1825c40 .part v0x1821010_0, 0, 1;
L_0x1826050 .part v0x1821010_0, 3, 1;
L_0x1826460 .part v0x1821010_0, 2, 1;
L_0x1826620 .part v0x1821010_0, 1, 1;
L_0x18263c0 .part v0x1821010_0, 0, 1;
S_0x18238a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x17f4cb0;
 .timescale -12 -12;
E_0x17f01a0 .event anyedge, v0x18242b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18242b0_0;
    %nor/r;
    %assign/vec4 v0x18242b0_0, 0;
    %wait E_0x17f01a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1820cc0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17f0420;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1821010_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17f4e40;
T_2 ;
Ewait_0 .event/or E_0x17f0160, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17fdb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17fdaa0_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x17f4cb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1824030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18242b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17f4cb0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1824030_0;
    %inv;
    %store/vec4 v0x1824030_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17f4cb0;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1820f30_0, v0x1824410_0, v0x18244d0_0, v0x1824170_0, v0x18240d0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17f4cb0;
T_6 ;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1824210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17f4cb0;
T_7 ;
    %wait E_0x17f0420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1824210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824210_0, 4, 32;
    %load/vec4 v0x1824350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824210_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1824210_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824210_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1824170_0;
    %load/vec4 v0x1824170_0;
    %load/vec4 v0x18240d0_0;
    %xor;
    %load/vec4 v0x1824170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824210_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1824210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1824210_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q1g/iter0/response26/top_module.sv";
