
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000944  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08000a00  08000a00  00010a00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000a28  08000a28  00010a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a2c  08000a2c  00010a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000a30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  08000a34  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000020  08000a34  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003d68  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000010f3  00000000  00000000  00023d94  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000016e3  00000000  00000000  00024e87  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000218  00000000  00000000  00026570  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000758  00000000  00000000  00026788  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001abd  00000000  00000000  00026ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000013b8  00000000  00000000  0002899d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00029d55  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000430  00000000  00000000  00029dd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000004 	.word	0x20000004
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080009e8 	.word	0x080009e8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000008 	.word	0x20000008
 8000100:	080009e8 	.word	0x080009e8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <LL_AHB1_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800021c:	4b05      	ldr	r3, [pc, #20]	; (8000234 <LL_AHB1_GRP1_EnableClock+0x18>)
{
 800021e:	b082      	sub	sp, #8
  SET_BIT(RCC->AHBENR, Periphs);
 8000220:	695a      	ldr	r2, [r3, #20]
 8000222:	4302      	orrs	r2, r0
 8000224:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000226:	695b      	ldr	r3, [r3, #20]
 8000228:	4018      	ands	r0, r3
 800022a:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 800022c:	9b01      	ldr	r3, [sp, #4]
}
 800022e:	b002      	add	sp, #8
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)
 8000234:	40021000 	.word	0x40021000

08000238 <UART2_TX_string>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
 8000238:	2180      	movs	r1, #128	; 0x80
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */
void UART2_TX_string(char* str){
 800023a:	b510      	push	{r4, lr}
 800023c:	4a05      	ldr	r2, [pc, #20]	; (8000254 <UART2_TX_string+0x1c>)
	while(*str){
 800023e:	7803      	ldrb	r3, [r0, #0]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d100      	bne.n	8000246 <UART2_TX_string+0xe>
		//while(!((USART2->ISR) & (1<<7)));
		while(!LL_USART_IsActiveFlag_TXE(USART2));
		USART2->TDR = *str;
		str++;
	}
}
 8000244:	bd10      	pop	{r4, pc}
 8000246:	69d4      	ldr	r4, [r2, #28]
		while(!LL_USART_IsActiveFlag_TXE(USART2));
 8000248:	420c      	tst	r4, r1
 800024a:	d0fc      	beq.n	8000246 <UART2_TX_string+0xe>
		USART2->TDR = *str;
 800024c:	b29b      	uxth	r3, r3
 800024e:	8513      	strh	r3, [r2, #40]	; 0x28
		str++;
 8000250:	3001      	adds	r0, #1
 8000252:	e7f4      	b.n	800023e <UART2_TX_string+0x6>
 8000254:	40004400 	.word	0x40004400

08000258 <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000258:	2301      	movs	r3, #1
 800025a:	492d      	ldr	r1, [pc, #180]	; (8000310 <SystemClock_Config+0xb8>)
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b510      	push	{r4, lr}
 800025e:	680a      	ldr	r2, [r1, #0]
 8000260:	439a      	bics	r2, r3
 8000262:	431a      	orrs	r2, r3
 8000264:	600a      	str	r2, [r1, #0]
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000266:	680a      	ldr	r2, [r1, #0]

  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 8000268:	421a      	tst	r2, r3
 800026a:	d100      	bne.n	800026e <SystemClock_Config+0x16>
 800026c:	e7fe      	b.n	800026c <SystemClock_Config+0x14>
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800026e:	4c29      	ldr	r4, [pc, #164]	; (8000314 <SystemClock_Config+0xbc>)
 8000270:	6822      	ldr	r2, [r4, #0]
 8000272:	4313      	orrs	r3, r2
 8000274:	6023      	str	r3, [r4, #0]
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000276:	2302      	movs	r3, #2
 8000278:	6822      	ldr	r2, [r4, #0]
  Error_Handler();  
  }
  LL_RCC_HSI_Enable();

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800027a:	421a      	tst	r2, r3
 800027c:	d0fc      	beq.n	8000278 <SystemClock_Config+0x20>
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800027e:	22f8      	movs	r2, #248	; 0xf8
 8000280:	6823      	ldr	r3, [r4, #0]
 8000282:	4393      	bics	r3, r2
 8000284:	001a      	movs	r2, r3
 8000286:	2380      	movs	r3, #128	; 0x80
 8000288:	4313      	orrs	r3, r2
 800028a:	6023      	str	r3, [r4, #0]
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
 800028c:	6863      	ldr	r3, [r4, #4]
 800028e:	4a22      	ldr	r2, [pc, #136]	; (8000318 <SystemClock_Config+0xc0>)
 8000290:	401a      	ands	r2, r3
 8000292:	23a2      	movs	r3, #162	; 0xa2
 8000294:	039b      	lsls	r3, r3, #14
 8000296:	4313      	orrs	r3, r2
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
 8000298:	220f      	movs	r2, #15
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
 800029a:	6063      	str	r3, [r4, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
 800029c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800029e:	4393      	bics	r3, r2
 80002a0:	001a      	movs	r2, r3
 80002a2:	2301      	movs	r3, #1
 80002a4:	4313      	orrs	r3, r2
 80002a6:	62e3      	str	r3, [r4, #44]	; 0x2c
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	6822      	ldr	r2, [r4, #0]
 80002ac:	045b      	lsls	r3, r3, #17
 80002ae:	4313      	orrs	r3, r2
 80002b0:	6023      	str	r3, [r4, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80002b2:	2380      	movs	r3, #128	; 0x80
 80002b4:	049b      	lsls	r3, r3, #18
 80002b6:	6822      	ldr	r2, [r4, #0]
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_12, LL_RCC_PREDIV_DIV_2);

  LL_RCC_PLL_Enable();

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80002b8:	421a      	tst	r2, r3
 80002ba:	d0fc      	beq.n	80002b6 <SystemClock_Config+0x5e>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002bc:	22f0      	movs	r2, #240	; 0xf0
 80002be:	6863      	ldr	r3, [r4, #4]
 80002c0:	4393      	bics	r3, r2
 80002c2:	6063      	str	r3, [r4, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80002c4:	6863      	ldr	r3, [r4, #4]
 80002c6:	4a15      	ldr	r2, [pc, #84]	; (800031c <SystemClock_Config+0xc4>)
 80002c8:	4013      	ands	r3, r2
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002ca:	2203      	movs	r2, #3
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80002cc:	6063      	str	r3, [r4, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002ce:	6863      	ldr	r3, [r4, #4]
 80002d0:	4393      	bics	r3, r2
 80002d2:	001a      	movs	r2, r3
 80002d4:	2302      	movs	r3, #2
 80002d6:	4313      	orrs	r3, r2
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002d8:	220c      	movs	r2, #12
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002da:	6063      	str	r3, [r4, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002dc:	6863      	ldr	r3, [r4, #4]
 80002de:	4013      	ands	r3, r2
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80002e0:	2b08      	cmp	r3, #8
 80002e2:	d1fb      	bne.n	80002dc <SystemClock_Config+0x84>
  {
  
  }
  LL_Init1msTick(48000000);
 80002e4:	480e      	ldr	r0, [pc, #56]	; (8000320 <SystemClock_Config+0xc8>)
 80002e6:	f000 fb05 	bl	80008f4 <LL_Init1msTick>
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80002ea:	2304      	movs	r3, #4
 80002ec:	4a0d      	ldr	r2, [pc, #52]	; (8000324 <SystemClock_Config+0xcc>)

  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);

  LL_SetSystemCoreClock(48000000);
 80002ee:	480c      	ldr	r0, [pc, #48]	; (8000320 <SystemClock_Config+0xc8>)
 80002f0:	6811      	ldr	r1, [r2, #0]
 80002f2:	430b      	orrs	r3, r1
 80002f4:	6013      	str	r3, [r2, #0]
 80002f6:	f000 fb23 	bl	8000940 <LL_SetSystemCoreClock>
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU));
 80002fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002fc:	4a0a      	ldr	r2, [pc, #40]	; (8000328 <SystemClock_Config+0xd0>)
 80002fe:	4013      	ands	r3, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	4a0a      	ldr	r2, [pc, #40]	; (800032c <SystemClock_Config+0xd4>)
 8000302:	6323      	str	r3, [r4, #48]	; 0x30
 8000304:	6a13      	ldr	r3, [r2, #32]
 8000306:	021b      	lsls	r3, r3, #8
 8000308:	0a1b      	lsrs	r3, r3, #8
 800030a:	6213      	str	r3, [r2, #32]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, 0);
}
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)
 8000310:	40022000 	.word	0x40022000
 8000314:	40021000 	.word	0x40021000
 8000318:	ffc27fff 	.word	0xffc27fff
 800031c:	fffff8ff 	.word	0xfffff8ff
 8000320:	02dc6c00 	.word	0x02dc6c00
 8000324:	e000e010 	.word	0xe000e010
 8000328:	fffcffff 	.word	0xfffcffff
 800032c:	e000ed00 	.word	0xe000ed00

08000330 <main>:
{
 8000330:	b5f0      	push	{r4, r5, r6, r7, lr}
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000332:	2601      	movs	r6, #1
  SET_BIT(RCC->APB1ENR, Periphs);
 8000334:	2180      	movs	r1, #128	; 0x80
  SET_BIT(RCC->APB2ENR, Periphs);
 8000336:	4f54      	ldr	r7, [pc, #336]	; (8000488 <main+0x158>)
 8000338:	b091      	sub	sp, #68	; 0x44
 800033a:	69bb      	ldr	r3, [r7, #24]
  SET_BIT(RCC->APB1ENR, Periphs);
 800033c:	0549      	lsls	r1, r1, #21
  SET_BIT(RCC->APB2ENR, Periphs);
 800033e:	4333      	orrs	r3, r6
 8000340:	61bb      	str	r3, [r7, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000342:	69bb      	ldr	r3, [r7, #24]
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
  EXTI_InitStruct.LineCommand = ENABLE;
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000344:	2500      	movs	r5, #0
 8000346:	4033      	ands	r3, r6
 8000348:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800034a:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800034c:	69fa      	ldr	r2, [r7, #28]
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800034e:	ac03      	add	r4, sp, #12
 8000350:	430a      	orrs	r2, r1
 8000352:	61fa      	str	r2, [r7, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000354:	69fb      	ldr	r3, [r7, #28]
 8000356:	400b      	ands	r3, r1
 8000358:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800035a:	9b00      	ldr	r3, [sp, #0]
 800035c:	4b4b      	ldr	r3, [pc, #300]	; (800048c <main+0x15c>)
 800035e:	494c      	ldr	r1, [pc, #304]	; (8000490 <main+0x160>)
 8000360:	69da      	ldr	r2, [r3, #28]
 8000362:	0212      	lsls	r2, r2, #8
 8000364:	0a12      	lsrs	r2, r2, #8
 8000366:	61da      	str	r2, [r3, #28]
 8000368:	6a1a      	ldr	r2, [r3, #32]
 800036a:	400a      	ands	r2, r1
 800036c:	621a      	str	r2, [r3, #32]
 800036e:	6a1a      	ldr	r2, [r3, #32]
 8000370:	0212      	lsls	r2, r2, #8
 8000372:	0a12      	lsrs	r2, r2, #8
 8000374:	621a      	str	r2, [r3, #32]
  SystemClock_Config();
 8000376:	f7ff ff6f 	bl	8000258 <SystemClock_Config>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800037a:	2080      	movs	r0, #128	; 0x80
 800037c:	0300      	lsls	r0, r0, #12
 800037e:	f7ff ff4d 	bl	800021c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8000382:	2080      	movs	r0, #128	; 0x80
 8000384:	03c0      	lsls	r0, r0, #15
 8000386:	f7ff ff49 	bl	800021c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800038a:	2080      	movs	r0, #128	; 0x80
 800038c:	0280      	lsls	r0, r0, #10
 800038e:	f7ff ff45 	bl	800021c <LL_AHB1_GRP1_EnableClock>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000392:	2390      	movs	r3, #144	; 0x90
 8000394:	2220      	movs	r2, #32
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16));
 8000396:	21f0      	movs	r1, #240	; 0xf0
 8000398:	05db      	lsls	r3, r3, #23
 800039a:	629a      	str	r2, [r3, #40]	; 0x28
 800039c:	4a3d      	ldr	r2, [pc, #244]	; (8000494 <main+0x164>)
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800039e:	483e      	ldr	r0, [pc, #248]	; (8000498 <main+0x168>)
 80003a0:	6953      	ldr	r3, [r2, #20]
 80003a2:	438b      	bics	r3, r1
 80003a4:	39d0      	subs	r1, #208	; 0xd0
 80003a6:	430b      	orrs	r3, r1
 80003a8:	6153      	str	r3, [r2, #20]
 80003aa:	4b3c      	ldr	r3, [pc, #240]	; (800049c <main+0x16c>)
 80003ac:	68d9      	ldr	r1, [r3, #12]
 80003ae:	4001      	ands	r1, r0
 80003b0:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80003b2:	681a      	ldr	r2, [r3, #0]
 80003b4:	4002      	ands	r2, r0
 80003b6:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80003b8:	2380      	movs	r3, #128	; 0x80
 80003ba:	019b      	lsls	r3, r3, #6
 80003bc:	9303      	str	r3, [sp, #12]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80003be:	2302      	movs	r3, #2
  LL_EXTI_Init(&EXTI_InitStruct);
 80003c0:	0020      	movs	r0, r4
  EXTI_InitStruct.LineCommand = ENABLE;
 80003c2:	7126      	strb	r6, [r4, #4]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80003c4:	71a3      	strb	r3, [r4, #6]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80003c6:	7165      	strb	r5, [r4, #5]
  LL_EXTI_Init(&EXTI_InitStruct);
 80003c8:	f000 f8a4 	bl	8000514 <LL_EXTI_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003cc:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LD2_Pin;
 80003ce:	2320      	movs	r3, #32
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003d0:	a909      	add	r1, sp, #36	; 0x24
 80003d2:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LD2_Pin;
 80003d4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80003d6:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80003d8:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80003da:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80003dc:	950d      	str	r5, [sp, #52]	; 0x34
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003de:	f000 f8e9 	bl	80005b4 <LL_GPIO_Init>
  SET_BIT(RCC->APB1ENR, Periphs);
 80003e2:	2280      	movs	r2, #128	; 0x80
 80003e4:	69fb      	ldr	r3, [r7, #28]
 80003e6:	0292      	lsls	r2, r2, #10
 80003e8:	4313      	orrs	r3, r2
 80003ea:	61fb      	str	r3, [r7, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80003ec:	69fb      	ldr	r3, [r7, #28]
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80003ee:	2090      	movs	r0, #144	; 0x90
 80003f0:	4013      	ands	r3, r2
 80003f2:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80003f4:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = USART_TX_Pin;
 80003f6:	2304      	movs	r3, #4
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80003f8:	0021      	movs	r1, r4
  GPIO_InitStruct.Pin = USART_TX_Pin;
 80003fa:	9303      	str	r3, [sp, #12]
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80003fc:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80003fe:	3b02      	subs	r3, #2
 8000400:	6063      	str	r3, [r4, #4]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000402:	6166      	str	r6, [r4, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000404:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000406:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000408:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 800040a:	f000 f8d3 	bl	80005b4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = USART_RX_Pin;
 800040e:	2308      	movs	r3, #8
  LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000410:	2090      	movs	r0, #144	; 0x90
 8000412:	0021      	movs	r1, r4
  GPIO_InitStruct.Pin = USART_RX_Pin;
 8000414:	9303      	str	r3, [sp, #12]
  LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000416:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000418:	3b06      	subs	r3, #6
 800041a:	6063      	str	r3, [r4, #4]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800041c:	6166      	str	r6, [r4, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800041e:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000420:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000422:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000424:	f000 f8c6 	bl	80005b4 <LL_GPIO_Init>
  USART_InitStruct.BaudRate = 115200;
 8000428:	23e1      	movs	r3, #225	; 0xe1
 800042a:	025b      	lsls	r3, r3, #9
 800042c:	9309      	str	r3, [sp, #36]	; 0x24
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800042e:	230c      	movs	r3, #12
  LL_USART_Init(USART2, &USART_InitStruct);
 8000430:	4c1b      	ldr	r4, [pc, #108]	; (80004a0 <main+0x170>)
 8000432:	a909      	add	r1, sp, #36	; 0x24
 8000434:	0020      	movs	r0, r4
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000436:	930d      	str	r3, [sp, #52]	; 0x34
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000438:	950a      	str	r5, [sp, #40]	; 0x28
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800043a:	950b      	str	r5, [sp, #44]	; 0x2c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800043c:	950c      	str	r5, [sp, #48]	; 0x30
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800043e:	950e      	str	r5, [sp, #56]	; 0x38
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000440:	950f      	str	r5, [sp, #60]	; 0x3c
  LL_USART_Init(USART2, &USART_InitStruct);
 8000442:	f000 f9dd 	bl	8000800 <LL_USART_Init>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8000446:	68a3      	ldr	r3, [r4, #8]
 8000448:	4a16      	ldr	r2, [pc, #88]	; (80004a4 <main+0x174>)
 800044a:	4013      	ands	r3, r2
 800044c:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 800044e:	2380      	movs	r3, #128	; 0x80
 8000450:	68a2      	ldr	r2, [r4, #8]
 8000452:	015b      	lsls	r3, r3, #5
 8000454:	4313      	orrs	r3, r2
 8000456:	60a3      	str	r3, [r4, #8]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000458:	6863      	ldr	r3, [r4, #4]
 800045a:	4a13      	ldr	r2, [pc, #76]	; (80004a8 <main+0x178>)
 800045c:	4013      	ands	r3, r2
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800045e:	222a      	movs	r2, #42	; 0x2a
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000460:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000462:	68a3      	ldr	r3, [r4, #8]
 8000464:	4393      	bics	r3, r2
 8000466:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000468:	6823      	ldr	r3, [r4, #0]
 800046a:	4333      	orrs	r3, r6
 800046c:	6023      	str	r3, [r4, #0]
 800046e:	6823      	ldr	r3, [r4, #0]
 8000470:	431e      	orrs	r6, r3
 8000472:	6026      	str	r6, [r4, #0]
	  LL_mDelay(1000);
 8000474:	24fa      	movs	r4, #250	; 0xfa
 8000476:	00a4      	lsls	r4, r4, #2
	  UART2_TX_string("Hello World! \r\n");
 8000478:	480c      	ldr	r0, [pc, #48]	; (80004ac <main+0x17c>)
 800047a:	f7ff fedd 	bl	8000238 <UART2_TX_string>
	  LL_mDelay(1000);
 800047e:	0020      	movs	r0, r4
 8000480:	f000 fa48 	bl	8000914 <LL_mDelay>
 8000484:	e7f8      	b.n	8000478 <main+0x148>
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	40021000 	.word	0x40021000
 800048c:	e000ed00 	.word	0xe000ed00
 8000490:	ff00ffff 	.word	0xff00ffff
 8000494:	40010000 	.word	0x40010000
 8000498:	f3ffffff 	.word	0xf3ffffff
 800049c:	48000800 	.word	0x48000800
 80004a0:	40004400 	.word	0x40004400
 80004a4:	fffffbff 	.word	0xfffffbff
 80004a8:	ffffb7ff 	.word	0xffffb7ff
 80004ac:	08000a00 	.word	0x08000a00

080004b0 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b0:	4770      	bx	lr
	...

080004b4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80004b4:	2101      	movs	r1, #1
 80004b6:	4b11      	ldr	r3, [pc, #68]	; (80004fc <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80004b8:	4811      	ldr	r0, [pc, #68]	; (8000500 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	430a      	orrs	r2, r1
 80004be:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80004c0:	685a      	ldr	r2, [r3, #4]
 80004c2:	4002      	ands	r2, r0
 80004c4:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	480e      	ldr	r0, [pc, #56]	; (8000504 <SystemInit+0x50>)
 80004ca:	4002      	ands	r2, r0
 80004cc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	480d      	ldr	r0, [pc, #52]	; (8000508 <SystemInit+0x54>)
 80004d2:	4002      	ands	r2, r0
 80004d4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80004d6:	685a      	ldr	r2, [r3, #4]
 80004d8:	480c      	ldr	r0, [pc, #48]	; (800050c <SystemInit+0x58>)
 80004da:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80004dc:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80004de:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80004e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004e2:	4382      	bics	r2, r0
 80004e4:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F071xB)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 80004e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004e8:	4809      	ldr	r0, [pc, #36]	; (8000510 <SystemInit+0x5c>)
 80004ea:	4002      	ands	r2, r0
 80004ec:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80004ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004f0:	438a      	bics	r2, r1
 80004f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]

}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	40021000 	.word	0x40021000
 8000500:	08ffb80c 	.word	0x08ffb80c
 8000504:	fef6ffff 	.word	0xfef6ffff
 8000508:	fffbffff 	.word	0xfffbffff
 800050c:	ffc0ffff 	.word	0xffc0ffff
 8000510:	fff0feac 	.word	0xfff0feac

08000514 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000514:	b510      	push	{r4, lr}
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000516:	7902      	ldrb	r2, [r0, #4]
 8000518:	6803      	ldr	r3, [r0, #0]
 800051a:	2a00      	cmp	r2, #0
 800051c:	d03c      	beq.n	8000598 <LL_EXTI_Init+0x84>
  ErrorStatus status = SUCCESS;
 800051e:	2201      	movs	r2, #1
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000520:	2b00      	cmp	r3, #0
 8000522:	d01f      	beq.n	8000564 <LL_EXTI_Init+0x50>
    {
      switch (EXTI_InitStruct->Mode)
 8000524:	7941      	ldrb	r1, [r0, #5]
 8000526:	4291      	cmp	r1, r2
 8000528:	d01e      	beq.n	8000568 <LL_EXTI_Init+0x54>
 800052a:	2900      	cmp	r1, #0
 800052c:	d003      	beq.n	8000536 <LL_EXTI_Init+0x22>
 800052e:	2902      	cmp	r1, #2
 8000530:	d022      	beq.n	8000578 <LL_EXTI_Init+0x64>
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
          break;
        default:
          status = ERROR;
 8000532:	2200      	movs	r2, #0
 8000534:	e006      	b.n	8000544 <LL_EXTI_Init+0x30>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000536:	491e      	ldr	r1, [pc, #120]	; (80005b0 <LL_EXTI_Init+0x9c>)
 8000538:	684c      	ldr	r4, [r1, #4]
 800053a:	439c      	bics	r4, r3
 800053c:	604c      	str	r4, [r1, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800053e:	680c      	ldr	r4, [r1, #0]
 8000540:	431c      	orrs	r4, r3
 8000542:	600c      	str	r4, [r1, #0]
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000544:	7981      	ldrb	r1, [r0, #6]
 8000546:	2900      	cmp	r1, #0
 8000548:	d00c      	beq.n	8000564 <LL_EXTI_Init+0x50>
      {
        switch (EXTI_InitStruct->Trigger)
 800054a:	2902      	cmp	r1, #2
 800054c:	d018      	beq.n	8000580 <LL_EXTI_Init+0x6c>
 800054e:	2903      	cmp	r1, #3
 8000550:	d01e      	beq.n	8000590 <LL_EXTI_Init+0x7c>
 8000552:	2901      	cmp	r1, #1
 8000554:	d12a      	bne.n	80005ac <LL_EXTI_Init+0x98>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000556:	4916      	ldr	r1, [pc, #88]	; (80005b0 <LL_EXTI_Init+0x9c>)
 8000558:	68c8      	ldr	r0, [r1, #12]
 800055a:	4398      	bics	r0, r3
 800055c:	60c8      	str	r0, [r1, #12]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800055e:	6888      	ldr	r0, [r1, #8]
 8000560:	4303      	orrs	r3, r0
 8000562:	608b      	str	r3, [r1, #8]
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
  }
  return status;
}
 8000564:	0010      	movs	r0, r2
 8000566:	bd10      	pop	{r4, pc}
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000568:	4911      	ldr	r1, [pc, #68]	; (80005b0 <LL_EXTI_Init+0x9c>)
 800056a:	680c      	ldr	r4, [r1, #0]
 800056c:	439c      	bics	r4, r3
  SET_BIT(EXTI->IMR, ExtiLine);
 800056e:	600c      	str	r4, [r1, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000570:	684c      	ldr	r4, [r1, #4]
 8000572:	431c      	orrs	r4, r3
 8000574:	604c      	str	r4, [r1, #4]
 8000576:	e7e5      	b.n	8000544 <LL_EXTI_Init+0x30>
  SET_BIT(EXTI->IMR, ExtiLine);
 8000578:	490d      	ldr	r1, [pc, #52]	; (80005b0 <LL_EXTI_Init+0x9c>)
 800057a:	680c      	ldr	r4, [r1, #0]
 800057c:	431c      	orrs	r4, r3
 800057e:	e7f6      	b.n	800056e <LL_EXTI_Init+0x5a>
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000580:	490b      	ldr	r1, [pc, #44]	; (80005b0 <LL_EXTI_Init+0x9c>)
 8000582:	6888      	ldr	r0, [r1, #8]
 8000584:	4398      	bics	r0, r3
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000586:	6088      	str	r0, [r1, #8]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000588:	68c8      	ldr	r0, [r1, #12]
 800058a:	4303      	orrs	r3, r0
 800058c:	60cb      	str	r3, [r1, #12]
 800058e:	e7e9      	b.n	8000564 <LL_EXTI_Init+0x50>
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000590:	4907      	ldr	r1, [pc, #28]	; (80005b0 <LL_EXTI_Init+0x9c>)
 8000592:	6888      	ldr	r0, [r1, #8]
 8000594:	4318      	orrs	r0, r3
 8000596:	e7f6      	b.n	8000586 <LL_EXTI_Init+0x72>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000598:	43db      	mvns	r3, r3
 800059a:	4a05      	ldr	r2, [pc, #20]	; (80005b0 <LL_EXTI_Init+0x9c>)
 800059c:	6811      	ldr	r1, [r2, #0]
 800059e:	4019      	ands	r1, r3
 80005a0:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80005a2:	6851      	ldr	r1, [r2, #4]
 80005a4:	400b      	ands	r3, r1
 80005a6:	6053      	str	r3, [r2, #4]
  ErrorStatus status = SUCCESS;
 80005a8:	2201      	movs	r2, #1
 80005aa:	e7db      	b.n	8000564 <LL_EXTI_Init+0x50>
            status = ERROR;
 80005ac:	2200      	movs	r2, #0
 80005ae:	e7d9      	b.n	8000564 <LL_EXTI_Init+0x50>
 80005b0:	40010400 	.word	0x40010400

080005b4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80005b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t pinpos     = 0x00000000U;
 80005b6:	2600      	movs	r6, #0
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80005b8:	680f      	ldr	r7, [r1, #0]
{
 80005ba:	b085      	sub	sp, #20
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80005bc:	003b      	movs	r3, r7
 80005be:	40f3      	lsrs	r3, r6
 80005c0:	d10c      	bne.n	80005dc <LL_GPIO_Init+0x28>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80005c2:	684b      	ldr	r3, [r1, #4]
 80005c4:	3b01      	subs	r3, #1
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d805      	bhi.n	80005d6 <LL_GPIO_Init+0x22>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80005ca:	68ca      	ldr	r2, [r1, #12]
 80005cc:	6843      	ldr	r3, [r0, #4]
 80005ce:	437a      	muls	r2, r7
 80005d0:	43bb      	bics	r3, r7
 80005d2:	4313      	orrs	r3, r2
 80005d4:	6043      	str	r3, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 80005d6:	2001      	movs	r0, #1
 80005d8:	b005      	add	sp, #20
 80005da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80005dc:	2301      	movs	r3, #1
 80005de:	40b3      	lsls	r3, r6
 80005e0:	403b      	ands	r3, r7
    if (currentpin)
 80005e2:	d036      	beq.n	8000652 <LL_GPIO_Init+0x9e>
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80005e4:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80005e6:	2503      	movs	r5, #3
 80005e8:	9201      	str	r2, [sp, #4]
 80005ea:	001a      	movs	r2, r3
 80005ec:	435a      	muls	r2, r3
 80005ee:	4355      	muls	r5, r2
 80005f0:	43ed      	mvns	r5, r5
 80005f2:	6804      	ldr	r4, [r0, #0]
 80005f4:	9502      	str	r5, [sp, #8]
 80005f6:	402c      	ands	r4, r5
 80005f8:	9d01      	ldr	r5, [sp, #4]
 80005fa:	4355      	muls	r5, r2
 80005fc:	432c      	orrs	r4, r5
 80005fe:	6004      	str	r4, [r0, #0]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000600:	9c01      	ldr	r4, [sp, #4]
 8000602:	3c01      	subs	r4, #1
 8000604:	2c01      	cmp	r4, #1
 8000606:	d80a      	bhi.n	800061e <LL_GPIO_Init+0x6a>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8000608:	6884      	ldr	r4, [r0, #8]
 800060a:	46a4      	mov	ip, r4
 800060c:	4665      	mov	r5, ip
 800060e:	688c      	ldr	r4, [r1, #8]
 8000610:	4354      	muls	r4, r2
 8000612:	9403      	str	r4, [sp, #12]
 8000614:	9c02      	ldr	r4, [sp, #8]
 8000616:	4025      	ands	r5, r4
 8000618:	9c03      	ldr	r4, [sp, #12]
 800061a:	432c      	orrs	r4, r5
 800061c:	6084      	str	r4, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800061e:	68c4      	ldr	r4, [r0, #12]
 8000620:	46a4      	mov	ip, r4
 8000622:	4665      	mov	r5, ip
 8000624:	690c      	ldr	r4, [r1, #16]
 8000626:	4354      	muls	r4, r2
 8000628:	9403      	str	r4, [sp, #12]
 800062a:	9c02      	ldr	r4, [sp, #8]
 800062c:	402c      	ands	r4, r5
 800062e:	0025      	movs	r5, r4
 8000630:	9c03      	ldr	r4, [sp, #12]
 8000632:	4325      	orrs	r5, r4
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000634:	9c01      	ldr	r4, [sp, #4]
 8000636:	60c5      	str	r5, [r0, #12]
 8000638:	2c02      	cmp	r4, #2
 800063a:	d10a      	bne.n	8000652 <LL_GPIO_Init+0x9e>
 800063c:	694c      	ldr	r4, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 800063e:	2bff      	cmp	r3, #255	; 0xff
 8000640:	d809      	bhi.n	8000656 <LL_GPIO_Init+0xa2>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8000642:	250f      	movs	r5, #15
 8000644:	4352      	muls	r2, r2
 8000646:	4355      	muls	r5, r2
 8000648:	4362      	muls	r2, r4
 800064a:	6a03      	ldr	r3, [r0, #32]
 800064c:	43ab      	bics	r3, r5
 800064e:	4313      	orrs	r3, r2
 8000650:	6203      	str	r3, [r0, #32]
    pinpos++;
 8000652:	3601      	adds	r6, #1
 8000654:	e7b2      	b.n	80005bc <LL_GPIO_Init+0x8>
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8000656:	220f      	movs	r2, #15
 8000658:	0a1b      	lsrs	r3, r3, #8
 800065a:	435b      	muls	r3, r3
 800065c:	435b      	muls	r3, r3
 800065e:	435a      	muls	r2, r3
 8000660:	4363      	muls	r3, r4
 8000662:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8000664:	4395      	bics	r5, r2
 8000666:	431d      	orrs	r5, r3
 8000668:	6245      	str	r5, [r0, #36]	; 0x24
 800066a:	e7f2      	b.n	8000652 <LL_GPIO_Init+0x9e>

0800066c <RCC_GetHCLKClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800066c:	4b03      	ldr	r3, [pc, #12]	; (800067c <RCC_GetHCLKClockFreq+0x10>)
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800066e:	4a04      	ldr	r2, [pc, #16]	; (8000680 <RCC_GetHCLKClockFreq+0x14>)
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	061b      	lsls	r3, r3, #24
 8000674:	0f1b      	lsrs	r3, r3, #28
 8000676:	5cd3      	ldrb	r3, [r2, r3]
 8000678:	40d8      	lsrs	r0, r3
}
 800067a:	4770      	bx	lr
 800067c:	40021000 	.word	0x40021000
 8000680:	08000a10 	.word	0x08000a10

08000684 <RCC_GetPCLK1ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000684:	4b03      	ldr	r3, [pc, #12]	; (8000694 <RCC_GetPCLK1ClockFreq+0x10>)
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000686:	4a04      	ldr	r2, [pc, #16]	; (8000698 <RCC_GetPCLK1ClockFreq+0x14>)
 8000688:	685b      	ldr	r3, [r3, #4]
 800068a:	055b      	lsls	r3, r3, #21
 800068c:	0f5b      	lsrs	r3, r3, #29
 800068e:	5cd3      	ldrb	r3, [r2, r3]
 8000690:	40d8      	lsrs	r0, r3
}
 8000692:	4770      	bx	lr
 8000694:	40021000 	.word	0x40021000
 8000698:	08000a20 	.word	0x08000a20

0800069c <RCC_PLL_GetFreqDomain_SYS>:
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 800069c:	21c0      	movs	r1, #192	; 0xc0
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <RCC_PLL_GetFreqDomain_SYS+0x30>)
 80006a0:	0249      	lsls	r1, r1, #9
 80006a2:	685a      	ldr	r2, [r3, #4]
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80006a4:	b570      	push	{r4, r5, r6, lr}
 80006a6:	400a      	ands	r2, r1
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 80006a8:	428a      	cmp	r2, r1
 80006aa:	d10c      	bne.n	80006c6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;

#if defined(RCC_HSI48_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI48:     /* HSI48 used as PLL clock source */
      pllinputfreq = HSI48_VALUE;
 80006ac:	4808      	ldr	r0, [pc, #32]	; (80006d0 <RCC_PLL_GetFreqDomain_SYS+0x34>)
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 80006ae:	250f      	movs	r5, #15
 80006b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80006b2:	685c      	ldr	r4, [r3, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 80006b4:	4029      	ands	r1, r5
      pllinputfreq = HSI_VALUE / 2U;
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
 80006b6:	3101      	adds	r1, #1
 80006b8:	f7ff fd24 	bl	8000104 <__udivsi3>
 80006bc:	0ca4      	lsrs	r4, r4, #18
 80006be:	402c      	ands	r4, r5
 80006c0:	3402      	adds	r4, #2
 80006c2:	4360      	muls	r0, r4
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
      pllinputfreq = HSI_VALUE;
 80006c6:	4803      	ldr	r0, [pc, #12]	; (80006d4 <RCC_PLL_GetFreqDomain_SYS+0x38>)
 80006c8:	e7f1      	b.n	80006ae <RCC_PLL_GetFreqDomain_SYS+0x12>
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000
 80006d0:	02dc6c00 	.word	0x02dc6c00
 80006d4:	007a1200 	.word	0x007a1200

080006d8 <RCC_GetSystemClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006d8:	220c      	movs	r2, #12
 80006da:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <RCC_GetSystemClockFreq+0x20>)
{
 80006dc:	b510      	push	{r4, lr}
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 80006e2:	2b08      	cmp	r3, #8
 80006e4:	d003      	beq.n	80006ee <RCC_GetSystemClockFreq+0x16>
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d104      	bne.n	80006f4 <RCC_GetSystemClockFreq+0x1c>
      frequency = HSI48_VALUE;
 80006ea:	4804      	ldr	r0, [pc, #16]	; (80006fc <RCC_GetSystemClockFreq+0x24>)
}
 80006ec:	bd10      	pop	{r4, pc}
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80006ee:	f7ff ffd5 	bl	800069c <RCC_PLL_GetFreqDomain_SYS>
      break;
 80006f2:	e7fb      	b.n	80006ec <RCC_GetSystemClockFreq+0x14>
      frequency = HSI_VALUE;
 80006f4:	4802      	ldr	r0, [pc, #8]	; (8000700 <RCC_GetSystemClockFreq+0x28>)
  return frequency;
 80006f6:	e7f9      	b.n	80006ec <RCC_GetSystemClockFreq+0x14>
 80006f8:	40021000 	.word	0x40021000
 80006fc:	02dc6c00 	.word	0x02dc6c00
 8000700:	007a1200 	.word	0x007a1200

08000704 <LL_RCC_GetSystemClocksFreq>:
{
 8000704:	b510      	push	{r4, lr}
 8000706:	0004      	movs	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000708:	f7ff ffe6 	bl	80006d8 <RCC_GetSystemClockFreq>
 800070c:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800070e:	f7ff ffad 	bl	800066c <RCC_GetHCLKClockFreq>
 8000712:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000714:	f7ff ffb6 	bl	8000684 <RCC_GetPCLK1ClockFreq>
 8000718:	60a0      	str	r0, [r4, #8]
}
 800071a:	bd10      	pop	{r4, pc}

0800071c <LL_RCC_GetUSARTClockFreq>:
{
 800071c:	b510      	push	{r4, lr}
 800071e:	1e03      	subs	r3, r0, #0
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000720:	d120      	bne.n	8000764 <LL_RCC_GetUSARTClockFreq+0x48>
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000722:	2003      	movs	r0, #3
 8000724:	492e      	ldr	r1, [pc, #184]	; (80007e0 <LL_RCC_GetUSARTClockFreq+0xc4>)
 8000726:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8000728:	4002      	ands	r2, r0
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800072a:	2a02      	cmp	r2, #2
 800072c:	d00d      	beq.n	800074a <LL_RCC_GetUSARTClockFreq+0x2e>
 800072e:	4282      	cmp	r2, r0
 8000730:	d005      	beq.n	800073e <LL_RCC_GetUSARTClockFreq+0x22>
 8000732:	2a01      	cmp	r2, #1
 8000734:	d10f      	bne.n	8000756 <LL_RCC_GetUSARTClockFreq+0x3a>
        usart_frequency = RCC_GetSystemClockFreq();
 8000736:	f7ff ffcf 	bl	80006d8 <RCC_GetSystemClockFreq>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800073a:	0003      	movs	r3, r0
        break;
 800073c:	e003      	b.n	8000746 <LL_RCC_GetUSARTClockFreq+0x2a>
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800073e:	680a      	ldr	r2, [r1, #0]
        if (LL_RCC_HSI_IsReady())
 8000740:	0792      	lsls	r2, r2, #30
 8000742:	d500      	bpl.n	8000746 <LL_RCC_GetUSARTClockFreq+0x2a>
          usart_frequency = HSI_VALUE;
 8000744:	4b27      	ldr	r3, [pc, #156]	; (80007e4 <LL_RCC_GetUSARTClockFreq+0xc8>)
          usart_frequency = HSI_VALUE;
 8000746:	0018      	movs	r0, r3
 8000748:	e021      	b.n	800078e <LL_RCC_GetUSARTClockFreq+0x72>
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 800074a:	6a09      	ldr	r1, [r1, #32]
        if (LL_RCC_LSE_IsReady())
 800074c:	4211      	tst	r1, r2
 800074e:	d0fa      	beq.n	8000746 <LL_RCC_GetUSARTClockFreq+0x2a>
          usart_frequency = LSE_VALUE;
 8000750:	2380      	movs	r3, #128	; 0x80
 8000752:	021b      	lsls	r3, r3, #8
 8000754:	e7f7      	b.n	8000746 <LL_RCC_GetUSARTClockFreq+0x2a>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000756:	f7ff ffbf 	bl	80006d8 <RCC_GetSystemClockFreq>
 800075a:	f7ff ff87 	bl	800066c <RCC_GetHCLKClockFreq>
 800075e:	f7ff ff91 	bl	8000684 <RCC_GetPCLK1ClockFreq>
 8000762:	e7ea      	b.n	800073a <LL_RCC_GetUSARTClockFreq+0x1e>
  if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8000764:	2810      	cmp	r0, #16
 8000766:	d119      	bne.n	800079c <LL_RCC_GetUSARTClockFreq+0x80>
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000768:	21c0      	movs	r1, #192	; 0xc0
 800076a:	4a1d      	ldr	r2, [pc, #116]	; (80007e0 <LL_RCC_GetUSARTClockFreq+0xc4>)
 800076c:	0289      	lsls	r1, r1, #10
 800076e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000770:	4019      	ands	r1, r3
 8000772:	2380      	movs	r3, #128	; 0x80
 8000774:	055b      	lsls	r3, r3, #21
 8000776:	430b      	orrs	r3, r1
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000778:	491b      	ldr	r1, [pc, #108]	; (80007e8 <LL_RCC_GetUSARTClockFreq+0xcc>)
 800077a:	428b      	cmp	r3, r1
 800077c:	d023      	beq.n	80007c6 <LL_RCC_GetUSARTClockFreq+0xaa>
 800077e:	491b      	ldr	r1, [pc, #108]	; (80007ec <LL_RCC_GetUSARTClockFreq+0xd0>)
 8000780:	428b      	cmp	r3, r1
 8000782:	d005      	beq.n	8000790 <LL_RCC_GetUSARTClockFreq+0x74>
 8000784:	4a1a      	ldr	r2, [pc, #104]	; (80007f0 <LL_RCC_GetUSARTClockFreq+0xd4>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000786:	4293      	cmp	r3, r2
 8000788:	d122      	bne.n	80007d0 <LL_RCC_GetUSARTClockFreq+0xb4>
        usart_frequency = RCC_GetSystemClockFreq();
 800078a:	f7ff ffa5 	bl	80006d8 <RCC_GetSystemClockFreq>
}
 800078e:	bd10      	pop	{r4, pc}
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000790:	2000      	movs	r0, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000792:	6813      	ldr	r3, [r2, #0]
        if (LL_RCC_HSI_IsReady())
 8000794:	079b      	lsls	r3, r3, #30
 8000796:	d5fa      	bpl.n	800078e <LL_RCC_GetUSARTClockFreq+0x72>
          usart_frequency = HSI_VALUE;
 8000798:	4812      	ldr	r0, [pc, #72]	; (80007e4 <LL_RCC_GetUSARTClockFreq+0xc8>)
 800079a:	e7f8      	b.n	800078e <LL_RCC_GetUSARTClockFreq+0x72>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800079c:	2000      	movs	r0, #0
  if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800079e:	2b12      	cmp	r3, #18
 80007a0:	d1f5      	bne.n	800078e <LL_RCC_GetUSARTClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 80007a2:	21c0      	movs	r1, #192	; 0xc0
 80007a4:	4a0e      	ldr	r2, [pc, #56]	; (80007e0 <LL_RCC_GetUSARTClockFreq+0xc4>)
 80007a6:	0309      	lsls	r1, r1, #12
 80007a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80007aa:	4019      	ands	r1, r3
 80007ac:	2390      	movs	r3, #144	; 0x90
 80007ae:	055b      	lsls	r3, r3, #21
 80007b0:	430b      	orrs	r3, r1
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80007b2:	4910      	ldr	r1, [pc, #64]	; (80007f4 <LL_RCC_GetUSARTClockFreq+0xd8>)
 80007b4:	428b      	cmp	r3, r1
 80007b6:	d006      	beq.n	80007c6 <LL_RCC_GetUSARTClockFreq+0xaa>
 80007b8:	490f      	ldr	r1, [pc, #60]	; (80007f8 <LL_RCC_GetUSARTClockFreq+0xdc>)
 80007ba:	428b      	cmp	r3, r1
 80007bc:	d001      	beq.n	80007c2 <LL_RCC_GetUSARTClockFreq+0xa6>
 80007be:	4a0f      	ldr	r2, [pc, #60]	; (80007fc <LL_RCC_GetUSARTClockFreq+0xe0>)
 80007c0:	e7e1      	b.n	8000786 <LL_RCC_GetUSARTClockFreq+0x6a>
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80007c2:	6813      	ldr	r3, [r2, #0]
 80007c4:	e7e6      	b.n	8000794 <LL_RCC_GetUSARTClockFreq+0x78>
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80007c6:	6a10      	ldr	r0, [r2, #32]
 80007c8:	0780      	lsls	r0, r0, #30
          usart_frequency = LSE_VALUE;
 80007ca:	0fc0      	lsrs	r0, r0, #31
 80007cc:	03c0      	lsls	r0, r0, #15
 80007ce:	e7de      	b.n	800078e <LL_RCC_GetUSARTClockFreq+0x72>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80007d0:	f7ff ff82 	bl	80006d8 <RCC_GetSystemClockFreq>
 80007d4:	f7ff ff4a 	bl	800066c <RCC_GetHCLKClockFreq>
 80007d8:	f7ff ff54 	bl	8000684 <RCC_GetPCLK1ClockFreq>
        break;
 80007dc:	e7d7      	b.n	800078e <LL_RCC_GetUSARTClockFreq+0x72>
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	40021000 	.word	0x40021000
 80007e4:	007a1200 	.word	0x007a1200
 80007e8:	10020000 	.word	0x10020000
 80007ec:	10030000 	.word	0x10030000
 80007f0:	10010000 	.word	0x10010000
 80007f4:	12080000 	.word	0x12080000
 80007f8:	120c0000 	.word	0x120c0000
 80007fc:	12040000 	.word	0x12040000

08000800 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8000800:	b530      	push	{r4, r5, lr}
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8000802:	6803      	ldr	r3, [r0, #0]
 8000804:	0004      	movs	r4, r0
 8000806:	2001      	movs	r0, #1
 8000808:	b085      	sub	sp, #20
 800080a:	000d      	movs	r5, r1
 800080c:	4018      	ands	r0, r3
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800080e:	d002      	beq.n	8000816 <LL_USART_Init+0x16>
  ErrorStatus status = ERROR;
 8000810:	2000      	movs	r0, #0
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8000812:	b005      	add	sp, #20
 8000814:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(USARTx->CR1,
 8000816:	684b      	ldr	r3, [r1, #4]
 8000818:	68c9      	ldr	r1, [r1, #12]
 800081a:	6822      	ldr	r2, [r4, #0]
 800081c:	430b      	orrs	r3, r1
 800081e:	6929      	ldr	r1, [r5, #16]
 8000820:	430b      	orrs	r3, r1
 8000822:	69a9      	ldr	r1, [r5, #24]
 8000824:	430b      	orrs	r3, r1
 8000826:	4927      	ldr	r1, [pc, #156]	; (80008c4 <LL_USART_Init+0xc4>)
 8000828:	400a      	ands	r2, r1
 800082a:	4313      	orrs	r3, r2
 800082c:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800082e:	6863      	ldr	r3, [r4, #4]
 8000830:	4a25      	ldr	r2, [pc, #148]	; (80008c8 <LL_USART_Init+0xc8>)
 8000832:	4013      	ands	r3, r2
 8000834:	68aa      	ldr	r2, [r5, #8]
 8000836:	4313      	orrs	r3, r2
 8000838:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800083a:	68a3      	ldr	r3, [r4, #8]
 800083c:	4a23      	ldr	r2, [pc, #140]	; (80008cc <LL_USART_Init+0xcc>)
 800083e:	4013      	ands	r3, r2
 8000840:	696a      	ldr	r2, [r5, #20]
 8000842:	4313      	orrs	r3, r2
 8000844:	60a3      	str	r3, [r4, #8]
    if (USARTx == USART1)
 8000846:	4b22      	ldr	r3, [pc, #136]	; (80008d0 <LL_USART_Init+0xd0>)
 8000848:	429c      	cmp	r4, r3
 800084a:	d118      	bne.n	800087e <LL_USART_Init+0x7e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800084c:	f7ff ff66 	bl	800071c <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8000850:	2800      	cmp	r0, #0
 8000852:	d0dd      	beq.n	8000810 <LL_USART_Init+0x10>
        && (USART_InitStruct->BaudRate != 0U))
 8000854:	6829      	ldr	r1, [r5, #0]
 8000856:	2900      	cmp	r1, #0
 8000858:	d0da      	beq.n	8000810 <LL_USART_Init+0x10>
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800085a:	2280      	movs	r2, #128	; 0x80
 800085c:	69ad      	ldr	r5, [r5, #24]
 800085e:	0212      	lsls	r2, r2, #8
 8000860:	084b      	lsrs	r3, r1, #1
 8000862:	4295      	cmp	r5, r2
 8000864:	d129      	bne.n	80008ba <LL_USART_Init+0xba>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000866:	0040      	lsls	r0, r0, #1
 8000868:	18c0      	adds	r0, r0, r3
 800086a:	f7ff fc4b 	bl	8000104 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 800086e:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <LL_USART_Init+0xd4>)
 8000870:	4003      	ands	r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000872:	0700      	lsls	r0, r0, #28
 8000874:	0f40      	lsrs	r0, r0, #29
 8000876:	4318      	orrs	r0, r3
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000878:	60e0      	str	r0, [r4, #12]
      status = SUCCESS;
 800087a:	2001      	movs	r0, #1
 800087c:	e7c9      	b.n	8000812 <LL_USART_Init+0x12>
    else if (USARTx == USART2)
 800087e:	4b16      	ldr	r3, [pc, #88]	; (80008d8 <LL_USART_Init+0xd8>)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8000880:	2010      	movs	r0, #16
    else if (USARTx == USART2)
 8000882:	429c      	cmp	r4, r3
 8000884:	d0e2      	beq.n	800084c <LL_USART_Init+0x4c>
    else if (USARTx == USART3)
 8000886:	4b15      	ldr	r3, [pc, #84]	; (80008dc <LL_USART_Init+0xdc>)
 8000888:	429c      	cmp	r4, r3
 800088a:	d101      	bne.n	8000890 <LL_USART_Init+0x90>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800088c:	2012      	movs	r0, #18
 800088e:	e7dd      	b.n	800084c <LL_USART_Init+0x4c>
    else if (USARTx == USART4)
 8000890:	4b13      	ldr	r3, [pc, #76]	; (80008e0 <LL_USART_Init+0xe0>)
 8000892:	429c      	cmp	r4, r3
 8000894:	d104      	bne.n	80008a0 <LL_USART_Init+0xa0>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8000896:	a801      	add	r0, sp, #4
 8000898:	f7ff ff34 	bl	8000704 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800089c:	9803      	ldr	r0, [sp, #12]
 800089e:	e7d7      	b.n	8000850 <LL_USART_Init+0x50>
    else if (USARTx == USART5)
 80008a0:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <LL_USART_Init+0xe4>)
 80008a2:	429c      	cmp	r4, r3
 80008a4:	d0f7      	beq.n	8000896 <LL_USART_Init+0x96>
    else if (USARTx == USART6)
 80008a6:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <LL_USART_Init+0xe8>)
 80008a8:	429c      	cmp	r4, r3
 80008aa:	d0f4      	beq.n	8000896 <LL_USART_Init+0x96>
    else if (USARTx == USART7)
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <LL_USART_Init+0xec>)
 80008ae:	429c      	cmp	r4, r3
 80008b0:	d0f1      	beq.n	8000896 <LL_USART_Init+0x96>
    else if (USARTx == USART8)
 80008b2:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <LL_USART_Init+0xf0>)
 80008b4:	429c      	cmp	r4, r3
 80008b6:	d1ab      	bne.n	8000810 <LL_USART_Init+0x10>
 80008b8:	e7ed      	b.n	8000896 <LL_USART_Init+0x96>
 80008ba:	1818      	adds	r0, r3, r0
 80008bc:	f7ff fc22 	bl	8000104 <__udivsi3>
 80008c0:	b280      	uxth	r0, r0
 80008c2:	e7d9      	b.n	8000878 <LL_USART_Init+0x78>
 80008c4:	efff69f3 	.word	0xefff69f3
 80008c8:	ffffcfff 	.word	0xffffcfff
 80008cc:	fffffcff 	.word	0xfffffcff
 80008d0:	40013800 	.word	0x40013800
 80008d4:	0000fff0 	.word	0x0000fff0
 80008d8:	40004400 	.word	0x40004400
 80008dc:	40004800 	.word	0x40004800
 80008e0:	40004c00 	.word	0x40004c00
 80008e4:	40005000 	.word	0x40005000
 80008e8:	40011400 	.word	0x40011400
 80008ec:	40011800 	.word	0x40011800
 80008f0:	40011c00 	.word	0x40011c00

080008f4 <LL_Init1msTick>:
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80008f4:	21fa      	movs	r1, #250	; 0xfa
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80008f6:	b510      	push	{r4, lr}
 80008f8:	0089      	lsls	r1, r1, #2
 80008fa:	f7ff fc03 	bl	8000104 <__udivsi3>
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80008fe:	2200      	movs	r2, #0
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000900:	4b03      	ldr	r3, [pc, #12]	; (8000910 <LL_Init1msTick+0x1c>)
 8000902:	3801      	subs	r0, #1
 8000904:	6058      	str	r0, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000906:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000908:	3205      	adds	r2, #5
 800090a:	601a      	str	r2, [r3, #0]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 800090c:	bd10      	pop	{r4, pc}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	e000e010 	.word	0xe000e010

08000914 <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <LL_mDelay+0x28>)
{
 8000916:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	9201      	str	r2, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800091c:	9a01      	ldr	r2, [sp, #4]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
  {
    Delay++;
 800091e:	1c42      	adds	r2, r0, #1
 8000920:	1e51      	subs	r1, r2, #1
 8000922:	418a      	sbcs	r2, r1
 8000924:	1880      	adds	r0, r0, r2
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000926:	2280      	movs	r2, #128	; 0x80
 8000928:	0252      	lsls	r2, r2, #9
  while (Delay)
 800092a:	2800      	cmp	r0, #0
 800092c:	d101      	bne.n	8000932 <LL_mDelay+0x1e>
    {
      Delay--;
    }
  }
}
 800092e:	b002      	add	sp, #8
 8000930:	4770      	bx	lr
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000932:	6819      	ldr	r1, [r3, #0]
 8000934:	4211      	tst	r1, r2
 8000936:	d0f8      	beq.n	800092a <LL_mDelay+0x16>
      Delay--;
 8000938:	3801      	subs	r0, #1
 800093a:	e7f6      	b.n	800092a <LL_mDelay+0x16>
 800093c:	e000e010 	.word	0xe000e010

08000940 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000940:	4b01      	ldr	r3, [pc, #4]	; (8000948 <LL_SetSystemCoreClock+0x8>)
 8000942:	6018      	str	r0, [r3, #0]
}
 8000944:	4770      	bx	lr
 8000946:	46c0      	nop			; (mov r8, r8)
 8000948:	20000000 	.word	0x20000000

0800094c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800094c:	480d      	ldr	r0, [pc, #52]	; (8000984 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800094e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000950:	480d      	ldr	r0, [pc, #52]	; (8000988 <LoopForever+0x6>)
  ldr r1, =_edata
 8000952:	490e      	ldr	r1, [pc, #56]	; (800098c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000954:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <LoopForever+0xe>)
  movs r3, #0
 8000956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000958:	e002      	b.n	8000960 <LoopCopyDataInit>

0800095a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800095a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800095c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800095e:	3304      	adds	r3, #4

08000960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000964:	d3f9      	bcc.n	800095a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000966:	4a0b      	ldr	r2, [pc, #44]	; (8000994 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000968:	4c0b      	ldr	r4, [pc, #44]	; (8000998 <LoopForever+0x16>)
  movs r3, #0
 800096a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800096c:	e001      	b.n	8000972 <LoopFillZerobss>

0800096e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800096e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000970:	3204      	adds	r2, #4

08000972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000974:	d3fb      	bcc.n	800096e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000976:	f7ff fd9d 	bl	80004b4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800097a:	f000 f811 	bl	80009a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800097e:	f7ff fcd7 	bl	8000330 <main>

08000982 <LoopForever>:

LoopForever:
    b LoopForever
 8000982:	e7fe      	b.n	8000982 <LoopForever>
  ldr   r0, =_estack
 8000984:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800098c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000990:	08000a30 	.word	0x08000a30
  ldr r2, =_sbss
 8000994:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000998:	20000020 	.word	0x20000020

0800099c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800099c:	e7fe      	b.n	800099c <ADC1_COMP_IRQHandler>
	...

080009a0 <__libc_init_array>:
 80009a0:	b570      	push	{r4, r5, r6, lr}
 80009a2:	2600      	movs	r6, #0
 80009a4:	4d0c      	ldr	r5, [pc, #48]	; (80009d8 <__libc_init_array+0x38>)
 80009a6:	4c0d      	ldr	r4, [pc, #52]	; (80009dc <__libc_init_array+0x3c>)
 80009a8:	1b64      	subs	r4, r4, r5
 80009aa:	10a4      	asrs	r4, r4, #2
 80009ac:	42a6      	cmp	r6, r4
 80009ae:	d109      	bne.n	80009c4 <__libc_init_array+0x24>
 80009b0:	2600      	movs	r6, #0
 80009b2:	f000 f819 	bl	80009e8 <_init>
 80009b6:	4d0a      	ldr	r5, [pc, #40]	; (80009e0 <__libc_init_array+0x40>)
 80009b8:	4c0a      	ldr	r4, [pc, #40]	; (80009e4 <__libc_init_array+0x44>)
 80009ba:	1b64      	subs	r4, r4, r5
 80009bc:	10a4      	asrs	r4, r4, #2
 80009be:	42a6      	cmp	r6, r4
 80009c0:	d105      	bne.n	80009ce <__libc_init_array+0x2e>
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	00b3      	lsls	r3, r6, #2
 80009c6:	58eb      	ldr	r3, [r5, r3]
 80009c8:	4798      	blx	r3
 80009ca:	3601      	adds	r6, #1
 80009cc:	e7ee      	b.n	80009ac <__libc_init_array+0xc>
 80009ce:	00b3      	lsls	r3, r6, #2
 80009d0:	58eb      	ldr	r3, [r5, r3]
 80009d2:	4798      	blx	r3
 80009d4:	3601      	adds	r6, #1
 80009d6:	e7f2      	b.n	80009be <__libc_init_array+0x1e>
 80009d8:	08000a28 	.word	0x08000a28
 80009dc:	08000a28 	.word	0x08000a28
 80009e0:	08000a28 	.word	0x08000a28
 80009e4:	08000a2c 	.word	0x08000a2c

080009e8 <_init>:
 80009e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009ee:	bc08      	pop	{r3}
 80009f0:	469e      	mov	lr, r3
 80009f2:	4770      	bx	lr

080009f4 <_fini>:
 80009f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009fa:	bc08      	pop	{r3}
 80009fc:	469e      	mov	lr, r3
 80009fe:	4770      	bx	lr
