module ring_counter #(
    parameter WIDTH = 4
) (
    input wire clk,
    input wire rst_n,
    output reg [WIDTH-1:0] count
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= {{(WIDTH-1){1'b0}}, 1'b1};
    end else begin
        count <= {count[WIDTH-2:0], count[WIDTH-1]};
    end
end

endmodule
