
Blink_LED.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001c0  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000214  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000244  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000098  00000000  00000000  00000280  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000093e  00000000  00000000  00000318  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006a9  00000000  00000000  00000c56  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000566  00000000  00000000  000012ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000dc  00000000  00000000  00001868  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000414  00000000  00000000  00001944  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000575  00000000  00000000  00001d58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  000022cd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 ad 00 	call	0x15a	; 0x15a <main>
  64:	0c 94 de 00 	jmp	0x1bc	; 0x1bc <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <SET_Direction>:
#include"DIO_Interface.h"

/*   Function to set the direction of the pin    */
void SET_Direction(u8 port, u8 pin, u8 direction)
{
	switch(port)
  6c:	81 30       	cpi	r24, 0x01	; 1
  6e:	19 f1       	breq	.+70     	; 0xb6 <SET_Direction+0x4a>
  70:	30 f0       	brcs	.+12     	; 0x7e <SET_Direction+0x12>
  72:	82 30       	cpi	r24, 0x02	; 2
  74:	e1 f1       	breq	.+120    	; 0xee <SET_Direction+0x82>
  76:	83 30       	cpi	r24, 0x03	; 3
  78:	09 f4       	brne	.+2      	; 0x7c <SET_Direction+0x10>
  7a:	54 c0       	rjmp	.+168    	; 0x124 <SET_Direction+0xb8>
  7c:	08 95       	ret
	{
	case PORT_A:
		if(direction == INPUT)
  7e:	41 11       	cpse	r20, r1
  80:	0c c0       	rjmp	.+24     	; 0x9a <SET_Direction+0x2e>
		{
			CLR_BIT(DDRA,pin);
  82:	2a b3       	in	r18, 0x1a	; 26
  84:	81 e0       	ldi	r24, 0x01	; 1
  86:	90 e0       	ldi	r25, 0x00	; 0
  88:	02 c0       	rjmp	.+4      	; 0x8e <SET_Direction+0x22>
  8a:	88 0f       	add	r24, r24
  8c:	99 1f       	adc	r25, r25
  8e:	6a 95       	dec	r22
  90:	e2 f7       	brpl	.-8      	; 0x8a <SET_Direction+0x1e>
  92:	80 95       	com	r24
  94:	82 23       	and	r24, r18
  96:	8a bb       	out	0x1a, r24	; 26
  98:	08 95       	ret
		}

		else if(direction == OUTPUT)
  9a:	41 30       	cpi	r20, 0x01	; 1
  9c:	09 f0       	breq	.+2      	; 0xa0 <SET_Direction+0x34>
  9e:	5c c0       	rjmp	.+184    	; 0x158 <SET_Direction+0xec>
		{
			SET_BIT(DDRA,pin);
  a0:	2a b3       	in	r18, 0x1a	; 26
  a2:	81 e0       	ldi	r24, 0x01	; 1
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	02 c0       	rjmp	.+4      	; 0xac <SET_Direction+0x40>
  a8:	88 0f       	add	r24, r24
  aa:	99 1f       	adc	r25, r25
  ac:	6a 95       	dec	r22
  ae:	e2 f7       	brpl	.-8      	; 0xa8 <SET_Direction+0x3c>
  b0:	82 2b       	or	r24, r18
  b2:	8a bb       	out	0x1a, r24	; 26
  b4:	08 95       	ret
		}
		break;

	case PORT_B:
		if(direction == INPUT)
  b6:	41 11       	cpse	r20, r1
  b8:	0c c0       	rjmp	.+24     	; 0xd2 <SET_Direction+0x66>
		{
			CLR_BIT(DDRB,pin);
  ba:	27 b3       	in	r18, 0x17	; 23
  bc:	81 e0       	ldi	r24, 0x01	; 1
  be:	90 e0       	ldi	r25, 0x00	; 0
  c0:	02 c0       	rjmp	.+4      	; 0xc6 <SET_Direction+0x5a>
  c2:	88 0f       	add	r24, r24
  c4:	99 1f       	adc	r25, r25
  c6:	6a 95       	dec	r22
  c8:	e2 f7       	brpl	.-8      	; 0xc2 <SET_Direction+0x56>
  ca:	80 95       	com	r24
  cc:	82 23       	and	r24, r18
  ce:	87 bb       	out	0x17, r24	; 23
  d0:	08 95       	ret
		}

		else if(direction == OUTPUT)
  d2:	41 30       	cpi	r20, 0x01	; 1
  d4:	09 f0       	breq	.+2      	; 0xd8 <SET_Direction+0x6c>
  d6:	40 c0       	rjmp	.+128    	; 0x158 <SET_Direction+0xec>
		{
			SET_BIT(DDRB,pin);
  d8:	27 b3       	in	r18, 0x17	; 23
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <SET_Direction+0x78>
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <SET_Direction+0x74>
  e8:	82 2b       	or	r24, r18
  ea:	87 bb       	out	0x17, r24	; 23
  ec:	08 95       	ret
		}
		break;

	case PORT_C:
		if(direction == INPUT)
  ee:	41 11       	cpse	r20, r1
  f0:	0c c0       	rjmp	.+24     	; 0x10a <SET_Direction+0x9e>
		{
			CLR_BIT(DDRC,pin);
  f2:	24 b3       	in	r18, 0x14	; 20
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	02 c0       	rjmp	.+4      	; 0xfe <SET_Direction+0x92>
  fa:	88 0f       	add	r24, r24
  fc:	99 1f       	adc	r25, r25
  fe:	6a 95       	dec	r22
 100:	e2 f7       	brpl	.-8      	; 0xfa <SET_Direction+0x8e>
 102:	80 95       	com	r24
 104:	82 23       	and	r24, r18
 106:	84 bb       	out	0x14, r24	; 20
 108:	08 95       	ret
		}

		else if(direction == OUTPUT)
 10a:	41 30       	cpi	r20, 0x01	; 1
 10c:	29 f5       	brne	.+74     	; 0x158 <SET_Direction+0xec>
		{
			SET_BIT(DDRC,pin);
 10e:	24 b3       	in	r18, 0x14	; 20
 110:	81 e0       	ldi	r24, 0x01	; 1
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	02 c0       	rjmp	.+4      	; 0x11a <SET_Direction+0xae>
 116:	88 0f       	add	r24, r24
 118:	99 1f       	adc	r25, r25
 11a:	6a 95       	dec	r22
 11c:	e2 f7       	brpl	.-8      	; 0x116 <SET_Direction+0xaa>
 11e:	82 2b       	or	r24, r18
 120:	84 bb       	out	0x14, r24	; 20
 122:	08 95       	ret
		}
		break;

	case PORT_D:
		if(direction == INPUT)
 124:	41 11       	cpse	r20, r1
 126:	0c c0       	rjmp	.+24     	; 0x140 <SET_Direction+0xd4>
		{
			CLR_BIT(DDRD,pin);
 128:	21 b3       	in	r18, 0x11	; 17
 12a:	81 e0       	ldi	r24, 0x01	; 1
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	02 c0       	rjmp	.+4      	; 0x134 <SET_Direction+0xc8>
 130:	88 0f       	add	r24, r24
 132:	99 1f       	adc	r25, r25
 134:	6a 95       	dec	r22
 136:	e2 f7       	brpl	.-8      	; 0x130 <SET_Direction+0xc4>
 138:	80 95       	com	r24
 13a:	82 23       	and	r24, r18
 13c:	81 bb       	out	0x11, r24	; 17
 13e:	08 95       	ret
		}

		else if(direction == OUTPUT)
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	51 f4       	brne	.+20     	; 0x158 <SET_Direction+0xec>
		{
			SET_BIT(DDRD,pin);
 144:	21 b3       	in	r18, 0x11	; 17
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	02 c0       	rjmp	.+4      	; 0x150 <SET_Direction+0xe4>
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	6a 95       	dec	r22
 152:	e2 f7       	brpl	.-8      	; 0x14c <SET_Direction+0xe0>
 154:	82 2b       	or	r24, r18
 156:	81 bb       	out	0x11, r24	; 17
 158:	08 95       	ret

0000015a <main>:
#include <util/delay.h>  // For delay function

int main()
{

	SET_Direction(PORT_D,PIN_5,OUTPUT);
 15a:	41 e0       	ldi	r20, 0x01	; 1
 15c:	65 e0       	ldi	r22, 0x05	; 5
 15e:	83 e0       	ldi	r24, 0x03	; 3
 160:	0e 94 36 00 	call	0x6c	; 0x6c <SET_Direction>
	Timer1_init();
 164:	0e 94 c3 00 	call	0x186	; 0x186 <Timer1_init>
	SET_OCR_Value(15624);
 168:	88 e0       	ldi	r24, 0x08	; 8
 16a:	9d e3       	ldi	r25, 0x3D	; 61
 16c:	0e 94 db 00 	call	0x1b6	; 0x1b6 <SET_OCR_Value>
	    // if set, it means that there has been a compare match
	    // and the timer has been cleared
	    // use this opportunity to toggle the led
	    if (TIFR & (1 << 4)) // NOTE: '>=' used instead of '=='
	    {
		   PORTD ^= (1 << 5); // toggles the led
 170:	90 e2       	ldi	r25, 0x20	; 32
    {
	    // check whether the flag bit is set
	    // if set, it means that there has been a compare match
	    // and the timer has been cleared
	    // use this opportunity to toggle the led
	    if (TIFR & (1 << 4)) // NOTE: '>=' used instead of '=='
 172:	08 b6       	in	r0, 0x38	; 56
 174:	04 fe       	sbrs	r0, 4
 176:	03 c0       	rjmp	.+6      	; 0x17e <main+0x24>
	    {
		   PORTD ^= (1 << 5); // toggles the led
 178:	82 b3       	in	r24, 0x12	; 18
 17a:	89 27       	eor	r24, r25
 17c:	82 bb       	out	0x12, r24	; 18
	    }
	    
	    // wait! we are not done yet!
	    // clear the flag bit manually since there is no ISR to execute
	    // clear it by writing '1' to it (as per the datasheet)
		CLR_BIT(TIFR,4); //TIFR |= (1 << OCF1A);
 17e:	88 b7       	in	r24, 0x38	; 56
 180:	8f 7e       	andi	r24, 0xEF	; 239
 182:	88 bf       	out	0x38, r24	; 56
	    
	    
	    // yeah, now we are done!
    }
 184:	f6 cf       	rjmp	.-20     	; 0x172 <main+0x18>

00000186 <Timer1_init>:

void Timer1_init()
{
	
	// set up timer with CTC mode
	CLR_BIT(TCCR1A,0);
 186:	8f b5       	in	r24, 0x2f	; 47
 188:	8e 7f       	andi	r24, 0xFE	; 254
 18a:	8f bd       	out	0x2f, r24	; 47
	CLR_BIT(TCCR1A,1);
 18c:	8f b5       	in	r24, 0x2f	; 47
 18e:	8d 7f       	andi	r24, 0xFD	; 253
 190:	8f bd       	out	0x2f, r24	; 47
	SET_BIT(TCCR1B,3);
 192:	8e b5       	in	r24, 0x2e	; 46
 194:	88 60       	ori	r24, 0x08	; 8
 196:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,4);
 198:	8e b5       	in	r24, 0x2e	; 46
 19a:	8f 7e       	andi	r24, 0xEF	; 239
 19c:	8e bd       	out	0x2e, r24	; 46
	// set up timer with prescaler = 1024
	SET_BIT(TCCR1B,0);
 19e:	8e b5       	in	r24, 0x2e	; 46
 1a0:	81 60       	ori	r24, 0x01	; 1
 1a2:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,1);
 1a4:	8e b5       	in	r24, 0x2e	; 46
 1a6:	8d 7f       	andi	r24, 0xFD	; 253
 1a8:	8e bd       	out	0x2e, r24	; 46
	SET_BIT(TCCR1B,2);
 1aa:	8e b5       	in	r24, 0x2e	; 46
 1ac:	84 60       	ori	r24, 0x04	; 4
 1ae:	8e bd       	out	0x2e, r24	; 46
	
	// initialize counter
	TCNT1 = 0;
 1b0:	1d bc       	out	0x2d, r1	; 45
 1b2:	1c bc       	out	0x2c, r1	; 44
 1b4:	08 95       	ret

000001b6 <SET_OCR_Value>:
}


void SET_OCR_Value(u16 OCR_Value)
{
	OCR1 = OCR_Value;
 1b6:	9b bd       	out	0x2b, r25	; 43
 1b8:	8a bd       	out	0x2a, r24	; 42
 1ba:	08 95       	ret

000001bc <_exit>:
 1bc:	f8 94       	cli

000001be <__stop_program>:
 1be:	ff cf       	rjmp	.-2      	; 0x1be <__stop_program>
