

================================================================
== Vivado HLS Report for 'axi_stream_to_vga'
================================================================
* Date:           Mon Feb 01 21:36:40 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        AXI_STREAM_TO_VGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420003|  420003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    127|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     88|
|Register         |        -|      -|      95|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      95|    215|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_276_p2  |     +    |      0|  0|  19|          19|           1|
    |op2_V_read_assign_fu_252_p2    |     +    |      0|  0|   4|           4|           1|
    |p_Val2_1_fu_310_p2             |     +    |      0|  0|  10|          10|           7|
    |p_Val2_s_fu_355_p2             |     +    |      0|  0|  11|          11|           9|
    |x_1_fu_452_p2                  |     +    |      0|  0|  10|          10|           1|
    |y_s_fu_296_p2                  |     +    |      0|  0|  10|          10|           1|
    |tmp_6_i_fu_264_p2              |     -    |      0|  0|   4|           3|           4|
    |x_mid2_fu_288_p3               |  Select  |      0|  0|  10|           1|           1|
    |y_mid2_fu_302_p3               |  Select  |      0|  0|  10|           1|          10|
    |ap_sig_bdd_106                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_78                  |    and   |      0|  0|   1|           1|           1|
    |or_cond2_fu_386_p2             |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_380_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_345_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_282_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten_fu_270_p2     |   icmp   |      0|  0|   7|          19|          18|
    |icmp_fu_326_p2                 |   icmp   |      0|  0|   3|           9|           1|
    |not_1_fu_361_p2                |   icmp   |      0|  0|   4|          10|           7|
    |tmp_1_fu_333_p2                |   icmp   |      0|  0|   4|          10|           6|
    |tmp_2_fu_339_p2                |   icmp   |      0|  0|   4|          10|          10|
    |tmp_4_fu_368_p2                |   icmp   |      0|  0|   4|          10|           8|
    |tmp_5_fu_374_p2                |   icmp   |      0|  0|   4|          10|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 127|         162|         108|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V                          |   4|          3|    4|         12|
    |B_V_preg                     |   4|          2|    4|          8|
    |B_temp_V_read_assign_fu_130  |   4|          3|    4|         12|
    |G_V                          |   4|          3|    4|         12|
    |G_V_preg                     |   4|          2|    4|          8|
    |G_temp_V_read_assign_fu_126  |   4|          2|    4|          8|
    |H_SYNC_V                     |   1|          2|    1|          2|
    |R_V                          |   4|          3|    4|         12|
    |R_V_preg                     |   4|          2|    4|          8|
    |R_temp_V_read_assign_fu_122  |   4|          4|    4|         16|
    |V_SYNC_V                     |   1|          2|    1|          2|
    |ap_NS_fsm                    |   1|          4|    1|          4|
    |indvar_flatten_reg_192       |  19|          2|   19|         38|
    |x_reg_214                    |  10|          2|   10|         20|
    |y_phi_fu_207_p4              |  10|          2|   10|         20|
    |y_reg_203                    |  10|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  88|         40|   88|        202|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_130  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_126  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_122  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |exitcond_flatten_reg_512     |   1|   0|    1|          0|
    |indvar_flatten_reg_192       |  19|   0|   19|          0|
    |op2_V_read_assign_reg_498    |   4|   0|    4|          0|
    |or_cond2_reg_526             |   1|   0|    1|          0|
    |tmp_6_i_reg_507              |   4|   0|    4|          0|
    |tmp_reg_503                  |   1|   0|    1|          0|
    |x_reg_214                    |  10|   0|   10|          0|
    |y_mid2_reg_521               |  10|   0|   10|          0|
    |y_reg_203                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  95|   0|   95|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|selftest             |  in |    1|   ap_none  |      selftest     |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |    inStream_V_V   |    pointer   |
|R_V                  | out |    4|   ap_none  |        R_V        |    pointer   |
|G_V                  | out |    4|   ap_none  |        G_V        |    pointer   |
|B_V                  | out |    4|   ap_none  |        B_V        |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |      V_SYNC_V     |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |      H_SYNC_V     |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: R_temp_V_read_assign [1/1] 0.00ns
codeRepl:0  %R_temp_V_read_assign = alloca i4

ST_1: G_temp_V_read_assign [1/1] 0.00ns
codeRepl:1  %G_temp_V_read_assign = alloca i4

ST_1: B_temp_V_read_assign [1/1] 0.00ns
codeRepl:2  %B_temp_V_read_assign = alloca i4

ST_1: stg_8 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %selftest), !map !7

ST_1: stg_9 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !13

ST_1: stg_10 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %R_V), !map !17

ST_1: stg_11 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %G_V), !map !21

ST_1: stg_12 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_V), !map !25

ST_1: stg_13 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %V_SYNC_V), !map !29

ST_1: stg_14 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %H_SYNC_V), !map !33

ST_1: stg_15 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @axi_stream_to_vga_str) nounwind

ST_1: selftest_read [1/1] 0.00ns
codeRepl:11  %selftest_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %selftest)

ST_1: stg_17 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i1 %selftest, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i4* %R_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i4* %G_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i4* %B_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i1* %H_SYNC_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_23 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i1* %V_SYNC_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_24 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecReset(i4* @color_blinking_V, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: color_blinking_V_load [1/1] 0.00ns
codeRepl:20  %color_blinking_V_load = load i4* @color_blinking_V, align 1

ST_1: op2_V_read_assign [1/1] 0.80ns
codeRepl:21  %op2_V_read_assign = add i4 %color_blinking_V_load, 1

ST_1: stg_27 [1/1] 0.00ns
codeRepl:22  store i4 %op2_V_read_assign, i4* @color_blinking_V, align 1

ST_1: tmp [1/1] 0.00ns
codeRepl:23  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P(i8* %inStream_V_V, i32 1)

ST_1: tmp_6_i [1/1] 0.80ns
codeRepl:24  %tmp_6_i = sub i4 -2, %color_blinking_V_load

ST_1: stg_30 [1/1] 1.57ns
codeRepl:25  br label %.preheader


 <State 2>: 8.25ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i19 [ 0, %codeRepl ], [ %indvar_flatten_next, %9 ]

ST_2: y [1/1] 0.00ns
.preheader:1  %y = phi i10 [ 0, %codeRepl ], [ %y_mid2, %9 ]

ST_2: x [1/1] 0.00ns
.preheader:2  %x = phi i10 [ 0, %codeRepl ], [ %x_1, %9 ]

ST_2: exitcond_flatten [1/1] 2.33ns
.preheader:3  %exitcond_flatten = icmp eq i19 %indvar_flatten, -104288

ST_2: indvar_flatten_next [1/1] 2.08ns
.preheader:4  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_2: stg_36 [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %10, label %.preheader.preheader

ST_2: exitcond4 [1/1] 2.07ns
.preheader.preheader:1  %exitcond4 = icmp eq i10 %x, -224

ST_2: x_mid2 [1/1] 1.37ns
.preheader.preheader:2  %x_mid2 = select i1 %exitcond4, i10 0, i10 %x

ST_2: y_s [1/1] 1.84ns
.preheader.preheader:3  %y_s = add i10 %y, 1

ST_2: y_mid2 [1/1] 1.37ns
.preheader.preheader:4  %y_mid2 = select i1 %exitcond4, i10 %y_s, i10 %y

ST_2: p_Val2_1 [1/1] 1.84ns
.preheader.preheader:5  %p_Val2_1 = add i10 %y_mid2, -35

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:6  %tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y_mid2, i32 1, i32 9)

ST_2: icmp [1/1] 2.03ns
.preheader.preheader:7  %icmp = icmp ne i9 %tmp_3, 0

ST_2: tmp_1 [1/1] 2.07ns
.preheader.preheader:8  %tmp_1 = icmp ugt i10 %y_mid2, 34

ST_2: tmp_2 [1/1] 2.07ns
.preheader.preheader:9  %tmp_2 = icmp ult i10 %y_mid2, -509

ST_2: tmp2 [1/1] 1.37ns
.preheader.preheader:10  %tmp2 = and i1 %tmp_1, %tmp_2

ST_2: tmp_3_cast [1/1] 0.00ns
.preheader.preheader:13  %tmp_3_cast = zext i10 %x_mid2 to i11

ST_2: p_Val2_s [1/1] 1.84ns
.preheader.preheader:14  %p_Val2_s = add i11 %tmp_3_cast, -144

ST_2: not_1 [1/1] 2.07ns
.preheader.preheader:15  %not_1 = icmp ugt i10 %x_mid2, 95

ST_2: tmp_4 [1/1] 2.07ns
.preheader.preheader:16  %tmp_4 = icmp ugt i10 %x_mid2, 143

ST_2: tmp_5 [1/1] 2.07ns
.preheader.preheader:17  %tmp_5 = icmp ult i10 %x_mid2, -240

ST_2: tmp1 [1/1] 1.37ns
.preheader.preheader:18  %tmp1 = and i1 %tmp_4, %tmp_5

ST_2: or_cond2 [1/1] 1.37ns
.preheader.preheader:19  %or_cond2 = and i1 %tmp2, %tmp1

ST_2: stg_54 [1/1] 0.00ns
.preheader.preheader:20  br i1 %or_cond2, label %0, label %8

ST_2: stg_55 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %icmp)

ST_2: stg_56 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)

ST_2: stg_57 [1/1] 0.00ns
:0  br i1 %selftest_read, label %3, label %1

ST_2: stg_58 [1/1] 0.00ns
:0  br i1 %tmp, label %2, label %get_checkerboard_color.exit.pre

ST_2: stg_59 [1/1] 1.57ns
get_checkerboard_color.exit.pre:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_60 [1/1] 1.57ns
get_checkerboard_color.exit.pre:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_61 [1/1] 1.57ns
get_checkerboard_color.exit.pre:2  store i4 -1, i4* %R_temp_V_read_assign

ST_2: stg_62 [1/1] 0.00ns
get_checkerboard_color.exit.pre:3  br label %get_checkerboard_color.exit

ST_2: tmp_V [1/1] 0.00ns
:0  %tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)

ST_2: R_temp_V [1/1] 0.00ns
:1  %R_temp_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V, i32 4, i32 7)

ST_2: stg_65 [1/1] 1.57ns
:2  store i4 %R_temp_V, i4* %B_temp_V_read_assign

ST_2: stg_66 [1/1] 1.57ns
:3  store i4 %R_temp_V, i4* %G_temp_V_read_assign

ST_2: stg_67 [1/1] 1.57ns
:4  store i4 %R_temp_V, i4* %R_temp_V_read_assign

ST_2: stg_68 [1/1] 0.00ns
:5  br label %get_checkerboard_color.exit

ST_2: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_1, i32 5)

ST_2: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 5)

ST_2: tmp_1_i [1/1] 0.00ns
:2  %tmp_1_i = zext i1 %tmp_7 to i19

ST_2: tmp_2_i [1/1] 0.00ns
:3  %tmp_2_i = call i21 @_ssdm_op_BitConcatenate.i21.i1.i19.i1(i1 false, i19 %tmp_1_i, i1 %tmp_6)

ST_2: stg_73 [1/1] 1.88ns
:4  switch i21 %tmp_2_i, label %get_checkerboard_color.exit [
    i21 0, label %4
    i21 1, label %5
    i21 2, label %6
    i21 3, label %7
  ]

ST_2: stg_74 [1/1] 1.57ns
:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_75 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_76 [1/1] 1.57ns
:2  store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign

ST_2: stg_77 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_78 [1/1] 1.57ns
:0  store i4 %tmp_6_i, i4* %B_temp_V_read_assign

ST_2: stg_79 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_80 [1/1] 1.57ns
:2  store i4 0, i4* %R_temp_V_read_assign

ST_2: stg_81 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_82 [1/1] 1.57ns
:0  store i4 %tmp_6_i, i4* %B_temp_V_read_assign

ST_2: stg_83 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_84 [1/1] 1.57ns
:2  store i4 0, i4* %R_temp_V_read_assign

ST_2: stg_85 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_86 [1/1] 1.57ns
:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_87 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_88 [1/1] 1.57ns
:2  store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign

ST_2: stg_89 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_90 [1/1] 0.00ns
get_checkerboard_color.exit:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %icmp)

ST_2: stg_91 [1/1] 0.00ns
get_checkerboard_color.exit:7  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)

ST_2: x_1 [1/1] 1.84ns
:1  %x_1 = add i10 %x_mid2, 1


 <State 3>: 0.00ns
ST_3: empty_7 [1/1] 0.00ns
.preheader.preheader:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 420000, i64 420000, i64 420000)

ST_3: tmp_9 [1/1] 0.00ns
.preheader.preheader:11  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_3: stg_95 [1/1] 0.00ns
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: stg_96 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 0)

ST_3: stg_97 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 0)

ST_3: stg_98 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 0)

ST_3: stg_99 [1/1] 0.00ns
:5  br label %9

ST_3: R_temp_V_read_assign_load [1/1] 0.00ns
get_checkerboard_color.exit:0  %R_temp_V_read_assign_load = load i4* %R_temp_V_read_assign

ST_3: G_temp_V_read_assign_load [1/1] 0.00ns
get_checkerboard_color.exit:1  %G_temp_V_read_assign_load = load i4* %G_temp_V_read_assign

ST_3: B_temp_V_read_assign_load [1/1] 0.00ns
get_checkerboard_color.exit:2  %B_temp_V_read_assign_load = load i4* %B_temp_V_read_assign

ST_3: stg_103 [1/1] 0.00ns
get_checkerboard_color.exit:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 %R_temp_V_read_assign_load)

ST_3: stg_104 [1/1] 0.00ns
get_checkerboard_color.exit:4  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 %G_temp_V_read_assign_load)

ST_3: stg_105 [1/1] 0.00ns
get_checkerboard_color.exit:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 %B_temp_V_read_assign_load)

ST_3: stg_106 [1/1] 0.00ns
get_checkerboard_color.exit:8  br label %9

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_9)

ST_3: stg_108 [1/1] 0.00ns
:2  br label %.preheader


 <State 4>: 0.00ns
ST_4: stg_109 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selftest]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x20378aba5d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x20378abae40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ R_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x20378abb470; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x20378abcee0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x20378abc040; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x20378abd000; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x20378abb500; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color_blinking_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x20378abc0d0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
R_temp_V_read_assign      (alloca           ) [ 00110]
G_temp_V_read_assign      (alloca           ) [ 00110]
B_temp_V_read_assign      (alloca           ) [ 00110]
stg_8                     (specbitsmap      ) [ 00000]
stg_9                     (specbitsmap      ) [ 00000]
stg_10                    (specbitsmap      ) [ 00000]
stg_11                    (specbitsmap      ) [ 00000]
stg_12                    (specbitsmap      ) [ 00000]
stg_13                    (specbitsmap      ) [ 00000]
stg_14                    (specbitsmap      ) [ 00000]
stg_15                    (spectopmodule    ) [ 00000]
selftest_read             (read             ) [ 00110]
stg_17                    (specinterface    ) [ 00000]
stg_18                    (specinterface    ) [ 00000]
stg_19                    (specinterface    ) [ 00000]
stg_20                    (specinterface    ) [ 00000]
stg_21                    (specinterface    ) [ 00000]
stg_22                    (specinterface    ) [ 00000]
stg_23                    (specinterface    ) [ 00000]
stg_24                    (specreset        ) [ 00000]
color_blinking_V_load     (load             ) [ 00000]
op2_V_read_assign         (add              ) [ 00110]
stg_27                    (store            ) [ 00000]
tmp                       (nbreadreq        ) [ 00110]
tmp_6_i                   (sub              ) [ 00110]
stg_30                    (br               ) [ 01110]
indvar_flatten            (phi              ) [ 00100]
y                         (phi              ) [ 00100]
x                         (phi              ) [ 00100]
exitcond_flatten          (icmp             ) [ 00110]
indvar_flatten_next       (add              ) [ 01110]
stg_36                    (br               ) [ 00000]
exitcond4                 (icmp             ) [ 00000]
x_mid2                    (select           ) [ 00000]
y_s                       (add              ) [ 00000]
y_mid2                    (select           ) [ 01110]
p_Val2_1                  (add              ) [ 00000]
tmp_3                     (partselect       ) [ 00000]
icmp                      (icmp             ) [ 00000]
tmp_1                     (icmp             ) [ 00000]
tmp_2                     (icmp             ) [ 00000]
tmp2                      (and              ) [ 00000]
tmp_3_cast                (zext             ) [ 00000]
p_Val2_s                  (add              ) [ 00000]
not_1                     (icmp             ) [ 00000]
tmp_4                     (icmp             ) [ 00000]
tmp_5                     (icmp             ) [ 00000]
tmp1                      (and              ) [ 00000]
or_cond2                  (and              ) [ 00110]
stg_54                    (br               ) [ 00000]
stg_55                    (write            ) [ 00000]
stg_56                    (write            ) [ 00000]
stg_57                    (br               ) [ 00000]
stg_58                    (br               ) [ 00000]
stg_59                    (store            ) [ 00000]
stg_60                    (store            ) [ 00000]
stg_61                    (store            ) [ 00000]
stg_62                    (br               ) [ 00000]
tmp_V                     (read             ) [ 00000]
R_temp_V                  (partselect       ) [ 00000]
stg_65                    (store            ) [ 00000]
stg_66                    (store            ) [ 00000]
stg_67                    (store            ) [ 00000]
stg_68                    (br               ) [ 00000]
tmp_6                     (bitselect        ) [ 00000]
tmp_7                     (bitselect        ) [ 00000]
tmp_1_i                   (zext             ) [ 00000]
tmp_2_i                   (bitconcatenate   ) [ 00110]
stg_73                    (switch           ) [ 00000]
stg_74                    (store            ) [ 00000]
stg_75                    (store            ) [ 00000]
stg_76                    (store            ) [ 00000]
stg_77                    (br               ) [ 00000]
stg_78                    (store            ) [ 00000]
stg_79                    (store            ) [ 00000]
stg_80                    (store            ) [ 00000]
stg_81                    (br               ) [ 00000]
stg_82                    (store            ) [ 00000]
stg_83                    (store            ) [ 00000]
stg_84                    (store            ) [ 00000]
stg_85                    (br               ) [ 00000]
stg_86                    (store            ) [ 00000]
stg_87                    (store            ) [ 00000]
stg_88                    (store            ) [ 00000]
stg_89                    (br               ) [ 00000]
stg_90                    (write            ) [ 00000]
stg_91                    (write            ) [ 00000]
x_1                       (add              ) [ 01110]
empty_7                   (speclooptripcount) [ 00000]
tmp_9                     (specregionbegin  ) [ 00000]
stg_95                    (specpipeline     ) [ 00000]
stg_96                    (write            ) [ 00000]
stg_97                    (write            ) [ 00000]
stg_98                    (write            ) [ 00000]
stg_99                    (br               ) [ 00000]
R_temp_V_read_assign_load (load             ) [ 00000]
G_temp_V_read_assign_load (load             ) [ 00000]
B_temp_V_read_assign_load (load             ) [ 00000]
stg_103                   (write            ) [ 00000]
stg_104                   (write            ) [ 00000]
stg_105                   (write            ) [ 00000]
stg_106                   (br               ) [ 00000]
empty                     (specregionend    ) [ 00000]
stg_108                   (br               ) [ 01110]
stg_109                   (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selftest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selftest"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_SYNC_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="H_SYNC_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_blinking_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_blinking_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_to_vga_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="R_temp_V_read_assign_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="G_temp_V_read_assign_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_temp_V_read_assign_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="selftest_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selftest_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_nbreadreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_55/2 stg_90/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/2 stg_91/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_V_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_96/3 stg_103/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_97/3 stg_104/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_98/3 stg_105/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="1"/>
<pin id="194" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="19" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="y_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="y_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="x_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/2 stg_74/2 stg_86/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/2 stg_75/2 stg_79/2 stg_83/2 stg_87/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_76/2 stg_88/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="0" index="1" bw="4" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_78/2 stg_82/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="1"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/2 stg_84/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="color_blinking_V_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="color_blinking_V_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="op2_V_read_assign_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_V_read_assign/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stg_27_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_6_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond_flatten_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="19" slack="0"/>
<pin id="272" dir="0" index="1" bw="19" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvar_flatten_next_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="19" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="exitcond4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="x_mid2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="y_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="y_mid2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="5" slack="0"/>
<pin id="321" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="10" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_3_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Val2_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="0"/>
<pin id="358" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="not_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="10" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_cond2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="stg_61_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="R_temp_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="0" index="3" bw="4" slack="0"/>
<pin id="402" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_temp_V/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="stg_65_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="stg_66_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="1"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="stg_67_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_67/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="11" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_1_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_2_i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="21" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="0" index="3" bw="1" slack="0"/>
<pin id="447" dir="1" index="4" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="x_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="R_temp_V_read_assign_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="2"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_temp_V_read_assign_load/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="G_temp_V_read_assign_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="2"/>
<pin id="464" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_temp_V_read_assign_load/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="B_temp_V_read_assign_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="2"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_temp_V_read_assign_load/3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="R_temp_V_read_assign_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_V_read_assign "/>
</bind>
</comp>

<comp id="479" class="1005" name="G_temp_V_read_assign_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="G_temp_V_read_assign "/>
</bind>
</comp>

<comp id="486" class="1005" name="B_temp_V_read_assign_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_temp_V_read_assign "/>
</bind>
</comp>

<comp id="494" class="1005" name="selftest_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="selftest_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="op2_V_read_assign_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_6_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="exitcond_flatten_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="516" class="1005" name="indvar_flatten_next_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="0"/>
<pin id="518" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="521" class="1005" name="y_mid2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="or_cond2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="x_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="118" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="78" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="247"><net_src comp="78" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="248" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="196" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="196" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="218" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="218" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="207" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="282" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="207" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="302" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="337"><net_src comp="302" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="302" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="288" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="288" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="372"><net_src comp="288" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="72" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="288" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="368" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="345" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="84" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="162" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="411"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="397" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="397" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="310" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="355" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="422" pin="3"/><net_sink comp="442" pin=3"/></net>

<net id="456"><net_src comp="288" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="473"><net_src comp="122" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="482"><net_src comp="126" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="489"><net_src comp="130" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="497"><net_src comp="134" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="252" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="506"><net_src comp="140" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="264" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="515"><net_src comp="270" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="276" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="524"><net_src comp="302" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="529"><net_src comp="386" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="452" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_V | {3 }
	Port: G_V | {3 }
	Port: B_V | {3 }
	Port: V_SYNC_V | {2 }
	Port: H_SYNC_V | {2 }
  - Chain level:
	State 1
		op2_V_read_assign : 1
		stg_27 : 2
		tmp_6_i : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_36 : 2
		exitcond4 : 1
		x_mid2 : 2
		y_s : 1
		y_mid2 : 2
		p_Val2_1 : 3
		tmp_3 : 3
		icmp : 4
		tmp_1 : 3
		tmp_2 : 3
		tmp2 : 4
		tmp_3_cast : 3
		p_Val2_s : 4
		not_1 : 3
		tmp_4 : 3
		tmp_5 : 3
		tmp1 : 4
		or_cond2 : 4
		stg_54 : 4
		stg_55 : 5
		stg_56 : 4
		stg_65 : 1
		stg_66 : 1
		stg_67 : 1
		tmp_6 : 4
		tmp_7 : 5
		tmp_1_i : 6
		tmp_2_i : 7
		stg_73 : 8
		stg_90 : 5
		stg_91 : 4
		x_1 : 3
	State 3
		stg_103 : 1
		stg_104 : 1
		stg_105 : 1
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |  op2_V_read_assign_fu_252  |    0    |    4    |
|          | indvar_flatten_next_fu_276 |    0    |    19   |
|    add   |         y_s_fu_296         |    0    |    10   |
|          |       p_Val2_1_fu_310      |    0    |    10   |
|          |       p_Val2_s_fu_355      |    0    |    10   |
|          |         x_1_fu_452         |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_270  |    0    |    7    |
|          |      exitcond4_fu_282      |    0    |    4    |
|          |         icmp_fu_326        |    0    |    3    |
|   icmp   |        tmp_1_fu_333        |    0    |    4    |
|          |        tmp_2_fu_339        |    0    |    4    |
|          |        not_1_fu_361        |    0    |    4    |
|          |        tmp_4_fu_368        |    0    |    4    |
|          |        tmp_5_fu_374        |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |        x_mid2_fu_288       |    0    |    10   |
|          |        y_mid2_fu_302       |    0    |    10   |
|----------|----------------------------|---------|---------|
|    sub   |       tmp_6_i_fu_264       |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |         tmp2_fu_345        |    0    |    1    |
|    and   |         tmp1_fu_380        |    0    |    1    |
|          |       or_cond2_fu_386      |    0    |    1    |
|----------|----------------------------|---------|---------|
|   read   |  selftest_read_read_fu_134 |    0    |    0    |
|          |      tmp_V_read_fu_162     |    0    |    0    |
|----------|----------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_140    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_148      |    0    |    0    |
|          |      grp_write_fu_155      |    0    |    0    |
|   write  |      grp_write_fu_168      |    0    |    0    |
|          |      grp_write_fu_176      |    0    |    0    |
|          |      grp_write_fu_184      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_3_fu_316        |    0    |    0    |
|          |       R_temp_V_fu_397      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      tmp_3_cast_fu_351     |    0    |    0    |
|          |       tmp_1_i_fu_438       |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_6_fu_422        |    0    |    0    |
|          |        tmp_7_fu_430        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_2_i_fu_442       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   124   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|B_temp_V_read_assign_reg_486|    4   |
|G_temp_V_read_assign_reg_479|    4   |
|R_temp_V_read_assign_reg_470|    4   |
|  exitcond_flatten_reg_512  |    1   |
| indvar_flatten_next_reg_516|   19   |
|   indvar_flatten_reg_192   |   19   |
|  op2_V_read_assign_reg_498 |    4   |
|      or_cond2_reg_526      |    1   |
|    selftest_read_reg_494   |    1   |
|       tmp_6_i_reg_507      |    4   |
|         tmp_reg_503        |    1   |
|         x_1_reg_533        |   10   |
|          x_reg_214         |   10   |
|       y_mid2_reg_521       |   10   |
|          y_reg_203         |   10   |
+----------------------------+--------+
|            Total           |   102  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_168 |  p2  |   2  |   4  |    8   ||    4    |
| grp_write_fu_176 |  p2  |   2  |   4  |    8   ||    4    |
| grp_write_fu_184 |  p2  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  4.713  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   12   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   102  |   136  |
+-----------+--------+--------+--------+
