#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 25 10:51:19 2020
# Process ID: 2596
# Current directory: D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log uixdmairq.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uixdmairq.tcl
# Log file: D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/project_1/project_1.runs/synth_1/uixdmairq.vds
# Journal file: D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uixdmairq.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/boards/ma703/04_example_pcie/ch07_fdma_hdmi/fpga_prj/uisrc/03_ip/uixdmairq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/project_1/project_1.cache/ip 
Command: synth_design -top uixdmairq -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17152 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 708.543 ; gain = 241.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uixdmairq' [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:24]
	Parameter XMDA_REQ_NUM bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:252]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:369]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:380]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:391]
INFO: [Synth 8-6155] done synthesizing module 'uixdmairq' (1#1) [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:24]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 781.504 ; gain = 314.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 781.504 ; gain = 314.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 781.504 ; gain = 314.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/uixdmairq.v:308]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 781.504 ; gain = 314.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uixdmairq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design uixdmairq has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.410 ; gain = 636.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.289 ; gain = 639.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    19|
|4     |LUT3 |     1|
|5     |LUT4 |     3|
|6     |LUT6 |    11|
|7     |FDRE |    96|
|8     |FDSE |     1|
|9     |LD   |     8|
|10    |IBUF |    34|
|11    |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   225|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.473 ; gain = 640.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1119.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.066 ; gain = 772.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Boards/MA703/04_example_PCIE/CH07_FDMA_HDMI/fpga_prj/uisrc/03_ip/uixdmairq/project_1/project_1.runs/synth_1/uixdmairq.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uixdmairq_utilization_synth.rpt -pb uixdmairq_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 25 10:51:45 2020...
