PE_array:                                       
  Col : 4
  Row : 4

precision:
  I : 8
  W : 8
  O_partial : 16
  O_final : 16

single_mac_energy_active : 0.44 # 44 uW @ 100 MHz = 0.44 pJ
single_mac_energy_idle : 0

# The characteristics of the systolic flow of data in the array:
# 1 is horizontal
# 2 is vertical
# 3 is diagonal
# 0 is non-systolic
mac_array_stall :
  systolic: 0

############### you need to set them if doing architecture search ###############
area_max : 3.5e6
area_utilization : 0.75
mem_ratio : 8                                   # minimum ratio between two adjacent levels in the memory hierarchy
PE_memory_depth : 2                             # max number of memory levels in the hierarchy inside the PEs
PE_threshold : 3000                             # maximum memory size that can be stored inside each PE
CHIP_memory_depth : 2                           # max number of memory levels in the hierarchy outside the PEs

banking : [1,4]                                 # memory banking possibility when construct a behaviour memory level
                                                # with physical memory modules from the memory pool.

L2_size:                                        # Each size listed is expressed as a behaviour memory level drawn from the memory pool
  [1048576, 4194304]                            # when does it have to be specified? For now it has to be there when doing architecture search.
L1_size:
  [65536, 524288]

memory_hint:
  sramx:
      memory_instance : sram16Mb
      memory_unroll : 1
      operand_stored : [O,I,W]
#################################################################################

############# you need to set them if not doing architecture search #############
memory_hierarchy:
  reg_psum:
      memory_instance : reg_size_512b_BW_16b              # element in the memory pool which is taken;
      memory_unroll : 1                        # number of separate instances present in the architecture
      operand_stored : [O]
  reg_input:
      memory_instance: reg_size_512b_BW_8b
      memory_unroll: 1
      operand_stored: [I]
  reg_weight:
      memory_instance: reg_size_512b_BW_8b
      memory_unroll: 1
      operand_stored: [W]
  L1_weight:
      memory_instance: sram_216_word_128b_per_word
      memory_unroll: 1
      operand_stored: [W]
  L1_input:
      memory_instance: sram_216_word_128b_per_word
      memory_unroll: 1
      operand_stored: [I]
  L1_output:
      memory_instance: sram_216_word_128b_per_word
      memory_unroll: 1
      operand_stored: [O]
  L2_weight:
    memory_instance: sram_1296_word_128b_per_word
    memory_unroll: 1
    operand_stored: [ W ]
  L2_input:
    memory_instance: sram_1296_word_128b_per_word
    memory_unroll: 1
    operand_stored: [ I ]
  L2_output:
    memory_instance: sram_1296_word_128b_per_word
    memory_unroll: 1
    operand_stored: [ O ]
  DRAM:
    memory_instance: dram
    memory_unroll: 1
    operand_stored: [O,I,W]
#################################################################################

# If the below parameter is set as True and fixed_spatial_unrolling (in settings.yaml) is False,
# the tool will try out all possible memory unrolling combinations.
memory_unroll_fully_flexible: False
