{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615914079257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615914079264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 02:01:19 2021 " "Processing started: Wed Mar 17 02:01:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615914079264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914079264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_3 -c cpu_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_3 -c cpu_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914079264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615914079879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615914079879 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" cpu15_mega_ram.vhd(284) " "VHDL syntax error at cpu15_mega_ram.vhd(284) near text \"end\";  expecting \";\"" {  } { { "cpu15_mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 284 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu15_mega_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu15_mega_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mega_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_ram-RTL " "Found design unit 1: mega_ram-RTL" {  } { { "mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/mega_ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087616 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_ram " "Found entity 1: mega_ram" {  } { { "mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/mega_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_rom-SYN " "Found design unit 1: fetch_rom-SYN" {  } { { "fetch_rom.vhd" "" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087620 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_rom " "Found entity 1: fetch_rom" {  } { { "fetch_rom.vhd" "" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-RTL " "Found design unit 1: segment_decoder-RTL" {  } { { "segment_decoder.vhd" "" { Text "E:/fpga_workspace/cpu_3/segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087623 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "segment_decoder.vhd" "" { Text "E:/fpga_workspace/cpu_3/segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_wb-RTL " "Found design unit 1: reg_wb-RTL" {  } { { "reg_wb.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_wb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087627 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_wb " "Found entity 1: reg_wb" {  } { { "reg_wb.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_wb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_dc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_dc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_dc-RTL " "Found design unit 1: reg_dc-RTL" {  } { { "reg_dc.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_dc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087630 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_dc " "Found entity 1: reg_dc" {  } { { "reg_dc.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_dc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec-RTL " "Found design unit 1: exec-RTL" {  } { { "exec.vhd" "" { Text "E:/fpga_workspace/cpu_3/exec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087634 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "exec.vhd" "" { Text "E:/fpga_workspace/cpu_3/exec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-RTL " "Found design unit 1: decode-RTL" {  } { { "decode.vhd" "" { Text "E:/fpga_workspace/cpu_3/decode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087637 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "E:/fpga_workspace/cpu_3/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dec_slow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dec_slow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_dec_slow-RTL " "Found design unit 1: cpu_dec_slow-RTL" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087641 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_dec_slow " "Found entity 1: cpu_dec_slow" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_dec-RTL " "Found design unit 1: cpu_dec-RTL" {  } { { "cpu_dec.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087644 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_dec " "Found entity 1: cpu_dec" {  } { { "cpu_dec.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-RTL " "Found design unit 1: clk_gen-RTL" {  } { { "clk_gen.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087648 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_down-RTL " "Found design unit 1: clk_down-RTL" {  } { { "clk_down.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_down.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087651 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_down " "Found entity 1: clk_down" {  } { { "clk_down.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_down.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec10000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec10000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec10000-RTL " "Found design unit 1: bin_dec10000-RTL" {  } { { "bin_dec10000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087655 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec10000 " "Found entity 1: bin_dec10000" {  } { { "bin_dec10000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec1000-RTL " "Found design unit 1: bin_dec1000-RTL" {  } { { "bin_dec1000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec1000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087659 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec1000 " "Found entity 1: bin_dec1000" {  } { { "bin_dec1000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec1000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec100-RTL " "Found design unit 1: bin_dec100-RTL" {  } { { "bin_dec100.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec100.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087662 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec100 " "Found entity 1: bin_dec100" {  } { { "bin_dec100.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec100.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec10-RTL " "Found design unit 1: bin_dec10-RTL" {  } { { "bin_dec10.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087666 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec10 " "Found entity 1: bin_dec10" {  } { { "bin_dec10.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_init-SYN " "Found design unit 1: ram_init-SYN" {  } { { "ram_init.vhd" "" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087669 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_init " "Found entity 1: ram_init" {  } { { "ram_init.vhd" "" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914087669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615914087749 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 17 02:01:27 2021 " "Processing ended: Wed Mar 17 02:01:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615914087749 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615914087749 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615914087749 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914087749 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914088329 ""}
