$date
	Sat Oct 22 19:13:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#488931
b10100 !
1"
#488934
b10100 &
b10100 %
1$
#488935
0"
#488938
b1010 &
b1010 %
#488942
b101 &
b101 %
#488946
b10000 &
b10000 %
#488950
b1000 &
b1000 %
#488954
b100 &
b100 %
#488958
b10 &
b10 %
#488962
b1 &
b1 %
1#
#488966
b0 &
0#
b0 %
0$
#1494573
b11010 !
1"
#1494574
b11010 &
b11010 %
1$
#1494575
0"
#1494578
b1101 &
b1101 %
#1494582
b101000 &
b101000 %
#1494586
b10100 &
b10100 %
#1494590
b1010 &
b1010 %
#1494594
b101 &
b101 %
#1494598
b10000 &
b10000 %
#1494602
b1000 &
b1000 %
#1494606
b100 &
b100 %
#1494610
b10 &
b10 %
#1494614
b1 &
1#
b1 %
#1494618
b0 &
b0 %
0#
0$
#2500273
b10111 !
1"
#2500274
b10111 &
b10111 %
1$
#2500275
0"
#2500278
b1000110 &
b1000110 %
#2500282
b100011 &
b100011 %
#2500286
b1101010 &
b1101010 %
#2500290
b110101 &
b110101 %
#2500294
b10100000 &
b10100000 %
#2500298
b1010000 &
b1010000 %
#2500302
b101000 &
b101000 %
#2500306
b10100 &
b10100 %
#2500310
b1010 &
b1010 %
#2500314
b101 &
b101 %
#2500318
b10000 &
b10000 %
#2500322
b1000 &
b1000 %
#2500326
b100 &
b100 %
#2500330
b10 &
b10 %
#2500334
b1 &
1#
b1 %
#2500338
b0 &
b0 %
0#
0$
#4500012
