
`timescale 1ns / 1ns

module test;


reg  CK, CLR;

// Buses in the design

wire  [31:0]  WD;

wire  [31:0]  ALUResult;

wire  [4:0]  WriteReg;

wire  [31:0]  ReadData2;

wire  [3:0]  ALUCode;

wire  [31:0]  DO;

wire  [0:31]  net039;

wire  [31:0]  PC;

wire  [31:0]  B;

wire  [1:0]  ALUOp;

wire  [31:0]  a;

wire  [0:31]  net032;

wire  [0:31]  net036;

wire  [31:0]  Out;

wire  [31:0]  ReadData1;



Ex05 top(CK, CLR); 
 
