# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 196
attribute \src "verilog/bsg_strobe.v:369.1-380.10"
module \bsg_buf_width_p1
  attribute \src "verilog/bsg_strobe.v:375.15-375.16"
  wire input 1 \i
  attribute \src "verilog/bsg_strobe.v:376.16-376.17"
  wire output 2 \o
  connect \o \i
end
attribute \src "verilog/bsg_strobe.v:30.1-49.10"
module \bsg_dff_width_p15_harden_p0_strength_p2
  attribute \src "verilog/bsg_strobe.v:39.9-39.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_strobe.v:37.16-37.22"
  wire width 15 input 2 \data_i
  attribute \src "verilog/bsg_strobe.v:38.17-38.23"
  wire width 15 output 3 \data_o
  attribute \src "verilog/bsg_strobe.v:42.3-46.6"
  cell $dff $procdff$195
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 15
    connect \CLK \clk_i
    connect \D \data_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_strobe.v:203.1-222.10"
module \bsg_dff_width_p16_harden_p0_strength_p4
  attribute \src "verilog/bsg_strobe.v:212.9-212.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_strobe.v:210.16-210.22"
  wire width 16 input 2 \data_i
  attribute \src "verilog/bsg_strobe.v:211.17-211.23"
  wire width 16 output 3 \data_o
  attribute \src "verilog/bsg_strobe.v:215.3-219.6"
  cell $dff $procdff$194
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \data_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_strobe.v:102.1-199.10"
module \bsg_muxi2_gatestack_width_p16_harden_p1
  attribute \src "verilog/bsg_strobe.v:115.66-115.69"
  wire \N17
  attribute \src "verilog/bsg_strobe.v:115.74-115.77"
  wire \N19
  attribute \src "verilog/bsg_strobe.v:115.82-115.85"
  wire \N21
  attribute \src "verilog/bsg_strobe.v:116.7-116.10"
  wire \N23
  attribute \src "verilog/bsg_strobe.v:116.15-116.18"
  wire \N25
  attribute \src "verilog/bsg_strobe.v:116.23-116.26"
  wire \N27
  attribute \src "verilog/bsg_strobe.v:116.31-116.34"
  wire \N29
  attribute \src "verilog/bsg_strobe.v:116.39-116.42"
  wire \N31
  attribute \src "verilog/bsg_strobe.v:116.47-116.50"
  wire \N33
  attribute \src "verilog/bsg_strobe.v:116.55-116.58"
  wire \N35
  attribute \src "verilog/bsg_strobe.v:116.63-116.66"
  wire \N37
  attribute \src "verilog/bsg_strobe.v:116.71-116.74"
  wire \N39
  attribute \src "verilog/bsg_strobe.v:116.79-116.82"
  wire \N41
  attribute \src "verilog/bsg_strobe.v:117.7-117.10"
  wire \N43
  attribute \src "verilog/bsg_strobe.v:117.15-117.18"
  wire \N45
  attribute \src "verilog/bsg_strobe.v:117.23-117.26"
  wire \N47
  attribute \src "verilog/bsg_strobe.v:110.16-110.18"
  wire width 16 input 1 \i0
  attribute \src "verilog/bsg_strobe.v:111.16-111.18"
  wire width 16 input 2 \i1
  attribute \src "verilog/bsg_strobe.v:112.16-112.18"
  wire width 16 input 3 \i2
  attribute \src "verilog/bsg_strobe.v:113.17-113.18"
  wire width 16 output 4 \o
  attribute \src "verilog/bsg_strobe.v:167.17-167.21"
  cell $not $not$verilog/bsg_strobe.v:167$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \Y \o [0]
  end
  attribute \src "verilog/bsg_strobe.v:169.17-169.21"
  cell $not $not$verilog/bsg_strobe.v:169$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N19
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_strobe.v:171.17-171.21"
  cell $not $not$verilog/bsg_strobe.v:171$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_strobe.v:173.17-173.21"
  cell $not $not$verilog/bsg_strobe.v:173$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_strobe.v:175.17-175.21"
  cell $not $not$verilog/bsg_strobe.v:175$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N25
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_strobe.v:177.17-177.21"
  cell $not $not$verilog/bsg_strobe.v:177$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_strobe.v:179.17-179.21"
  cell $not $not$verilog/bsg_strobe.v:179$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N29
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_strobe.v:181.17-181.21"
  cell $not $not$verilog/bsg_strobe.v:181$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N31
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_strobe.v:183.17-183.21"
  cell $not $not$verilog/bsg_strobe.v:183$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N33
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_strobe.v:185.17-185.21"
  cell $not $not$verilog/bsg_strobe.v:185$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N35
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_strobe.v:187.18-187.22"
  cell $not $not$verilog/bsg_strobe.v:187$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N37
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_strobe.v:189.18-189.22"
  cell $not $not$verilog/bsg_strobe.v:189$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N39
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_strobe.v:191.18-191.22"
  cell $not $not$verilog/bsg_strobe.v:191$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N41
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_strobe.v:193.18-193.22"
  cell $not $not$verilog/bsg_strobe.v:193$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N43
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_strobe.v:195.18-195.22"
  cell $not $not$verilog/bsg_strobe.v:195$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N45
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_strobe.v:197.18-197.22"
  cell $not $not$verilog/bsg_strobe.v:197$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N47
    connect \Y \o [15]
  end
  attribute \src "verilog/bsg_strobe.v:118.16-119.35"
  cell $mux $ternary$verilog/bsg_strobe.v:118$35
    parameter \WIDTH 1
    connect \A \i0 [0]
    connect \B \i1 [0]
    connect \S \i2 [0]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_strobe.v:121.16-122.35"
  cell $mux $ternary$verilog/bsg_strobe.v:121$37
    parameter \WIDTH 1
    connect \A \i0 [1]
    connect \B \i1 [1]
    connect \S \i2 [1]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_strobe.v:124.16-125.35"
  cell $mux $ternary$verilog/bsg_strobe.v:124$39
    parameter \WIDTH 1
    connect \A \i0 [2]
    connect \B \i1 [2]
    connect \S \i2 [2]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_strobe.v:127.16-128.35"
  cell $mux $ternary$verilog/bsg_strobe.v:127$41
    parameter \WIDTH 1
    connect \A \i0 [3]
    connect \B \i1 [3]
    connect \S \i2 [3]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_strobe.v:130.16-131.35"
  cell $mux $ternary$verilog/bsg_strobe.v:130$43
    parameter \WIDTH 1
    connect \A \i0 [4]
    connect \B \i1 [4]
    connect \S \i2 [4]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_strobe.v:133.16-134.35"
  cell $mux $ternary$verilog/bsg_strobe.v:133$45
    parameter \WIDTH 1
    connect \A \i0 [5]
    connect \B \i1 [5]
    connect \S \i2 [5]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_strobe.v:136.16-137.35"
  cell $mux $ternary$verilog/bsg_strobe.v:136$47
    parameter \WIDTH 1
    connect \A \i0 [6]
    connect \B \i1 [6]
    connect \S \i2 [6]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_strobe.v:139.16-140.35"
  cell $mux $ternary$verilog/bsg_strobe.v:139$49
    parameter \WIDTH 1
    connect \A \i0 [7]
    connect \B \i1 [7]
    connect \S \i2 [7]
    connect \Y \N31
  end
  attribute \src "verilog/bsg_strobe.v:142.16-143.35"
  cell $mux $ternary$verilog/bsg_strobe.v:142$51
    parameter \WIDTH 1
    connect \A \i0 [8]
    connect \B \i1 [8]
    connect \S \i2 [8]
    connect \Y \N33
  end
  attribute \src "verilog/bsg_strobe.v:145.16-146.35"
  cell $mux $ternary$verilog/bsg_strobe.v:145$53
    parameter \WIDTH 1
    connect \A \i0 [9]
    connect \B \i1 [9]
    connect \S \i2 [9]
    connect \Y \N35
  end
  attribute \src "verilog/bsg_strobe.v:148.16-149.36"
  cell $mux $ternary$verilog/bsg_strobe.v:148$55
    parameter \WIDTH 1
    connect \A \i0 [10]
    connect \B \i1 [10]
    connect \S \i2 [10]
    connect \Y \N37
  end
  attribute \src "verilog/bsg_strobe.v:151.16-152.36"
  cell $mux $ternary$verilog/bsg_strobe.v:151$57
    parameter \WIDTH 1
    connect \A \i0 [11]
    connect \B \i1 [11]
    connect \S \i2 [11]
    connect \Y \N39
  end
  attribute \src "verilog/bsg_strobe.v:154.16-155.36"
  cell $mux $ternary$verilog/bsg_strobe.v:154$59
    parameter \WIDTH 1
    connect \A \i0 [12]
    connect \B \i1 [12]
    connect \S \i2 [12]
    connect \Y \N41
  end
  attribute \src "verilog/bsg_strobe.v:157.16-158.36"
  cell $mux $ternary$verilog/bsg_strobe.v:157$61
    parameter \WIDTH 1
    connect \A \i0 [13]
    connect \B \i1 [13]
    connect \S \i2 [13]
    connect \Y \N43
  end
  attribute \src "verilog/bsg_strobe.v:160.16-161.36"
  cell $mux $ternary$verilog/bsg_strobe.v:160$63
    parameter \WIDTH 1
    connect \A \i0 [14]
    connect \B \i1 [14]
    connect \S \i2 [14]
    connect \Y \N45
  end
  attribute \src "verilog/bsg_strobe.v:163.16-164.36"
  cell $mux $ternary$verilog/bsg_strobe.v:163$65
    parameter \WIDTH 1
    connect \A \i0 [15]
    connect \B \i1 [15]
    connect \S \i2 [15]
    connect \Y \N47
  end
end
attribute \src "verilog/bsg_strobe.v:226.1-271.10"
module \bsg_nand_width_p16_harden_p1
  attribute \src "verilog/bsg_strobe.v:237.8-237.10"
  wire \N0
  attribute \src "verilog/bsg_strobe.v:237.11-237.13"
  wire \N1
  attribute \src "verilog/bsg_strobe.v:237.38-237.41"
  wire \N10
  attribute \src "verilog/bsg_strobe.v:237.42-237.45"
  wire \N11
  attribute \src "verilog/bsg_strobe.v:237.46-237.49"
  wire \N12
  attribute \src "verilog/bsg_strobe.v:237.50-237.53"
  wire \N13
  attribute \src "verilog/bsg_strobe.v:237.54-237.57"
  wire \N14
  attribute \src "verilog/bsg_strobe.v:237.58-237.61"
  wire \N15
  attribute \src "verilog/bsg_strobe.v:237.14-237.16"
  wire \N2
  attribute \src "verilog/bsg_strobe.v:237.17-237.19"
  wire \N3
  attribute \src "verilog/bsg_strobe.v:237.20-237.22"
  wire \N4
  attribute \src "verilog/bsg_strobe.v:237.23-237.25"
  wire \N5
  attribute \src "verilog/bsg_strobe.v:237.26-237.28"
  wire \N6
  attribute \src "verilog/bsg_strobe.v:237.29-237.31"
  wire \N7
  attribute \src "verilog/bsg_strobe.v:237.32-237.34"
  wire \N8
  attribute \src "verilog/bsg_strobe.v:237.35-237.37"
  wire \N9
  attribute \src "verilog/bsg_strobe.v:233.16-233.19"
  wire width 16 input 1 \a_i
  attribute \src "verilog/bsg_strobe.v:234.16-234.19"
  wire width 16 input 2 \b_i
  attribute \src "verilog/bsg_strobe.v:235.17-235.18"
  wire width 16 output 3 \o
  attribute \src "verilog/bsg_strobe.v:239.15-239.32"
  cell $and $and$verilog/bsg_strobe.v:239$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [15]
    connect \B \b_i [15]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_strobe.v:241.15-241.32"
  cell $and $and$verilog/bsg_strobe.v:241$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [14]
    connect \B \b_i [14]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_strobe.v:243.15-243.32"
  cell $and $and$verilog/bsg_strobe.v:243$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [13]
    connect \B \b_i [13]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_strobe.v:245.15-245.32"
  cell $and $and$verilog/bsg_strobe.v:245$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [12]
    connect \B \b_i [12]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_strobe.v:247.15-247.32"
  cell $and $and$verilog/bsg_strobe.v:247$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [11]
    connect \B \b_i [11]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_strobe.v:249.15-249.32"
  cell $and $and$verilog/bsg_strobe.v:249$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [10]
    connect \B \b_i [10]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_strobe.v:251.15-251.30"
  cell $and $and$verilog/bsg_strobe.v:251$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [9]
    connect \B \b_i [9]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_strobe.v:253.15-253.30"
  cell $and $and$verilog/bsg_strobe.v:253$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [8]
    connect \B \b_i [8]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_strobe.v:255.15-255.30"
  cell $and $and$verilog/bsg_strobe.v:255$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_strobe.v:257.15-257.30"
  cell $and $and$verilog/bsg_strobe.v:257$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_strobe.v:259.16-259.31"
  cell $and $and$verilog/bsg_strobe.v:259$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_strobe.v:261.16-261.31"
  cell $and $and$verilog/bsg_strobe.v:261$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_strobe.v:263.16-263.31"
  cell $and $and$verilog/bsg_strobe.v:263$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_strobe.v:265.16-265.31"
  cell $and $and$verilog/bsg_strobe.v:265$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_strobe.v:267.16-267.31"
  cell $and $and$verilog/bsg_strobe.v:267$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_strobe.v:269.16-269.31"
  cell $and $and$verilog/bsg_strobe.v:269$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_strobe.v:238.18-238.21"
  cell $not $not$verilog/bsg_strobe.v:238$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \o [15]
  end
  attribute \src "verilog/bsg_strobe.v:240.18-240.21"
  cell $not $not$verilog/bsg_strobe.v:240$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_strobe.v:242.18-242.21"
  cell $not $not$verilog/bsg_strobe.v:242$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_strobe.v:244.18-244.21"
  cell $not $not$verilog/bsg_strobe.v:244$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_strobe.v:246.18-246.21"
  cell $not $not$verilog/bsg_strobe.v:246$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_strobe.v:248.18-248.21"
  cell $not $not$verilog/bsg_strobe.v:248$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_strobe.v:250.17-250.20"
  cell $not $not$verilog/bsg_strobe.v:250$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_strobe.v:252.17-252.20"
  cell $not $not$verilog/bsg_strobe.v:252$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_strobe.v:254.17-254.20"
  cell $not $not$verilog/bsg_strobe.v:254$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_strobe.v:256.17-256.20"
  cell $not $not$verilog/bsg_strobe.v:256$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_strobe.v:258.17-258.21"
  cell $not $not$verilog/bsg_strobe.v:258$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_strobe.v:260.17-260.21"
  cell $not $not$verilog/bsg_strobe.v:260$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_strobe.v:262.17-262.21"
  cell $not $not$verilog/bsg_strobe.v:262$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_strobe.v:264.17-264.21"
  cell $not $not$verilog/bsg_strobe.v:264$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_strobe.v:266.17-266.21"
  cell $not $not$verilog/bsg_strobe.v:266$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_strobe.v:268.17-268.21"
  cell $not $not$verilog/bsg_strobe.v:268$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \Y \o [0]
  end
end
attribute \src "verilog/bsg_strobe.v:275.1-336.10"
module \bsg_nor3_width_p15_harden_p1
  attribute \src "verilog/bsg_strobe.v:288.8-288.10"
  wire \N0
  attribute \src "verilog/bsg_strobe.v:288.11-288.13"
  wire \N1
  attribute \src "verilog/bsg_strobe.v:288.38-288.41"
  wire \N10
  attribute \src "verilog/bsg_strobe.v:288.42-288.45"
  wire \N11
  attribute \src "verilog/bsg_strobe.v:288.46-288.49"
  wire \N12
  attribute \src "verilog/bsg_strobe.v:288.50-288.53"
  wire \N13
  attribute \src "verilog/bsg_strobe.v:288.54-288.57"
  wire \N14
  attribute \src "verilog/bsg_strobe.v:288.58-288.61"
  wire \N15
  attribute \src "verilog/bsg_strobe.v:288.62-288.65"
  wire \N16
  attribute \src "verilog/bsg_strobe.v:288.66-288.69"
  wire \N17
  attribute \src "verilog/bsg_strobe.v:288.70-288.73"
  wire \N18
  attribute \src "verilog/bsg_strobe.v:288.74-288.77"
  wire \N19
  attribute \src "verilog/bsg_strobe.v:288.14-288.16"
  wire \N2
  attribute \src "verilog/bsg_strobe.v:288.78-288.81"
  wire \N20
  attribute \src "verilog/bsg_strobe.v:288.82-288.85"
  wire \N21
  attribute \src "verilog/bsg_strobe.v:289.3-289.6"
  wire \N22
  attribute \src "verilog/bsg_strobe.v:289.7-289.10"
  wire \N23
  attribute \src "verilog/bsg_strobe.v:289.11-289.14"
  wire \N24
  attribute \src "verilog/bsg_strobe.v:289.15-289.18"
  wire \N25
  attribute \src "verilog/bsg_strobe.v:289.19-289.22"
  wire \N26
  attribute \src "verilog/bsg_strobe.v:289.23-289.26"
  wire \N27
  attribute \src "verilog/bsg_strobe.v:289.27-289.30"
  wire \N28
  attribute \src "verilog/bsg_strobe.v:289.31-289.34"
  wire \N29
  attribute \src "verilog/bsg_strobe.v:288.17-288.19"
  wire \N3
  attribute \src "verilog/bsg_strobe.v:288.20-288.22"
  wire \N4
  attribute \src "verilog/bsg_strobe.v:288.23-288.25"
  wire \N5
  attribute \src "verilog/bsg_strobe.v:288.26-288.28"
  wire \N6
  attribute \src "verilog/bsg_strobe.v:288.29-288.31"
  wire \N7
  attribute \src "verilog/bsg_strobe.v:288.32-288.34"
  wire \N8
  attribute \src "verilog/bsg_strobe.v:288.35-288.37"
  wire \N9
  attribute \src "verilog/bsg_strobe.v:283.16-283.19"
  wire width 15 input 1 \a_i
  attribute \src "verilog/bsg_strobe.v:284.16-284.19"
  wire width 15 input 2 \b_i
  attribute \src "verilog/bsg_strobe.v:285.16-285.19"
  wire width 15 input 3 \c_i
  attribute \src "verilog/bsg_strobe.v:286.17-286.18"
  wire width 15 output 4 \o
  attribute \src "verilog/bsg_strobe.v:290.18-290.21"
  cell $not $not$verilog/bsg_strobe.v:290$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_strobe.v:293.18-293.21"
  cell $not $not$verilog/bsg_strobe.v:293$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_strobe.v:296.18-296.21"
  cell $not $not$verilog/bsg_strobe.v:296$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_strobe.v:299.18-299.21"
  cell $not $not$verilog/bsg_strobe.v:299$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_strobe.v:302.18-302.21"
  cell $not $not$verilog/bsg_strobe.v:302$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_strobe.v:305.17-305.21"
  cell $not $not$verilog/bsg_strobe.v:305$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_strobe.v:308.17-308.21"
  cell $not $not$verilog/bsg_strobe.v:308$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_strobe.v:311.17-311.21"
  cell $not $not$verilog/bsg_strobe.v:311$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_strobe.v:314.17-314.21"
  cell $not $not$verilog/bsg_strobe.v:314$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_strobe.v:317.17-317.21"
  cell $not $not$verilog/bsg_strobe.v:317$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N19
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_strobe.v:320.17-320.21"
  cell $not $not$verilog/bsg_strobe.v:320$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_strobe.v:323.17-323.21"
  cell $not $not$verilog/bsg_strobe.v:323$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_strobe.v:326.17-326.21"
  cell $not $not$verilog/bsg_strobe.v:326$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N25
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_strobe.v:329.17-329.21"
  cell $not $not$verilog/bsg_strobe.v:329$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_strobe.v:332.17-332.21"
  cell $not $not$verilog/bsg_strobe.v:332$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N29
    connect \Y \o [0]
  end
  attribute \src "verilog/bsg_strobe.v:291.15-291.27"
  cell $or $or$verilog/bsg_strobe.v:291$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \c_i [14]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_strobe.v:292.15-292.32"
  cell $or $or$verilog/bsg_strobe.v:292$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [14]
    connect \B \b_i [14]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_strobe.v:294.15-294.27"
  cell $or $or$verilog/bsg_strobe.v:294$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \c_i [13]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_strobe.v:295.15-295.32"
  cell $or $or$verilog/bsg_strobe.v:295$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [13]
    connect \B \b_i [13]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_strobe.v:297.15-297.27"
  cell $or $or$verilog/bsg_strobe.v:297$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \c_i [12]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_strobe.v:298.15-298.32"
  cell $or $or$verilog/bsg_strobe.v:298$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [12]
    connect \B \b_i [12]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_strobe.v:300.15-300.27"
  cell $or $or$verilog/bsg_strobe.v:300$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \c_i [11]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_strobe.v:301.15-301.32"
  cell $or $or$verilog/bsg_strobe.v:301$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [11]
    connect \B \b_i [11]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_strobe.v:303.15-303.27"
  cell $or $or$verilog/bsg_strobe.v:303$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \c_i [10]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_strobe.v:304.15-304.32"
  cell $or $or$verilog/bsg_strobe.v:304$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [10]
    connect \B \b_i [10]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_strobe.v:306.16-306.28"
  cell $or $or$verilog/bsg_strobe.v:306$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \c_i [9]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_strobe.v:307.16-307.31"
  cell $or $or$verilog/bsg_strobe.v:307$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [9]
    connect \B \b_i [9]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_strobe.v:309.16-309.28"
  cell $or $or$verilog/bsg_strobe.v:309$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \c_i [8]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_strobe.v:310.16-310.31"
  cell $or $or$verilog/bsg_strobe.v:310$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [8]
    connect \B \b_i [8]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_strobe.v:312.16-312.28"
  cell $or $or$verilog/bsg_strobe.v:312$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \B \c_i [7]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_strobe.v:313.16-313.31"
  cell $or $or$verilog/bsg_strobe.v:313$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_strobe.v:315.16-315.28"
  cell $or $or$verilog/bsg_strobe.v:315$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N16
    connect \B \c_i [6]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_strobe.v:316.16-316.31"
  cell $or $or$verilog/bsg_strobe.v:316$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \N16
  end
  attribute \src "verilog/bsg_strobe.v:318.16-318.28"
  cell $or $or$verilog/bsg_strobe.v:318$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \B \c_i [5]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_strobe.v:319.16-319.31"
  cell $or $or$verilog/bsg_strobe.v:319$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \N18
  end
  attribute \src "verilog/bsg_strobe.v:321.16-321.28"
  cell $or $or$verilog/bsg_strobe.v:321$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N20
    connect \B \c_i [4]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_strobe.v:322.16-322.31"
  cell $or $or$verilog/bsg_strobe.v:322$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \N20
  end
  attribute \src "verilog/bsg_strobe.v:324.16-324.28"
  cell $or $or$verilog/bsg_strobe.v:324$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N22
    connect \B \c_i [3]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_strobe.v:325.16-325.31"
  cell $or $or$verilog/bsg_strobe.v:325$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \N22
  end
  attribute \src "verilog/bsg_strobe.v:327.16-327.28"
  cell $or $or$verilog/bsg_strobe.v:327$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N24
    connect \B \c_i [2]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_strobe.v:328.16-328.31"
  cell $or $or$verilog/bsg_strobe.v:328$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \N24
  end
  attribute \src "verilog/bsg_strobe.v:330.16-330.28"
  cell $or $or$verilog/bsg_strobe.v:330$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N26
    connect \B \c_i [1]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_strobe.v:331.16-331.31"
  cell $or $or$verilog/bsg_strobe.v:331$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \N26
  end
  attribute \src "verilog/bsg_strobe.v:333.16-333.28"
  cell $or $or$verilog/bsg_strobe.v:333$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N28
    connect \B \c_i [0]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_strobe.v:334.16-334.31"
  cell $or $or$verilog/bsg_strobe.v:334$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \N28
  end
end
attribute \src "verilog/bsg_strobe.v:340.1-365.10"
module \bsg_reduce_width_p16_and_p1_harden_p1
  attribute \src "verilog/bsg_strobe.v:348.10-348.12"
  wire \N0
  attribute \src "verilog/bsg_strobe.v:348.13-348.15"
  wire \N1
  attribute \src "verilog/bsg_strobe.v:348.40-348.43"
  wire \N10
  attribute \src "verilog/bsg_strobe.v:348.44-348.47"
  wire \N11
  attribute \src "verilog/bsg_strobe.v:348.48-348.51"
  wire \N12
  attribute \src "verilog/bsg_strobe.v:348.52-348.55"
  wire \N13
  attribute \src "verilog/bsg_strobe.v:348.16-348.18"
  wire \N2
  attribute \src "verilog/bsg_strobe.v:348.19-348.21"
  wire \N3
  attribute \src "verilog/bsg_strobe.v:348.22-348.24"
  wire \N4
  attribute \src "verilog/bsg_strobe.v:348.25-348.27"
  wire \N5
  attribute \src "verilog/bsg_strobe.v:348.28-348.30"
  wire \N6
  attribute \src "verilog/bsg_strobe.v:348.31-348.33"
  wire \N7
  attribute \src "verilog/bsg_strobe.v:348.34-348.36"
  wire \N8
  attribute \src "verilog/bsg_strobe.v:348.37-348.39"
  wire \N9
  attribute \src "verilog/bsg_strobe.v:346.16-346.17"
  wire width 16 input 1 \i
  attribute \src "verilog/bsg_strobe.v:347.10-347.11"
  wire output 2 \o
  attribute \src "verilog/bsg_strobe.v:349.14-349.24"
  cell $and $and$verilog/bsg_strobe.v:349$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \B \i [0]
    connect \Y \o
  end
  attribute \src "verilog/bsg_strobe.v:350.16-350.26"
  cell $and $and$verilog/bsg_strobe.v:350$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \i [1]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_strobe.v:351.16-351.26"
  cell $and $and$verilog/bsg_strobe.v:351$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \i [2]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_strobe.v:352.16-352.26"
  cell $and $and$verilog/bsg_strobe.v:352$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \i [3]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_strobe.v:353.16-353.25"
  cell $and $and$verilog/bsg_strobe.v:353$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \i [4]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_strobe.v:354.15-354.24"
  cell $and $and$verilog/bsg_strobe.v:354$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \i [5]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_strobe.v:355.15-355.24"
  cell $and $and$verilog/bsg_strobe.v:355$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \i [6]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_strobe.v:356.15-356.24"
  cell $and $and$verilog/bsg_strobe.v:356$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \i [7]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_strobe.v:357.15-357.24"
  cell $and $and$verilog/bsg_strobe.v:357$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \i [8]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_strobe.v:358.15-358.24"
  cell $and $and$verilog/bsg_strobe.v:358$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \i [9]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_strobe.v:359.15-359.25"
  cell $and $and$verilog/bsg_strobe.v:359$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \i [10]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_strobe.v:360.15-360.25"
  cell $and $and$verilog/bsg_strobe.v:360$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \i [11]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_strobe.v:361.15-361.25"
  cell $and $and$verilog/bsg_strobe.v:361$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \i [12]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_strobe.v:362.15-362.25"
  cell $and $and$verilog/bsg_strobe.v:362$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \i [13]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_strobe.v:363.15-363.28"
  cell $and $and$verilog/bsg_strobe.v:363$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [15]
    connect \B \i [14]
    connect \Y \N0
  end
end
attribute \src "verilog/bsg_strobe.v:384.1-481.10"
module \bsg_strobe
  attribute \src "verilog/bsg_strobe.v:397.15-397.18"
  wire width 15 \C_n
  attribute \src "verilog/bsg_strobe.v:398.29-398.41"
  attribute \unused_bits "15"
  wire width 16 \C_n_prereset
  attribute \src "verilog/bsg_strobe.v:397.19-397.22"
  wire width 15 \C_r
  attribute \src "verilog/bsg_strobe.v:398.19-398.22"
  wire width 16 \S_n
  attribute \src "verilog/bsg_strobe.v:398.23-398.28"
  wire width 16 \S_n_n
  attribute \src "verilog/bsg_strobe.v:398.15-398.18"
  wire width 16 \S_r
  attribute \src "verilog/bsg_strobe.v:393.9-393.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_strobe.v:392.16-392.28"
  wire width 16 input 3 \init_val_r_i
  attribute \src "verilog/bsg_strobe.v:396.17-396.24"
  wire \new_val
  attribute \src "verilog/bsg_strobe.v:394.9-394.18"
  wire input 2 \reset_r_i
  attribute \src "verilog/bsg_strobe.v:396.8-396.16"
  wire \strobe_n
  attribute \src "verilog/bsg_strobe.v:396.25-396.37"
  wire \strobe_n_buf
  attribute \src "verilog/bsg_strobe.v:395.10-395.20"
  wire output 4 \strobe_r_o
  attribute \src "verilog/bsg_strobe.v:472.20-472.40"
  cell $or $or$verilog/bsg_strobe.v:472$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_r_i
    connect \B \strobe_n
    connect \Y \new_val
  end
  attribute \src "verilog/bsg_strobe.v:474.3-478.6"
  cell $dff $procdff$193
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \strobe_n_buf
    connect \Q \strobe_r_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:402.3-407.4"
  cell \bsg_dff_width_p15_harden_p0_strength_p2 \C_reg
    connect \clk_i \clk_i
    connect \data_i \C_n
    connect \data_o \C_r
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:430.3-435.4"
  cell \bsg_dff_width_p16_harden_p0_strength_p4 \S_reg
    connect \clk_i \clk_i
    connect \data_i \S_n_n
    connect \data_o \S_r
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:458.3-462.4"
  cell \bsg_reduce_width_p16_and_p1_harden_p1 \andr
    connect \i \S_r
    connect \o \strobe_n
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:420.3-426.4"
  cell \bsg_muxi2_gatestack_width_p16_harden_p1 \muxi2_S_n
    connect \i0 \S_n
    connect \i1 \init_val_r_i
    connect \i2 { \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val \new_val }
    connect \o \S_n_n
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:439.3-444.4"
  cell \bsg_nand_width_p16_harden_p1 \nand_C_n
    connect \a_i \S_r
    connect \b_i { \C_r 1'1 }
    connect \o \C_n_prereset
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:448.3-454.4"
  cell \bsg_nor3_width_p15_harden_p1 \nor3_C_n
    connect \a_i { \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf \strobe_n_buf }
    connect \b_i \C_n_prereset [14:0]
    connect \c_i { \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i \reset_r_i }
    connect \o \C_n
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:466.3-470.4"
  cell \bsg_buf_width_p1 \strobe_buf_gate
    connect \i \strobe_n
    connect \o \strobe_n_buf
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:411.3-416.4"
  cell \bsg_xnor_width_p16_harden_p1 \xnor_S_n
    connect \a_i \S_r
    connect \b_i { \C_r 1'1 }
    connect \o \S_n
  end
end
attribute \src "verilog/bsg_strobe.v:53.1-98.10"
module \bsg_xnor_width_p16_harden_p1
  attribute \src "verilog/bsg_strobe.v:64.8-64.10"
  wire \N0
  attribute \src "verilog/bsg_strobe.v:64.11-64.13"
  wire \N1
  attribute \src "verilog/bsg_strobe.v:64.38-64.41"
  wire \N10
  attribute \src "verilog/bsg_strobe.v:64.42-64.45"
  wire \N11
  attribute \src "verilog/bsg_strobe.v:64.46-64.49"
  wire \N12
  attribute \src "verilog/bsg_strobe.v:64.50-64.53"
  wire \N13
  attribute \src "verilog/bsg_strobe.v:64.54-64.57"
  wire \N14
  attribute \src "verilog/bsg_strobe.v:64.58-64.61"
  wire \N15
  attribute \src "verilog/bsg_strobe.v:64.14-64.16"
  wire \N2
  attribute \src "verilog/bsg_strobe.v:64.17-64.19"
  wire \N3
  attribute \src "verilog/bsg_strobe.v:64.20-64.22"
  wire \N4
  attribute \src "verilog/bsg_strobe.v:64.23-64.25"
  wire \N5
  attribute \src "verilog/bsg_strobe.v:64.26-64.28"
  wire \N6
  attribute \src "verilog/bsg_strobe.v:64.29-64.31"
  wire \N7
  attribute \src "verilog/bsg_strobe.v:64.32-64.34"
  wire \N8
  attribute \src "verilog/bsg_strobe.v:64.35-64.37"
  wire \N9
  attribute \src "verilog/bsg_strobe.v:60.16-60.19"
  wire width 16 input 1 \a_i
  attribute \src "verilog/bsg_strobe.v:61.16-61.19"
  wire width 16 input 2 \b_i
  attribute \src "verilog/bsg_strobe.v:62.17-62.18"
  wire width 16 output 3 \o
  attribute \src "verilog/bsg_strobe.v:65.18-65.21"
  cell $not $not$verilog/bsg_strobe.v:65$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \o [15]
  end
  attribute \src "verilog/bsg_strobe.v:67.18-67.21"
  cell $not $not$verilog/bsg_strobe.v:67$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_strobe.v:69.18-69.21"
  cell $not $not$verilog/bsg_strobe.v:69$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_strobe.v:71.18-71.21"
  cell $not $not$verilog/bsg_strobe.v:71$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_strobe.v:73.18-73.21"
  cell $not $not$verilog/bsg_strobe.v:73$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_strobe.v:75.18-75.21"
  cell $not $not$verilog/bsg_strobe.v:75$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_strobe.v:77.17-77.20"
  cell $not $not$verilog/bsg_strobe.v:77$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_strobe.v:79.17-79.20"
  cell $not $not$verilog/bsg_strobe.v:79$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_strobe.v:81.17-81.20"
  cell $not $not$verilog/bsg_strobe.v:81$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_strobe.v:83.17-83.20"
  cell $not $not$verilog/bsg_strobe.v:83$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_strobe.v:85.17-85.21"
  cell $not $not$verilog/bsg_strobe.v:85$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_strobe.v:87.17-87.21"
  cell $not $not$verilog/bsg_strobe.v:87$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_strobe.v:89.17-89.21"
  cell $not $not$verilog/bsg_strobe.v:89$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_strobe.v:91.17-91.21"
  cell $not $not$verilog/bsg_strobe.v:91$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_strobe.v:93.17-93.21"
  cell $not $not$verilog/bsg_strobe.v:93$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_strobe.v:95.17-95.21"
  cell $not $not$verilog/bsg_strobe.v:95$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \Y \o [0]
  end
  attribute \src "verilog/bsg_strobe.v:66.15-66.32"
  cell $xor $xor$verilog/bsg_strobe.v:66$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [15]
    connect \B \b_i [15]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_strobe.v:68.15-68.32"
  cell $xor $xor$verilog/bsg_strobe.v:68$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [14]
    connect \B \b_i [14]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_strobe.v:70.15-70.32"
  cell $xor $xor$verilog/bsg_strobe.v:70$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [13]
    connect \B \b_i [13]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_strobe.v:72.15-72.32"
  cell $xor $xor$verilog/bsg_strobe.v:72$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [12]
    connect \B \b_i [12]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_strobe.v:74.15-74.32"
  cell $xor $xor$verilog/bsg_strobe.v:74$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [11]
    connect \B \b_i [11]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_strobe.v:76.15-76.32"
  cell $xor $xor$verilog/bsg_strobe.v:76$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [10]
    connect \B \b_i [10]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_strobe.v:78.15-78.30"
  cell $xor $xor$verilog/bsg_strobe.v:78$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [9]
    connect \B \b_i [9]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_strobe.v:80.15-80.30"
  cell $xor $xor$verilog/bsg_strobe.v:80$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [8]
    connect \B \b_i [8]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_strobe.v:82.15-82.30"
  cell $xor $xor$verilog/bsg_strobe.v:82$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_strobe.v:84.15-84.30"
  cell $xor $xor$verilog/bsg_strobe.v:84$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_strobe.v:86.16-86.31"
  cell $xor $xor$verilog/bsg_strobe.v:86$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_strobe.v:88.16-88.31"
  cell $xor $xor$verilog/bsg_strobe.v:88$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_strobe.v:90.16-90.31"
  cell $xor $xor$verilog/bsg_strobe.v:90$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_strobe.v:92.16-92.31"
  cell $xor $xor$verilog/bsg_strobe.v:92$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_strobe.v:94.16-94.31"
  cell $xor $xor$verilog/bsg_strobe.v:94$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_strobe.v:96.16-96.31"
  cell $xor $xor$verilog/bsg_strobe.v:96$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \N15
  end
end
attribute \top 1
attribute \src "verilog/bsg_strobe.v:3.1-26.10"
module \top
  attribute \src "verilog/bsg_strobe.v:12.9-12.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_strobe.v:11.16-11.28"
  wire width 16 input 3 \init_val_r_i
  attribute \src "verilog/bsg_strobe.v:13.9-13.18"
  wire input 2 \reset_r_i
  attribute \src "verilog/bsg_strobe.v:14.10-14.20"
  wire output 4 \strobe_r_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_strobe.v:17.3-23.4"
  cell \bsg_strobe \wrapper
    connect \clk_i \clk_i
    connect \init_val_r_i \init_val_r_i
    connect \reset_r_i \reset_r_i
    connect \strobe_r_o \strobe_r_o
  end
end

6. Printing statistics.

=== bsg_buf_width_p1 ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== bsg_dff_width_p15_harden_p0_strength_p2 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff_15                         1

=== bsg_dff_width_p16_harden_p0_strength_p4 ===

   Number of wires:                  3
   Number of wire bits:             33
   Number of public wires:           3
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff_16                         1

=== bsg_muxi2_gatestack_width_p16_harden_p1 ===

   Number of wires:                 20
   Number of wire bits:             80
   Number of public wires:          20
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $mux_1                         16
     $not_1                         16

=== bsg_nand_width_p16_harden_p1 ===

   Number of wires:                 19
   Number of wire bits:             64
   Number of public wires:          19
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $and_1                         16
     $not_1                         16

=== bsg_nor3_width_p15_harden_p1 ===

   Number of wires:                 34
   Number of wire bits:             90
   Number of public wires:          34
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $not_1                         15
     $or_1                          30

=== bsg_reduce_width_p16_and_p1_harden_p1 ===

   Number of wires:                 16
   Number of wire bits:             31
   Number of public wires:          16
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                         15

=== bsg_strobe ===

   Number of wires:                 13
   Number of wire bits:            116
   Number of public wires:          13
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dff_1                          1
     $or_1                           1
     bsg_buf_width_p1                1
     bsg_dff_width_p15_harden_p0_strength_p2      1
     bsg_dff_width_p16_harden_p0_strength_p4      1
     bsg_muxi2_gatestack_width_p16_harden_p1      1
     bsg_nand_width_p16_harden_p1      1
     bsg_nor3_width_p15_harden_p1      1
     bsg_reduce_width_p16_and_p1_harden_p1      1
     bsg_xnor_width_p16_harden_p1      1

=== bsg_xnor_width_p16_harden_p1 ===

   Number of wires:                 19
   Number of wire bits:             64
   Number of public wires:          19
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $not_1                         16
     $xor_1                         16

=== top ===

   Number of wires:                  4
   Number of wire bits:             19
   Number of public wires:           4
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_strobe                      1

=== design hierarchy ===

   top                               1
     bsg_strobe                      1
       bsg_buf_width_p1              1
       bsg_dff_width_p15_harden_p0_strength_p2      1
       bsg_dff_width_p16_harden_p0_strength_p4      1
       bsg_muxi2_gatestack_width_p16_harden_p1      1
       bsg_nand_width_p16_harden_p1      1
       bsg_nor3_width_p15_harden_p1      1
       bsg_reduce_width_p16_and_p1_harden_p1      1
       bsg_xnor_width_p16_harden_p1      1

   Number of wires:                133
   Number of wire bits:            530
   Number of public wires:         133
   Number of public wire bits:     530
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $and_1                         31
     $dff_1                          1
     $dff_15                         1
     $dff_16                         1
     $mux_1                         16
     $not_1                         63
     $or_1                          31
     $xor_1                         16

