0.6
2017.1
Apr 14 2017
19:10:27
E:/VivadoProjects/Ex1/CPU_C/CPU_C.sim/sim_1/impl/func/CPU_BB_tb_func_impl.v,1507189745,verilog,,,,CPU_A_top;divider;glbl;key_scan_top;keyboardRead;keyboard_;seg,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sim_1/imports/new/CPU_BB_tb.v,1507189644,verilog,,,,CPU_BB_tb,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v,1506944788,verilog,,,,IO_2,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v,1505204263,verilog,,,,ALU,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/OP_define.v,1507189161,verilog,,,,,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/ctrlunit.v,1507189211,verilog,,,E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/OP_define.v,ctrlunit,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v,1505185281,verilog,,,,Register,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v,1506687534,verilog,,,,FLAG,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v,1506137981,verilog,,,,PC,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/RAM/RAM.srcs/sources_1/new/RAM.v,1507185767,verilog,,,,RAM,,,,,,,,
E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v,1507185687,verilog,,,,ROM_2,,,,,,,,
