//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<47>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<169>;
	.reg .f32 	%f<69>;
	.reg .b64 	%rd<27>;
	.loc	1 19 0                          // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_0];
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_1];
$L__tmp0:
	.loc	1 22 28                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:22:33
	shl.b32 	%r77, %r1, 9;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_2];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_3];
	.loc	1 23 44                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:23:44
	mov.u32 	%r78, %tid.x;
	shl.b32 	%r79, %r78, 3;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_4];
	and.b32  	%r80, %r79, 504;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_5];
	shl.b32 	%r81, %r78, 2;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_4_param_6];
	and.b32  	%r82, %r81, 508;
	.loc	1 23 23                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:23:23
	or.b32  	%r83, %r77, %r80;
	or.b32  	%r84, %r83, 4;
	or.b32  	%r85, %r77, %r82;
	.loc	1 24 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:24:21
	setp.lt.s32 	%p24, %r83, 384;
	setp.lt.s32 	%p5, %r85, 384;
	.loc	1 25 28                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:25:33
	shl.b32 	%r86, %r2, 1;
	.loc	1 26 44                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:26:44
	bfe.u32 	%r87, %r78, 6, 1;
	.loc	1 26 23                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:26:23
	or.b32  	%r88, %r86, %r87;
	.loc	1 27 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:27:21
	setp.lt.s32 	%p25, %r88, 256;
	.loc	1 30 19                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:30:19
	mul.hi.s32 	%r90, %r83, 715827883;
	shr.u32 	%r91, %r90, 31;
	shr.s32 	%r92, %r90, 4;
	add.s32 	%r93, %r92, %r91;
	.loc	1 29 19                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:29:19
	mul.lo.s32 	%r94, %r93, 96;
	sub.s32 	%r95, %r83, %r94;
	mul.hi.s32 	%r96, %r84, 715827883;
	shr.u32 	%r97, %r96, 31;
	shr.u32 	%r98, %r96, 4;
	add.s32 	%r99, %r98, %r97;
	mul.lo.s32 	%r100, %r99, 96;
	sub.s32 	%r101, %r84, %r100;
	mul.hi.s32 	%r102, %r85, 715827883;
	shr.u32 	%r103, %r102, 31;
	shr.u32 	%r104, %r102, 4;
	add.s32 	%r105, %r104, %r103;
	mul.lo.s32 	%r106, %r105, 96;
	sub.s32 	%r107, %r85, %r106;
	.loc	1 32 38                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:38
	mul.lo.s32 	%r108, %r88, 96;
	.loc	1 32 35                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:35
	mad.lo.s32 	%r109, %r93, 24576, %r108;
	.loc	1 32 43                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:43
	add.s32 	%r110, %r109, %r95;
	add.s32 	%r111, %r109, %r101;
	.loc	1 32 30                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:30
	cvt.s64.s32 	%rd19, %r110;
	mul.wide.s32 	%rd20, %r110, 4;
	add.s64 	%rd1, %rd12, %rd20;
	mul.wide.s32 	%rd21, %r111, 4;
	add.s64 	%rd2, %rd12, %rd21;
	.loc	1 32 62                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:62
	and.pred  	%p1, %p24, %p25;
	.loc	1 32 54                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:54
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r12, %r13, %r14, %r15 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r17, %r18, %r19, %r20 }, [ %rd2 + 0 ];
	// end inline asm
	and.b32  	%r112, %r79, 1016;
	shr.u32 	%r113, %r78, 3;
	and.b32  	%r114, %r113, 8;
	add.s32 	%r115, %r114, %r112;
	shl.b32 	%r116, %r115, 2;
	mov.u32 	%r117, global_smem;
	add.s32 	%r11, %r117, %r116;
	mov.pred 	%p3, -1;
	// begin inline asm
	@%p3 st.shared.v4.b32 [ %r11 + 0 ], { %r12, %r13, %r14, %r15 };
	// end inline asm
	add.s32 	%r16, %r11, 16;
	// begin inline asm
	@%p3 st.shared.v4.b32 [ %r16 + 0 ], { %r17, %r18, %r19, %r20 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r118, %r82, 2;
	add.s32 	%r119, %r117, %r118;
	ld.shared.v4.f32 	{%f1, %f2, %f3, %f4}, [%r119];
	ld.shared.v4.f32 	{%f5, %f6, %f7, %f8}, [%r119+2080];
	.loc	1 33 30                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:33:30
	mul.wide.s32 	%rd22, %r107, 4;
	add.s64 	%rd3, %rd13, %rd22;
	.loc	1 33 35                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:33:35
	// begin inline asm
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r21, %r22, %r23, %r24 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 34 30                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:34:30
	add.s64 	%rd4, %rd14, %rd22;
	.loc	1 34 35                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:34:35
	// begin inline asm
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r25, %r26, %r27, %r28 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r25;
	mov.b32 	%f10, %r26;
	mov.b32 	%f11, %r27;
	mov.b32 	%f12, %r28;
	.loc	1 35 31                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:35:31
	add.s64 	%rd5, %rd15, %rd22;
	.loc	1 35 36                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:35:36
	// begin inline asm
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r29, %r30, %r31, %r32 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 36 31                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:36:31
	add.s64 	%rd6, %rd16, %rd22;
	.loc	1 36 36                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:36:36
	// begin inline asm
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r33, %r34, %r35, %r36 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 39 18                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:39:18
	add.f32 	%f13, %f9, 0f38D1B717;
	add.f32 	%f14, %f10, 0f38D1B717;
	add.f32 	%f15, %f11, 0f38D1B717;
	add.f32 	%f16, %f12, 0f38D1B717;
	.loc	1 40 26                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:40:26
	sqrt.approx.ftz.f32 	%f17, %f13;
	sqrt.approx.ftz.f32 	%f18, %f14;
	sqrt.approx.ftz.f32 	%f19, %f15;
	sqrt.approx.ftz.f32 	%f20, %f16;
	.loc	1 27 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:27:21
	setp.lt.s32 	%p26, %r86, 256;
	.loc	1 23 44                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:23:44
	and.b32  	%r120, %r78, 127;
	.loc	1 23 23                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:23:23
	or.b32  	%r121, %r120, %r77;
	.loc	1 24 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:24:21
	setp.lt.s32 	%p27, %r77, 0;
	.loc	1 32 62                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:62
	and.pred  	%p20, %p26, %p27;
	.loc	1 23 23                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:23:23
	or.b32  	%r122, %r121, 256;
	.loc	1 24 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:24:21
	setp.lt.s32 	%p28, %r122, 384;
	.loc	1 32 62                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:62
	and.pred  	%p19, %p26, %p28;
	.loc	1 23 23                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:23:23
	or.b32  	%r123, %r121, 128;
	.loc	1 24 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:24:21
	setp.lt.s32 	%p29, %r123, 384;
	.loc	1 32 62                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:62
	and.pred  	%p18, %p26, %p29;
	.loc	1 24 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:24:21
	setp.lt.s32 	%p30, %r121, 384;
	.loc	1 32 62                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:32:62
	and.pred  	%p17, %p26, %p30;
	.loc	1 42 18                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:42:18
	mov.b32 	%r39, %f17;
	mov.b32 	%r38, 1065353216;
	// begin inline asm
	div.full.f32 %r37, %r38, %r39;
	// end inline asm
	mov.b32 	%f21, %r37;
	mov.b32 	%r42, %f18;
	// begin inline asm
	div.full.f32 %r40, %r38, %r42;
	// end inline asm
	mov.b32 	%f22, %r40;
	mov.b32 	%r45, %f19;
	// begin inline asm
	div.full.f32 %r43, %r38, %r45;
	// end inline asm
	mov.b32 	%f23, %r43;
	mov.b32 	%r48, %f20;
	// begin inline asm
	div.full.f32 %r46, %r38, %r48;
	// end inline asm
	mov.b32 	%f24, %r46;
	.loc	1 33 35                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:33:35
	mov.b32 	%f25, %r24;
	mov.b32 	%f26, %r23;
	mov.b32 	%f27, %r22;
	mov.b32 	%f28, %r21;
	.loc	1 37 18                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:37:18
	sub.f32 	%f29, %f1, %f28;
	sub.f32 	%f30, %f2, %f27;
	sub.f32 	%f31, %f3, %f26;
	sub.f32 	%f32, %f4, %f25;
	sub.f32 	%f33, %f5, %f28;
	sub.f32 	%f34, %f6, %f27;
	sub.f32 	%f35, %f7, %f26;
	sub.f32 	%f36, %f8, %f25;
	.loc	1 36 36                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:36:36
	mov.b32 	%f37, %r36;
	mov.b32 	%f38, %r35;
	mov.b32 	%f39, %r34;
	mov.b32 	%f40, %r33;
	.loc	1 35 36                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:35:36
	mov.b32 	%f41, %r32;
	mov.b32 	%f42, %r31;
	mov.b32 	%f43, %r30;
	mov.b32 	%f44, %r29;
	.loc	1 45 19                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:45:19
	mul.f32 	%f45, %f36, %f24;
	mul.f32 	%f46, %f35, %f23;
	mul.f32 	%f47, %f34, %f22;
	mul.f32 	%f48, %f33, %f21;
	mul.f32 	%f49, %f32, %f24;
	mul.f32 	%f50, %f31, %f23;
	mul.f32 	%f51, %f30, %f22;
	mul.f32 	%f52, %f29, %f21;
	.loc	1 47 20                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:47:20
	fma.rn.f32 	%f53, %f52, %f44, %f40;
	fma.rn.f32 	%f54, %f51, %f43, %f39;
	fma.rn.f32 	%f55, %f50, %f42, %f38;
	fma.rn.f32 	%f56, %f49, %f41, %f37;
	fma.rn.f32 	%f57, %f48, %f44, %f40;
	fma.rn.f32 	%f58, %f47, %f43, %f39;
	fma.rn.f32 	%f59, %f46, %f42, %f38;
	fma.rn.f32 	%f60, %f45, %f41, %f37;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p31, %f60, 0f00000000;
	setp.lt.f32 	%p32, %f59, 0f00000000;
	setp.lt.f32 	%p33, %f58, 0f00000000;
	setp.lt.f32 	%p34, %f57, 0f00000000;
	setp.lt.f32 	%p35, %f56, 0f00000000;
	setp.lt.f32 	%p36, %f55, 0f00000000;
	setp.lt.f32 	%p37, %f54, 0f00000000;
	setp.lt.f32 	%p38, %f53, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f61, 0f00000000, %f53, %p38;
	selp.f32 	%f62, 0f00000000, %f54, %p37;
	selp.f32 	%f63, 0f00000000, %f55, %p36;
	selp.f32 	%f64, 0f00000000, %f56, %p35;
	selp.f32 	%f65, 0f00000000, %f57, %p34;
	selp.f32 	%f66, 0f00000000, %f58, %p33;
	selp.f32 	%f67, 0f00000000, %f59, %p32;
	selp.f32 	%f68, 0f00000000, %f60, %p31;
$L__tmp2:
	.loc	1 51 21                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:51:21
	setp.le.f32 	%p39, %f68, 0f00000000;
	setp.le.f32 	%p40, %f67, 0f00000000;
	setp.le.f32 	%p41, %f66, 0f00000000;
	setp.le.f32 	%p42, %f65, 0f00000000;
	setp.le.f32 	%p43, %f64, 0f00000000;
	setp.le.f32 	%p44, %f63, 0f00000000;
	setp.le.f32 	%p45, %f62, 0f00000000;
	setp.le.f32 	%p46, %f61, 0f00000000;
	.loc	1 52 34                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:52:34
	shl.b32 	%r124, %r121, 8;
	shl.b32 	%r125, %r123, 8;
	shl.b32 	%r126, %r122, 8;
	.loc	1 52 30                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:52:30
	add.s32 	%r127, %r124, %r86;
	add.s32 	%r128, %r125, %r86;
	add.s32 	%r129, %r126, %r86;
	add.s32 	%r130, %r127, 98304;
	.loc	1 52 25                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:52:25
	mul.wide.s32 	%rd23, %r127, 4;
	add.s64 	%rd7, %rd17, %rd23;
	mul.wide.s32 	%rd24, %r128, 4;
	add.s64 	%rd8, %rd17, %rd24;
	mul.wide.s32 	%rd25, %r129, 4;
	add.s64 	%rd9, %rd17, %rd25;
	mul.wide.s32 	%rd26, %r130, 4;
	add.s64 	%rd10, %rd17, %rd26;
	.loc	1 52 46                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:52:46
	bar.sync 	0;
	shl.b32 	%r131, %r78, 1;
	and.b32  	%r132, %r131, 254;
	shl.b32 	%r133, %r112, 2;
	mov.b32 	%r50, %f61;
	shl.b32 	%r134, %r112, 1;
	add.s32 	%r135, %r117, %r134;
	add.s32 	%r49, %r135, %r133;
	// begin inline asm
	@%p3 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r49, 12;
	mov.b32 	%r52, %f62;
	// begin inline asm
	@%p3 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r49, 24;
	mov.b32 	%r54, %f63;
	// begin inline asm
	@%p3 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r49, 36;
	mov.b32 	%r56, %f64;
	// begin inline asm
	@%p3 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r49, 4;
	mov.b32 	%r58, %f65;
	// begin inline asm
	@%p3 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r49, 16;
	mov.b32 	%r60, %f66;
	// begin inline asm
	@%p3 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r49, 28;
	mov.b32 	%r62, %f67;
	// begin inline asm
	@%p3 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r49, 40;
	mov.b32 	%r64, %f68;
	// begin inline asm
	@%p3 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r136, %r132, 2;
	shl.b32 	%r137, %r132, 1;
	add.s32 	%r138, %r117, %r137;
	add.s32 	%r139, %r138, %r136;
	ld.shared.u32 	%r65, [%r139];
	ld.shared.u32 	%r66, [%r139+4];
	ld.shared.u32 	%r67, [%r139+1536];
	ld.shared.u32 	%r68, [%r139+1540];
	ld.shared.u32 	%r69, [%r139+3072];
	ld.shared.u32 	%r70, [%r139+3076];
	ld.shared.u32 	%r71, [%r139+4608];
	ld.shared.u32 	%r72, [%r139+4612];
	// begin inline asm
	@%p17 st.global.v2.b32 [ %rd7 + 0 ], { %r65, %r66 };
	// end inline asm
	// begin inline asm
	@%p18 st.global.v2.b32 [ %rd8 + 0 ], { %r67, %r68 };
	// end inline asm
	// begin inline asm
	@%p19 st.global.v2.b32 [ %rd9 + 0 ], { %r69, %r70 };
	// end inline asm
	// begin inline asm
	@%p20 st.global.v2.b32 [ %rd10 + 0 ], { %r71, %r72 };
	// end inline asm
	.loc	1 53 25                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:53:25
	add.s64 	%rd11, %rd18, %rd19;
	.loc	1 53 56                         // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:53:56
	bar.sync 	0;
	add.s32 	%r73, %r117, %r82;
	selp.u16 	%rs1, 1, 0, %p46;
	selp.u16 	%rs2, 1, 0, %p45;
	selp.u16 	%rs3, 1, 0, %p44;
	selp.u16 	%rs4, 1, 0, %p43;
	// begin inline asm
	@%p3 st.shared.v4.b8 [ %r73 + 0 ], { %rs1, %rs2, %rs3, %rs4 };
	// end inline asm
	add.s32 	%r74, %r73, 520;
	selp.u16 	%rs5, 1, 0, %p42;
	selp.u16 	%rs6, 1, 0, %p41;
	selp.u16 	%rs7, 1, 0, %p40;
	selp.u16 	%rs8, 1, 0, %p39;
	// begin inline asm
	@%p3 st.shared.v4.b8 [ %r74 + 0 ], { %rs5, %rs6, %rs7, %rs8 };
	// end inline asm
	bar.sync 	0;
	add.s32 	%r140, %r117, %r115;
	ld.shared.v2.u32 	{%r141, %r142}, [%r140];
	bfe.u32 	%r145, %r141, 0, 8;
	bfe.u32 	%r146, %r141, 16, 8;
	cvt.u16.u32 	%rs9, %r146;
	bfe.u32 	%r147, %r141, 8, 8;
	cvt.u16.u32 	%rs10, %r147;
	mov.b32 	%r148, {%rs10, %rs9};
	and.b32  	%r149, %r148, 65537;
	bfe.u32 	%r150, %r142, 0, 8;
	bfe.u32 	%r151, %r142, 16, 8;
	cvt.u16.u32 	%rs11, %r151;
	bfe.u32 	%r152, %r142, 8, 8;
	cvt.u16.u32 	%rs12, %r152;
	mov.b32 	%r153, {%rs12, %rs11};
	and.b32  	%r154, %r153, 65537;
	mov.b32 	{%rs13, %rs14}, %r149;
	cvt.u32.u16 	%r155, %rs14;
	bfe.u32 	%r156, %r141, 24, 1;
	prmt.b32 	%r157, %r155, %r156, 0x3340U;
	cvt.u32.u16 	%r158, %rs13;
	and.b32  	%r159, %r145, 1;
	prmt.b32 	%r160, %r159, %r158, 0x3340U;
	prmt.b32 	%r161, %r160, %r157, 0x5410U;
	mov.b32 	{%rs15, %rs16}, %r154;
	cvt.u32.u16 	%r162, %rs16;
	bfe.u32 	%r163, %r142, 24, 1;
	prmt.b32 	%r164, %r162, %r163, 0x3340U;
	cvt.u32.u16 	%r165, %rs15;
	and.b32  	%r166, %r150, 1;
	prmt.b32 	%r167, %r166, %r165, 0x3340U;
	prmt.b32 	%r168, %r167, %r164, 0x5410U;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd11 + 0 ], { %r161, %r168 };
	// end inline asm
	.loc	1 53 4                          // canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py:53:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/an/canc3khdxica2cyhxizwvs4x24ln5ki75rzvtxi3dc4uiweaviul.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 224                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xd9 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 97
.b8 110
.b8 99
.b8 51
.b8 107
.b8 104
.b8 100
.b8 120
.b8 105
.b8 99
.b8 97
.b8 50
.b8 99
.b8 121
.b8 104
.b8 120
.b8 105
.b8 122
.b8 119
.b8 118
.b8 115
.b8 52
.b8 120
.b8 50
.b8 52
.b8 108
.b8 110
.b8 53
.b8 107
.b8 105
.b8 55
.b8 53
.b8 114
.b8 122
.b8 118
.b8 116
.b8 120
.b8 105
.b8 51
.b8 100
.b8 99
.b8 52
.b8 117
.b8 105
.b8 119
.b8 101
.b8 97
.b8 118
.b8 105
.b8 117
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 97
.b8 110
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x52 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 52
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb5:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xca:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
