[![CI](https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2/actions/workflows/ALUtest.yml/badge.svg)](https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2/actions/workflows/ALUtest.yml)

[![CI](https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2/actions/workflows/ALUtest.yml/badge.svg)](https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2/actions/workflows/ALUtest.yml)

# e16-Co502-RISCV-Pipeline-CPU-Implimentation-Group2


This is the RISC-V ISA implementation by Group 2
