#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdd1270cb40 .scope module, "adder_subtractor_test" "adder_subtractor_test" 2 13;
 .timescale -9 -10;
v0x6000001ac240_0 .var/s "A", 3 0;
v0x6000001ac2d0_0 .var/s "B", 3 0;
v0x6000001ac360_0 .net "Cout", 0 0, L_0x6000018a1c70;  1 drivers
v0x6000001ac3f0_0 .var "Op", 0 0;
v0x6000001ac480_0 .net "S_actual", 3 0, L_0x6000002a88c0;  1 drivers
v0x6000001ac510_0 .net "S_expected", 3 0, L_0x6000002a8000;  1 drivers
v0x6000001ac5a0_0 .net/s *"_ivl_2", 3 0, L_0x6000002a80a0;  1 drivers
v0x6000001ac630_0 .net/s *"_ivl_4", 3 0, L_0x6000002a8140;  1 drivers
v0x6000001ac6c0_0 .net *"_ivl_6", 3 0, L_0x6000002a81e0;  1 drivers
L_0x6000002a8000 .part L_0x6000002a81e0, 0, 4;
L_0x6000002a80a0 .arith/sub 4, v0x6000001ac240_0, v0x6000001ac2d0_0;
L_0x6000002a8140 .arith/sum 4, v0x6000001ac240_0, v0x6000001ac2d0_0;
L_0x6000002a81e0 .functor MUXZ 4, L_0x6000002a8140, L_0x6000002a80a0, v0x6000001ac3f0_0, C4<>;
S_0x7fdd1270ccb0 .scope module, "adder" "four_bit_adder_subtractor" 2 58, 3 11 0, S_0x7fdd1270cb40;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Op";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018a1030 .functor NOT 4, v0x6000001ac2d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x6000001ab600_0 .net "A", 3 0, v0x6000001ac240_0;  1 drivers
v0x6000001ab690_0 .net "B", 3 0, v0x6000001ac2d0_0;  1 drivers
v0x6000001ab720_0 .net "C1", 0 0, L_0x6000018a1340;  1 drivers
v0x6000001ab7b0_0 .net "C2", 0 0, L_0x6000018a1650;  1 drivers
v0x6000001ab840_0 .net "C3", 0 0, L_0x6000018a1960;  1 drivers
v0x6000001ab8d0_0 .net "Cout", 0 0, L_0x6000018a1c70;  alias, 1 drivers
v0x6000001ab960_0 .net "Op", 0 0, v0x6000001ac3f0_0;  1 drivers
v0x6000001ab9f0_0 .net "S", 3 0, L_0x6000002a88c0;  alias, 1 drivers
v0x6000001aba80_0 .net *"_ivl_0", 3 0, L_0x6000018a1030;  1 drivers
L_0x7fdd08068008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000001abb10_0 .net/2u *"_ivl_4", 0 0, L_0x7fdd08068008;  1 drivers
L_0x7fdd08068050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000001abba0_0 .net/2u *"_ivl_6", 0 0, L_0x7fdd08068050;  1 drivers
v0x6000001abc30_0 .net "final_B", 3 0, L_0x6000002a8280;  1 drivers
v0x6000001abcc0_0 .net "final_carry", 0 0, L_0x6000002a8320;  1 drivers
L_0x6000002a8280 .functor MUXZ 4, v0x6000001ac2d0_0, L_0x6000018a1030, v0x6000001ac3f0_0, C4<>;
L_0x6000002a8320 .functor MUXZ 1, L_0x7fdd08068050, L_0x7fdd08068008, v0x6000001ac3f0_0, C4<>;
L_0x6000002a83c0 .part v0x6000001ac240_0, 0, 1;
L_0x6000002a8460 .part L_0x6000002a8280, 0, 1;
L_0x6000002a8500 .part v0x6000001ac240_0, 1, 1;
L_0x6000002a85a0 .part L_0x6000002a8280, 1, 1;
L_0x6000002a8640 .part v0x6000001ac240_0, 2, 1;
L_0x6000002a86e0 .part L_0x6000002a8280, 2, 1;
L_0x6000002a8780 .part v0x6000001ac240_0, 3, 1;
L_0x6000002a8820 .part L_0x6000002a8280, 3, 1;
L_0x6000002a88c0 .concat8 [ 1 1 1 1], L_0x6000018a1110, L_0x6000018a1420, L_0x6000018a1730, L_0x6000018a1a40;
S_0x7fdd1270ce20 .scope module, "FA1" "full_adder_nodelay" 3 50, 4 6 0, S_0x7fdd1270ccb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018a10a0 .functor XOR 1, L_0x6000002a83c0, L_0x6000002a8460, C4<0>, C4<0>;
L_0x6000018a1110 .functor XOR 1, L_0x6000018a10a0, L_0x6000002a8320, C4<0>, C4<0>;
L_0x6000018a1180 .functor AND 1, L_0x6000002a83c0, L_0x6000002a8460, C4<1>, C4<1>;
L_0x6000018a11f0 .functor AND 1, L_0x6000002a83c0, L_0x6000002a8320, C4<1>, C4<1>;
L_0x6000018a1260 .functor OR 1, L_0x6000018a1180, L_0x6000018a11f0, C4<0>, C4<0>;
L_0x6000018a12d0 .functor AND 1, L_0x6000002a8460, L_0x6000002a8320, C4<1>, C4<1>;
L_0x6000018a1340 .functor OR 1, L_0x6000018a1260, L_0x6000018a12d0, C4<0>, C4<0>;
v0x6000001aa0a0_0 .net "A", 0 0, L_0x6000002a83c0;  1 drivers
v0x6000001a9b00_0 .net "B", 0 0, L_0x6000002a8460;  1 drivers
v0x6000001a9560_0 .net "Cin", 0 0, L_0x6000002a8320;  alias, 1 drivers
v0x6000001a8fc0_0 .net "Cout", 0 0, L_0x6000018a1340;  alias, 1 drivers
v0x6000001aa1c0_0 .net "S", 0 0, L_0x6000018a1110;  1 drivers
v0x6000001aa250_0 .net *"_ivl_0", 0 0, L_0x6000018a10a0;  1 drivers
v0x6000001aa2e0_0 .net *"_ivl_10", 0 0, L_0x6000018a12d0;  1 drivers
v0x6000001aa370_0 .net *"_ivl_4", 0 0, L_0x6000018a1180;  1 drivers
v0x6000001aa400_0 .net *"_ivl_6", 0 0, L_0x6000018a11f0;  1 drivers
v0x6000001aa490_0 .net *"_ivl_8", 0 0, L_0x6000018a1260;  1 drivers
S_0x7fdd1270cf90 .scope module, "FA2" "full_adder_nodelay" 3 51, 4 6 0, S_0x7fdd1270ccb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018a13b0 .functor XOR 1, L_0x6000002a8500, L_0x6000002a85a0, C4<0>, C4<0>;
L_0x6000018a1420 .functor XOR 1, L_0x6000018a13b0, L_0x6000018a1340, C4<0>, C4<0>;
L_0x6000018a1490 .functor AND 1, L_0x6000002a8500, L_0x6000002a85a0, C4<1>, C4<1>;
L_0x6000018a1500 .functor AND 1, L_0x6000002a8500, L_0x6000018a1340, C4<1>, C4<1>;
L_0x6000018a1570 .functor OR 1, L_0x6000018a1490, L_0x6000018a1500, C4<0>, C4<0>;
L_0x6000018a15e0 .functor AND 1, L_0x6000002a85a0, L_0x6000018a1340, C4<1>, C4<1>;
L_0x6000018a1650 .functor OR 1, L_0x6000018a1570, L_0x6000018a15e0, C4<0>, C4<0>;
v0x6000001aa520_0 .net "A", 0 0, L_0x6000002a8500;  1 drivers
v0x6000001aa5b0_0 .net "B", 0 0, L_0x6000002a85a0;  1 drivers
v0x6000001aa640_0 .net "Cin", 0 0, L_0x6000018a1340;  alias, 1 drivers
v0x6000001aa6d0_0 .net "Cout", 0 0, L_0x6000018a1650;  alias, 1 drivers
v0x6000001aa760_0 .net "S", 0 0, L_0x6000018a1420;  1 drivers
v0x6000001aa7f0_0 .net *"_ivl_0", 0 0, L_0x6000018a13b0;  1 drivers
v0x6000001aa880_0 .net *"_ivl_10", 0 0, L_0x6000018a15e0;  1 drivers
v0x6000001aa910_0 .net *"_ivl_4", 0 0, L_0x6000018a1490;  1 drivers
v0x6000001aa9a0_0 .net *"_ivl_6", 0 0, L_0x6000018a1500;  1 drivers
v0x6000001aaa30_0 .net *"_ivl_8", 0 0, L_0x6000018a1570;  1 drivers
S_0x7fdd1270d100 .scope module, "FA3" "full_adder_nodelay" 3 52, 4 6 0, S_0x7fdd1270ccb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018a16c0 .functor XOR 1, L_0x6000002a8640, L_0x6000002a86e0, C4<0>, C4<0>;
L_0x6000018a1730 .functor XOR 1, L_0x6000018a16c0, L_0x6000018a1650, C4<0>, C4<0>;
L_0x6000018a17a0 .functor AND 1, L_0x6000002a8640, L_0x6000002a86e0, C4<1>, C4<1>;
L_0x6000018a1810 .functor AND 1, L_0x6000002a8640, L_0x6000018a1650, C4<1>, C4<1>;
L_0x6000018a1880 .functor OR 1, L_0x6000018a17a0, L_0x6000018a1810, C4<0>, C4<0>;
L_0x6000018a18f0 .functor AND 1, L_0x6000002a86e0, L_0x6000018a1650, C4<1>, C4<1>;
L_0x6000018a1960 .functor OR 1, L_0x6000018a1880, L_0x6000018a18f0, C4<0>, C4<0>;
v0x6000001aaac0_0 .net "A", 0 0, L_0x6000002a8640;  1 drivers
v0x6000001aab50_0 .net "B", 0 0, L_0x6000002a86e0;  1 drivers
v0x6000001aabe0_0 .net "Cin", 0 0, L_0x6000018a1650;  alias, 1 drivers
v0x6000001aac70_0 .net "Cout", 0 0, L_0x6000018a1960;  alias, 1 drivers
v0x6000001aad00_0 .net "S", 0 0, L_0x6000018a1730;  1 drivers
v0x6000001aad90_0 .net *"_ivl_0", 0 0, L_0x6000018a16c0;  1 drivers
v0x6000001aae20_0 .net *"_ivl_10", 0 0, L_0x6000018a18f0;  1 drivers
v0x6000001aaeb0_0 .net *"_ivl_4", 0 0, L_0x6000018a17a0;  1 drivers
v0x6000001aaf40_0 .net *"_ivl_6", 0 0, L_0x6000018a1810;  1 drivers
v0x6000001aafd0_0 .net *"_ivl_8", 0 0, L_0x6000018a1880;  1 drivers
S_0x7fdd1270c0a0 .scope module, "FA4" "full_adder_nodelay" 3 53, 4 6 0, S_0x7fdd1270ccb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018a19d0 .functor XOR 1, L_0x6000002a8780, L_0x6000002a8820, C4<0>, C4<0>;
L_0x6000018a1a40 .functor XOR 1, L_0x6000018a19d0, L_0x6000018a1960, C4<0>, C4<0>;
L_0x6000018a1ab0 .functor AND 1, L_0x6000002a8780, L_0x6000002a8820, C4<1>, C4<1>;
L_0x6000018a1b20 .functor AND 1, L_0x6000002a8780, L_0x6000018a1960, C4<1>, C4<1>;
L_0x6000018a1b90 .functor OR 1, L_0x6000018a1ab0, L_0x6000018a1b20, C4<0>, C4<0>;
L_0x6000018a1c00 .functor AND 1, L_0x6000002a8820, L_0x6000018a1960, C4<1>, C4<1>;
L_0x6000018a1c70 .functor OR 1, L_0x6000018a1b90, L_0x6000018a1c00, C4<0>, C4<0>;
v0x6000001ab060_0 .net "A", 0 0, L_0x6000002a8780;  1 drivers
v0x6000001ab0f0_0 .net "B", 0 0, L_0x6000002a8820;  1 drivers
v0x6000001ab180_0 .net "Cin", 0 0, L_0x6000018a1960;  alias, 1 drivers
v0x6000001ab210_0 .net "Cout", 0 0, L_0x6000018a1c70;  alias, 1 drivers
v0x6000001ab2a0_0 .net "S", 0 0, L_0x6000018a1a40;  1 drivers
v0x6000001ab330_0 .net *"_ivl_0", 0 0, L_0x6000018a19d0;  1 drivers
v0x6000001ab3c0_0 .net *"_ivl_10", 0 0, L_0x6000018a1c00;  1 drivers
v0x6000001ab450_0 .net *"_ivl_4", 0 0, L_0x6000018a1ab0;  1 drivers
v0x6000001ab4e0_0 .net *"_ivl_6", 0 0, L_0x6000018a1b20;  1 drivers
v0x6000001ab570_0 .net *"_ivl_8", 0 0, L_0x6000018a1b90;  1 drivers
S_0x7fdd1270c210 .scope task, "check" "check" 2 33, 2 33 0, S_0x7fdd1270cb40;
 .timescale -9 -10;
v0x6000001abd50_0 .var/s "a", 3 0;
v0x6000001abde0_0 .var/s "actual", 3 0;
v0x6000001abe70_0 .var/s "b", 3 0;
v0x6000001abf00_0 .var/s "expected", 3 0;
v0x6000001ac000_0 .var "op", 0 0;
TD_adder_subtractor_test.check ;
    %load/vec4 v0x6000001abf00_0;
    %load/vec4 v0x6000001abde0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v0x6000001ac000_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1937072756, 0, 32; draw_string_vec4
    %pushi/vec4 1918985076, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 6909543, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 6382692, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 6909543, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 2 40 "$display", "When %s %d and %d, got %d, but expected %d", S<0,vec4,u88>, v0x6000001abd50_0, v0x6000001abe70_0, v0x6000001abde0_0, v0x6000001abf00_0 {1 0 0};
T_0.0 ;
    %end;
S_0x7fdd1270b600 .scope task, "test" "test" 2 44, 2 44 0, S_0x7fdd1270cb40;
 .timescale -9 -10;
v0x6000001ac090_0 .var/s "a", 3 0;
v0x6000001ac120_0 .var/s "b", 3 0;
v0x6000001ac1b0_0 .var "op", 0 0;
TD_adder_subtractor_test.test ;
    %delay 200, 0;
    %load/vec4 v0x6000001ac090_0;
    %store/vec4 v0x6000001ac240_0, 0, 4;
    %load/vec4 v0x6000001ac120_0;
    %store/vec4 v0x6000001ac2d0_0, 0, 4;
    %load/vec4 v0x6000001ac1b0_0;
    %store/vec4 v0x6000001ac3f0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x6000001ac1b0_0;
    %store/vec4 v0x6000001ac000_0, 0, 1;
    %load/vec4 v0x6000001ac090_0;
    %store/vec4 v0x6000001abd50_0, 0, 4;
    %load/vec4 v0x6000001ac120_0;
    %store/vec4 v0x6000001abe70_0, 0, 4;
    %load/vec4 v0x6000001ac480_0;
    %store/vec4 v0x6000001abde0_0, 0, 4;
    %load/vec4 v0x6000001ac510_0;
    %store/vec4 v0x6000001abf00_0, 0, 4;
    %fork TD_adder_subtractor_test.check, S_0x7fdd1270c210;
    %join;
    %end;
    .scope S_0x7fdd1270cb40;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000001ac240_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000001ac2d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001ac3f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdd1270cb40;
T_3 ;
    %vpi_call 2 65 "$dumpfile", "adder_subtractor_test.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdd1270cb40 {0 0 0};
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001ac1b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000001ac090_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000001ac120_0, 0, 4;
    %fork TD_adder_subtractor_test.test, S_0x7fdd1270b600;
    %join;
    %delay 200, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_subtractor_test.v";
    "./four_bit_adder_subtractor.v";
    "./full_adder_nodelay.v";
