{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 20:29:21 2012 " "Info: Processing started: Mon Feb 20 20:29:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_vga_qsys -c de0_vga_qsys " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0_vga_qsys -c de0_vga_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-default " "Info (12022): Found design unit 1: vga_controller-default" {  } { { "../ip/vga_controller/vga_controller.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "../ip/vga_controller/vga_controller.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_signals-default " "Info (12022): Found design unit 1: vga_signals-default" {  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_signals " "Info (12023): Found entity 1: vga_signals" {  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_px_clk_pll-SYN " "Info (12022): Found design unit 1: vga_px_clk_pll-SYN" {  } { { "../ip/vga_controller/vga_px_clk_pll.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_px_clk_pll " "Info (12023): Found entity 1: vga_px_clk_pll" {  } { { "../ip/vga_controller/vga_px_clk_pll.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controll_slave-default " "Info (12022): Found design unit 1: vga_controll_slave-default" {  } { { "../ip/vga_controller/vga_controll_slave.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controll_slave " "Info (12023): Found entity 1: vga_controll_slave" {  } { { "../ip/vga_controller/vga_controll_slave.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_read_master-default " "Info (12022): Found design unit 1: dma_read_master-default" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dma_read_master " "Info (12023): Found entity 1: dma_read_master" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Info (12023): Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Info (12023): Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Info (12023): Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info (12023): Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info (12023): Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info (12023): Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info (12023): Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info (12023): Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux_001 " "Info (12023): Found entity 1: system_rsp_xbar_mux_001" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux " "Info (12023): Found entity 1: system_rsp_xbar_mux" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_002.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux_002 " "Info (12023): Found entity 1: system_rsp_xbar_demux_002" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux_002.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux_001 " "Info (12023): Found entity 1: system_rsp_xbar_demux_001" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux " "Info (12023): Found entity 1: system_rsp_xbar_demux" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_mux_001 " "Info (12023): Found entity 1: system_cmd_xbar_mux_001" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_mux " "Info (12023): Found entity 1: system_cmd_xbar_mux" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_002.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux_002 " "Info (12023): Found entity 1: system_cmd_xbar_demux_002" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux_002.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux_001 " "Info (12023): Found entity 1: system_cmd_xbar_demux_001" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux " "Info (12023): Found entity 1: system_cmd_xbar_demux" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info (12023): Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info (12023): Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info (12023): Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info (12023): Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info (12023): Found entity 5: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info (12023): Found entity 7: altera_merlin_burst_adapter_full" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info (12023): Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_002.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_002_default_decode " "Info (12023): Found entity 1: system_id_router_002_default_decode" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router_002 " "Info (12023): Found entity 2: system_id_router_002" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_001.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_001_default_decode " "Info (12023): Found entity 1: system_id_router_001_default_decode" {  } { { "system/synthesis/submodules/system_id_router_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router_001 " "Info (12023): Found entity 2: system_id_router_001" {  } { { "system/synthesis/submodules/system_id_router_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_default_decode " "Info (12023): Found entity 1: system_id_router_default_decode" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router " "Info (12023): Found entity 2: system_id_router" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_002.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_002_default_decode " "Info (12023): Found entity 1: system_addr_router_002_default_decode" {  } { { "system/synthesis/submodules/system_addr_router_002.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router_002 " "Info (12023): Found entity 2: system_addr_router_002" {  } { { "system/synthesis/submodules/system_addr_router_002.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_001.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_001_default_decode " "Info (12023): Found entity 1: system_addr_router_001_default_decode" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router_001 " "Info (12023): Found entity 2: system_addr_router_001" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_default_decode " "Info (12023): Found entity 1: system_addr_router_default_decode" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router " "Info (12023): Found entity 2: system_addr_router" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info (12023): Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info (12023): Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info (12023): Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info (12023): Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info (12023): Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/vga_controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-default " "Info (12022): Found design unit 1: vga_controller-default" {  } { { "system/synthesis/submodules/vga_controller.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "system/synthesis/submodules/vga_controller.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_log_module " "Info (12023): Found entity 1: system_jtag_uart_0_log_module" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_sim_scfifo_w " "Info (12023): Found entity 2: system_jtag_uart_0_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_scfifo_w " "Info (12023): Found entity 3: system_jtag_uart_0_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_drom_module " "Info (12023): Found entity 4: system_jtag_uart_0_drom_module" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0_sim_scfifo_r " "Info (12023): Found entity 5: system_jtag_uart_0_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 system_jtag_uart_0_scfifo_r " "Info (12023): Found entity 6: system_jtag_uart_0_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 system_jtag_uart_0 " "Info (12023): Found entity 7: system_jtag_uart_0" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram_0.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_input_efifo_module " "Info (12023): Found entity 1: system_sdram_0_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0 " "Info (12023): Found entity 2: system_sdram_0" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: system_cpu_0_jtag_debug_module_sysclk" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0.v 24 24 " "Info (12021): Found 24 design units, including 24 entities, in source file system/synthesis/submodules/system_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_ic_data_module " "Info (12023): Found entity 1: system_cpu_0_ic_data_module" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_cpu_0_ic_tag_module " "Info (12023): Found entity 2: system_cpu_0_ic_tag_module" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 system_cpu_0_register_bank_a_module " "Info (12023): Found entity 3: system_cpu_0_register_bank_a_module" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 system_cpu_0_register_bank_b_module " "Info (12023): Found entity 4: system_cpu_0_register_bank_b_module" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 system_cpu_0_nios2_oci_debug " "Info (12023): Found entity 5: system_cpu_0_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 system_cpu_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 6: system_cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 system_cpu_0_nios2_ocimem " "Info (12023): Found entity 7: system_cpu_0_nios2_ocimem" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 system_cpu_0_nios2_avalon_reg " "Info (12023): Found entity 8: system_cpu_0_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 system_cpu_0_nios2_oci_break " "Info (12023): Found entity 9: system_cpu_0_nios2_oci_break" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 system_cpu_0_nios2_oci_xbrk " "Info (12023): Found entity 10: system_cpu_0_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 system_cpu_0_nios2_oci_dbrk " "Info (12023): Found entity 11: system_cpu_0_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 system_cpu_0_nios2_oci_itrace " "Info (12023): Found entity 12: system_cpu_0_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 system_cpu_0_nios2_oci_td_mode " "Info (12023): Found entity 13: system_cpu_0_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 system_cpu_0_nios2_oci_dtrace " "Info (12023): Found entity 14: system_cpu_0_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 system_cpu_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 15: system_cpu_0_nios2_oci_compute_tm_count" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 system_cpu_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 16: system_cpu_0_nios2_oci_fifowp_inc" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 system_cpu_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 17: system_cpu_0_nios2_oci_fifocount_inc" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 system_cpu_0_nios2_oci_fifo " "Info (12023): Found entity 18: system_cpu_0_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 system_cpu_0_nios2_oci_pib " "Info (12023): Found entity 19: system_cpu_0_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 system_cpu_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 20: system_cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 system_cpu_0_nios2_oci_im " "Info (12023): Found entity 21: system_cpu_0_nios2_oci_im" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 system_cpu_0_nios2_performance_monitors " "Info (12023): Found entity 22: system_cpu_0_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 system_cpu_0_nios2_oci " "Info (12023): Found entity 23: system_cpu_0_nios2_oci" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 system_cpu_0 " "Info (12023): Found entity 24: system_cpu_0" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_test_bench " "Info (12023): Found entity 1: system_cpu_0_test_bench" {  } { { "system/synthesis/submodules/system_cpu_0_test_bench.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_jtag_debug_module_tck " "Info (12023): Found entity 1: system_cpu_0_jtag_debug_module_tck" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_oci_test_bench " "Info (12023): Found entity 1: system_cpu_0_oci_test_bench" {  } { { "system/synthesis/submodules/system_cpu_0_oci_test_bench.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: system_cpu_0_jtag_debug_module_wrapper" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_0_mult_cell.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_0_mult_cell " "Info (12023): Found entity 1: system_cpu_0_mult_cell" {  } { { "system/synthesis/submodules/system_cpu_0_mult_cell.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sysclks.v 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/system_sysclks.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sysclks_dffpipe_l2c " "Info (12023): Found entity 1: system_sysclks_dffpipe_l2c" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_sysclks_stdsync_sv6 " "Info (12023): Found entity 2: system_sysclks_stdsync_sv6" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 system_sysclks_altpll_3pa2 " "Info (12023): Found entity 3: system_sysclks_altpll_3pa2" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 system_sysclks " "Info (12023): Found entity 4: system_sysclks" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_vga_qsys.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file de0_vga_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_qsys-default " "Info (12022): Found design unit 1: de0_vga_qsys-default" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_qsys " "Info (12023): Found entity 1: de0_vga_qsys" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info (12022): Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info (12023): Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu_0.v(1690) " "Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(1690): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1690 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu_0.v(1692) " "Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(1692): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1692 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu_0.v(1848) " "Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(1848): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1848 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu_0.v(2767) " "Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(2767): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2767 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0.v(316) " "Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0.v(326) " "Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0.v(336) " "Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0.v(680) " "Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_vga_qsys " "Info (12127): Elaborating entity \"de0_vga_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:qsys_system_0 " "Info (12128): Elaborating entity \"system\" for hierarchy \"system:qsys_system_0\"" {  } { { "de0_vga_qsys.vhd" "qsys_system_0" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sysclks system:qsys_system_0\|system_sysclks:sysclks " "Info (12128): Elaborating entity \"system_sysclks\" for hierarchy \"system:qsys_system_0\|system_sysclks:sysclks\"" {  } { { "system/synthesis/system.v" "sysclks" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sysclks_stdsync_sv6 system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_stdsync_sv6:stdsync2 " "Info (12128): Elaborating entity \"system_sysclks_stdsync_sv6\" for hierarchy \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_stdsync_sv6:stdsync2\"" {  } { { "system/synthesis/submodules/system_sysclks.v" "stdsync2" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sysclks_dffpipe_l2c system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_stdsync_sv6:stdsync2\|system_sysclks_dffpipe_l2c:dffpipe3 " "Info (12128): Elaborating entity \"system_sysclks_dffpipe_l2c\" for hierarchy \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_stdsync_sv6:stdsync2\|system_sysclks_dffpipe_l2c:dffpipe3\"" {  } { { "system/synthesis/submodules/system_sysclks.v" "dffpipe3" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sysclks_altpll_3pa2 system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1 " "Info (12128): Elaborating entity \"system_sysclks_altpll_3pa2\" for hierarchy \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\"" {  } { { "system/synthesis/submodules/system_sysclks.v" "sd1" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0 system:qsys_system_0\|system_cpu_0:cpu_0 " "Info (12128): Elaborating entity \"system_cpu_0\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\"" {  } { { "system/synthesis/system.v" "cpu_0" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_test_bench system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_test_bench:the_system_cpu_0_test_bench " "Info (12128): Elaborating entity \"system_cpu_0_test_bench\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_test_bench:the_system_cpu_0_test_bench\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_test_bench" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 4901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_ic_data_module system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_data_module:system_cpu_0_ic_data " "Info (12128): Elaborating entity \"system_cpu_0_ic_data_module\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_data_module:system_cpu_0_ic_data\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_ic_data" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 5759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_data_module:system_cpu_0_ic_data\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_data_module:system_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_altsyncram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3id1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3id1 " "Info (12023): Found entity 1: altsyncram_3id1" {  } { { "db/altsyncram_3id1.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_3id1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3id1 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_data_module:system_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_3id1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_3id1\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_data_module:system_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_3id1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_ic_tag_module system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag " "Info (12128): Elaborating entity \"system_cpu_0_ic_tag_module\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_ic_tag" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 5825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_altsyncram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0h1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0h1 " "Info (12023): Found entity 1: altsyncram_q0h1" {  } { { "db/altsyncram_q0h1.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_q0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0h1 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q0h1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_q0h1\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_register_bank_a_module system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a " "Info (12128): Elaborating entity \"system_cpu_0_register_bank_a_module\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_register_bank_a" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_altsyncram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmg1 " "Info (12023): Found entity 1: altsyncram_vmg1" {  } { { "db/altsyncram_vmg1.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_vmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmg1 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vmg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_vmg1\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_register_bank_b_module system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b " "Info (12128): Elaborating entity \"system_cpu_0_register_bank_b_module\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_register_bank_b" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_altsyncram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ng1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ng1 " "Info (12023): Found entity 1: altsyncram_0ng1" {  } { { "db/altsyncram_0ng1.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_0ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ng1 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0ng1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0ng1\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_mult_cell system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell " "Info (12128): Elaborating entity \"system_cpu_0_mult_cell\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_mult_cell" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "system/synthesis/submodules/system_cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_dfr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_dfr2 " "Info (12023): Found entity 1: mult_add_dfr2" {  } { { "db/mult_add_dfr2.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mult_add_dfr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_dfr2 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_dfr2\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_br81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_br81 " "Info (12023): Found entity 1: ded_mult_br81" {  } { { "db/ded_mult_br81.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/ded_mult_br81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_br81 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1 " "Info (12128): Elaborating entity \"ded_mult_br81\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\"" {  } { { "db/mult_add_dfr2.tdf" "ded_mult1" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mult_add_dfr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info (12023): Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\|dffpipe_93c:pre_result " "Info (12128): Elaborating entity \"dffpipe_93c\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_br81.tdf" "pre_result" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/ded_mult_br81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "system/synthesis/submodules/system_cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_mult_cell.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ffr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ffr2 " "Info (12023): Found entity 1: mult_add_ffr2" {  } { { "db/mult_add_ffr2.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mult_add_ffr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ffr2 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ffr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_ffr2\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ffr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_debug system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_debug\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_debug" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_ocimem system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem " "Info (12128): Elaborating entity \"system_cpu_0_nios2_ocimem\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_ocimem" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_ociram_lpm_dram_bdp_component_module system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"system_cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_ociram_lpm_dram_bdp_component" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_altsyncram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p082.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p082.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p082 " "Info (12023): Found entity 1: altsyncram_p082" {  } { { "db/altsyncram_p082.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_p082.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p082 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_p082:auto_generated " "Info (12128): Elaborating entity \"altsyncram_p082\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem\|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_p082:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_avalon_reg system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg " "Info (12128): Elaborating entity \"system_cpu_0_nios2_avalon_reg\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_avalon_reg" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_break system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_break\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_break" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_xbrk system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_xbrk:the_system_cpu_0_nios2_oci_xbrk " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_xbrk\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_xbrk:the_system_cpu_0_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_xbrk" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_dbrk system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_dbrk\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_dbrk" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_itrace system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_itrace\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_itrace" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_dtrace system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_dtrace:the_system_cpu_0_nios2_oci_dtrace " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_dtrace\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_dtrace:the_system_cpu_0_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_dtrace" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_td_mode system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_dtrace:the_system_cpu_0_nios2_oci_dtrace\|system_cpu_0_nios2_oci_td_mode:system_cpu_0_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_td_mode\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_dtrace:the_system_cpu_0_nios2_oci_dtrace\|system_cpu_0_nios2_oci_td_mode:system_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_fifo system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_fifo\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_fifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_compute_tm_count system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_nios2_oci_compute_tm_count:system_cpu_0_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_nios2_oci_compute_tm_count:system_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_fifowp_inc system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_nios2_oci_fifowp_inc:system_cpu_0_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_nios2_oci_fifowp_inc:system_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_fifocount_inc system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_nios2_oci_fifocount_inc:system_cpu_0_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_nios2_oci_fifocount_inc:system_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_oci_test_bench system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_oci_test_bench:the_system_cpu_0_oci_test_bench " "Info (12128): Elaborating entity \"system_cpu_0_oci_test_bench\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo\|system_cpu_0_oci_test_bench:the_system_cpu_0_oci_test_bench\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_oci_test_bench" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_pib system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_pib:the_system_cpu_0_nios2_oci_pib " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_pib\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_pib:the_system_cpu_0_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_pib" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_nios2_oci_im system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im " "Info (12128): Elaborating entity \"system_cpu_0_nios2_oci_im\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_im" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_traceram_lpm_dram_bdp_component_module system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"system_cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_traceram_lpm_dram_bdp_component" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_altsyncram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n802.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n802 " "Info (12023): Found entity 1: altsyncram_n802" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n802 system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated " "Info (12128): Elaborating entity \"altsyncram_n802\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_jtag_debug_module_wrapper system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"system_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_jtag_debug_module_wrapper" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_jtag_debug_module_tck system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck " "Info (12128): Elaborating entity \"system_cpu_0_jtag_debug_module_tck\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\"" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" "the_system_cpu_0_jtag_debug_module_tck" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_0_jtag_debug_module_sysclk system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"system_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk\"" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" "the_system_cpu_0_jtag_debug_module_sysclk" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy\"" {  } { { "system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" "system_cpu_0_jtag_debug_module_phy" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0 system:qsys_system_0\|system_sdram_0:sdram_0 " "Info (12128): Elaborating entity \"system_sdram_0\" for hierarchy \"system:qsys_system_0\|system_sdram_0:sdram_0\"" {  } { { "system/synthesis/system.v" "sdram_0" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_input_efifo_module system:qsys_system_0\|system_sdram_0:sdram_0\|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module " "Info (12128): Elaborating entity \"system_sdram_0_input_efifo_module\" for hierarchy \"system:qsys_system_0\|system_sdram_0:sdram_0\|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_sdram_0.v" "the_system_sdram_0_input_efifo_module" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0 " "Info (12128): Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "system/synthesis/system.v" "jtag_uart_0" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Info (12128): Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "wfifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Info (12023): Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Info (12128): Elaborating entity \"scfifo_aq21\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Info (12023): Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_h031\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Info (12023): Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Info (12128): Elaborating entity \"cntr_4n7\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Info (12023): Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Info (12128): Elaborating entity \"dpram_ek21\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Info (12023): Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_i0m1\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Info (12023): Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_omb\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Info (12128): Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"system:qsys_system_0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller system:qsys_system_0\|vga_controller:vga_0 " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\"" {  } { { "system/synthesis/system.v" "vga_0" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controll_slave system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl " "Info (12128): Elaborating entity \"vga_controll_slave\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\"" {  } { { "system/synthesis/submodules/vga_controller.vhd" "ctrl" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_read_master system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma " "Info (12128): Elaborating entity \"dma_read_master\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\"" {  } { { "system/synthesis/submodules/vga_controller.vhd" "dma" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst " "Info (12128): Elaborating entity \"fifo\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "fifo_inst" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "dcfifo_component" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Info (12134): Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info (12134): Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cti1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cti1 " "Info (12023): Found entity 1: dcfifo_cti1" {  } { { "db/dcfifo_cti1.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cti1 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_cti1\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jfb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jfb " "Info (12023): Found entity 1: a_gray2bin_jfb" {  } { { "db/a_gray2bin_jfb.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_gray2bin_jfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jfb system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin " "Info (12128): Elaborating entity \"a_gray2bin_jfb\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_cti1.tdf" "wrptr_g_gray2bin" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i47.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i47 " "Info (12023): Found entity 1: a_graycounter_i47" {  } { { "db/a_graycounter_i47.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_i47.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i47 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|a_graycounter_i47:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_i47\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|a_graycounter_i47:rdptr_g1p\"" {  } { { "db/dcfifo_cti1.tdf" "rdptr_g1p" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eic.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eic " "Info (12023): Found entity 1: a_graycounter_eic" {  } { { "db/a_graycounter_eic.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_eic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eic system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|a_graycounter_eic:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_eic\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|a_graycounter_eic:wrptr_g1p\"" {  } { { "db/dcfifo_cti1.tdf" "wrptr_g1p" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li31.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li31 " "Info (12023): Found entity 1: altsyncram_li31" {  } { { "db/altsyncram_li31.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_li31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_li31 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|altsyncram_li31:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_li31\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|altsyncram_li31:fifo_ram\"" {  } { { "db/dcfifo_cti1.tdf" "fifo_ram" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Info (12023): Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\"" {  } { { "db/dcfifo_cti1.tdf" "rs_dgwp" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info (12023): Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\|dffpipe_id9:dffpipe14 " "Info (12128): Elaborating entity \"dffpipe_id9\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\|dffpipe_id9:dffpipe14\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe14" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Info (12023): Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|dffpipe_jd9:ws_brp " "Info (12128): Elaborating entity \"dffpipe_jd9\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|dffpipe_jd9:ws_brp\"" {  } { { "db/dcfifo_cti1.tdf" "ws_brp" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Info (12023): Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\"" {  } { { "db/dcfifo_cti1.tdf" "ws_dgrp" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Info (12023): Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_kd9:dffpipe18 " "Info (12128): Elaborating entity \"dffpipe_kd9\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_kd9:dffpipe18\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe18" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_456.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_456.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_456 " "Info (12023): Found entity 1: cmpr_456" {  } { { "db/cmpr_456.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_456.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_456 system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|cmpr_456:rdempty_eq_comp " "Info (12128): Elaborating entity \"cmpr_456\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|cmpr_456:rdempty_eq_comp\"" {  } { { "db/dcfifo_cti1.tdf" "rdempty_eq_comp" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_signals system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s " "Info (12128): Elaborating entity \"vga_signals\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\"" {  } { { "system/synthesis/submodules/vga_controller.vhd" "vga_s" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_px_clk_pll system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll " "Info (12128): Elaborating entity \"vga_px_clk_pll\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\"" {  } { { "../ip/vga_controller/vga_signals.vhd" "pll" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\"" {  } { { "../ip/vga_controller/vga_px_clk_pll.vhd" "altpll_component" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\"" {  } { { "../ip/vga_controller/vga_px_clk_pll.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Info (12134): Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_px_clk_pll " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_px_clk_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info (12134): Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info (12134): Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info (12134): Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info (12134): Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Info (12134): Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ip/vga_controller/vga_px_clk_pll.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_px_clk_pll_altpll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/vga_px_clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_px_clk_pll_altpll " "Info (12023): Found entity 1: vga_px_clk_pll_altpll" {  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_px_clk_pll_altpll system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated " "Info (12128): Elaborating entity \"vga_px_clk_pll_altpll\" for hierarchy \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:qsys_system_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "system/synthesis/system.v" "cpu_0_instruction_master_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:qsys_system_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "system/synthesis/system.v" "cpu_0_data_master_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:qsys_system_0\|altera_merlin_master_translator:vga_0_dma_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_master_translator:vga_0_dma_translator\"" {  } { { "system/synthesis/system.v" "vga_0_dma_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:qsys_system_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "system/synthesis/system.v" "cpu_0_jtag_debug_module_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:qsys_system_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "system/synthesis/system.v" "sdram_0_s1_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:qsys_system_0\|altera_merlin_slave_translator:sysclks_pll_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_translator:sysclks_pll_slave_translator\"" {  } { { "system/synthesis/system.v" "sysclks_pll_slave_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:qsys_system_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/system.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:qsys_system_0\|altera_merlin_slave_translator:vga_0_controll_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_translator:vga_0_controll_translator\"" {  } { { "system/synthesis/system.v" "vga_0_controll_translator" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:qsys_system_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Info (12128): Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "system/synthesis/system.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:qsys_system_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info (12128): Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:qsys_system_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:qsys_system_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system/synthesis/system.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:qsys_system_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:qsys_system_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "system/synthesis/system.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent " "Info (12128): Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "system/synthesis/system.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info (12128): Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system/synthesis/system.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system/synthesis/system.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:qsys_system_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:qsys_system_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "system/synthesis/system.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system/synthesis/system.v" "sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:qsys_system_0\|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:qsys_system_0\|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent\"" {  } { { "system/synthesis/system.v" "vga_0_dma_translator_avalon_universal_master_0_agent" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router system:qsys_system_0\|system_addr_router:addr_router " "Info (12128): Elaborating entity \"system_addr_router\" for hierarchy \"system:qsys_system_0\|system_addr_router:addr_router\"" {  } { { "system/synthesis/system.v" "addr_router" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_default_decode system:qsys_system_0\|system_addr_router:addr_router\|system_addr_router_default_decode:the_default_decode " "Info (12128): Elaborating entity \"system_addr_router_default_decode\" for hierarchy \"system:qsys_system_0\|system_addr_router:addr_router\|system_addr_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_addr_router.sv" "the_default_decode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_001 system:qsys_system_0\|system_addr_router_001:addr_router_001 " "Info (12128): Elaborating entity \"system_addr_router_001\" for hierarchy \"system:qsys_system_0\|system_addr_router_001:addr_router_001\"" {  } { { "system/synthesis/system.v" "addr_router_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_001_default_decode system:qsys_system_0\|system_addr_router_001:addr_router_001\|system_addr_router_001_default_decode:the_default_decode " "Info (12128): Elaborating entity \"system_addr_router_001_default_decode\" for hierarchy \"system:qsys_system_0\|system_addr_router_001:addr_router_001\|system_addr_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "the_default_decode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_001.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_002 system:qsys_system_0\|system_addr_router_002:addr_router_002 " "Info (12128): Elaborating entity \"system_addr_router_002\" for hierarchy \"system:qsys_system_0\|system_addr_router_002:addr_router_002\"" {  } { { "system/synthesis/system.v" "addr_router_002" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_002_default_decode system:qsys_system_0\|system_addr_router_002:addr_router_002\|system_addr_router_002_default_decode:the_default_decode " "Info (12128): Elaborating entity \"system_addr_router_002_default_decode\" for hierarchy \"system:qsys_system_0\|system_addr_router_002:addr_router_002\|system_addr_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_addr_router_002.sv" "the_default_decode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router system:qsys_system_0\|system_id_router:id_router " "Info (12128): Elaborating entity \"system_id_router\" for hierarchy \"system:qsys_system_0\|system_id_router:id_router\"" {  } { { "system/synthesis/system.v" "id_router" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_default_decode system:qsys_system_0\|system_id_router:id_router\|system_id_router_default_decode:the_default_decode " "Info (12128): Elaborating entity \"system_id_router_default_decode\" for hierarchy \"system:qsys_system_0\|system_id_router:id_router\|system_id_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_id_router.sv" "the_default_decode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_001 system:qsys_system_0\|system_id_router_001:id_router_001 " "Info (12128): Elaborating entity \"system_id_router_001\" for hierarchy \"system:qsys_system_0\|system_id_router_001:id_router_001\"" {  } { { "system/synthesis/system.v" "id_router_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_001_default_decode system:qsys_system_0\|system_id_router_001:id_router_001\|system_id_router_001_default_decode:the_default_decode " "Info (12128): Elaborating entity \"system_id_router_001_default_decode\" for hierarchy \"system:qsys_system_0\|system_id_router_001:id_router_001\|system_id_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_id_router_001.sv" "the_default_decode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_002 system:qsys_system_0\|system_id_router_002:id_router_002 " "Info (12128): Elaborating entity \"system_id_router_002\" for hierarchy \"system:qsys_system_0\|system_id_router_002:id_router_002\"" {  } { { "system/synthesis/system.v" "id_router_002" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_002_default_decode system:qsys_system_0\|system_id_router_002:id_router_002\|system_id_router_002_default_decode:the_default_decode " "Info (12128): Elaborating entity \"system_id_router_002_default_decode\" for hierarchy \"system:qsys_system_0\|system_id_router_002:id_router_002\|system_id_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "the_default_decode" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:qsys_system_0\|altera_merlin_traffic_limiter:limiter " "Info (12128): Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:qsys_system_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "system/synthesis/system.v" "limiter" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:qsys_system_0\|altera_merlin_traffic_limiter:limiter_001 " "Info (12128): Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:qsys_system_0\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "system/synthesis/system.v" "limiter_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "system/synthesis/system.v" "burst_adapter" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:qsys_system_0\|altera_reset_controller:rst_controller " "Info (12128): Elaborating entity \"altera_reset_controller\" for hierarchy \"system:qsys_system_0\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/system.v" "rst_controller" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:qsys_system_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Info (12128): Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:qsys_system_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_demux system:qsys_system_0\|system_cmd_xbar_demux:cmd_xbar_demux " "Info (12128): Elaborating entity \"system_cmd_xbar_demux\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "system/synthesis/system.v" "cmd_xbar_demux" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_demux_001 system:qsys_system_0\|system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Info (12128): Elaborating entity \"system_cmd_xbar_demux_001\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "system/synthesis/system.v" "cmd_xbar_demux_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_demux_002 system:qsys_system_0\|system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Info (12128): Elaborating entity \"system_cmd_xbar_demux_002\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "system/synthesis/system.v" "cmd_xbar_demux_002" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_mux system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux " "Info (12128): Elaborating entity \"system_cmd_xbar_mux\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "system/synthesis/system.v" "cmd_xbar_mux" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "arb" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_mux_001 system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Info (12128): Elaborating entity \"system_cmd_xbar_mux_001\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "system/synthesis/system.v" "cmd_xbar_mux_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux_001.sv" "arb" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux_001.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_demux system:qsys_system_0\|system_rsp_xbar_demux:rsp_xbar_demux " "Info (12128): Elaborating entity \"system_rsp_xbar_demux\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "system/synthesis/system.v" "rsp_xbar_demux" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_demux_001 system:qsys_system_0\|system_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Info (12128): Elaborating entity \"system_rsp_xbar_demux_001\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "system/synthesis/system.v" "rsp_xbar_demux_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_demux_002 system:qsys_system_0\|system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Info (12128): Elaborating entity \"system_rsp_xbar_demux_002\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "system/synthesis/system.v" "rsp_xbar_demux_002" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_mux system:qsys_system_0\|system_rsp_xbar_mux:rsp_xbar_mux " "Info (12128): Elaborating entity \"system_rsp_xbar_mux\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "system/synthesis/system.v" "rsp_xbar_mux" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:qsys_system_0\|system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "arb" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_mux_001 system:qsys_system_0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Info (12128): Elaborating entity \"system_rsp_xbar_mux_001\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "system/synthesis/system.v" "rsp_xbar_mux_001" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:qsys_system_0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux_001.sv" "arb" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux_001.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:qsys_system_0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:qsys_system_0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:qsys_system_0\|altera_merlin_width_adapter:width_adapter " "Info (12128): Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "system/synthesis/system.v" "width_adapter" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002 " "Info (12128): Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "system/synthesis/system.v" "width_adapter_002" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_003 " "Info (12128): Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "system/synthesis/system.v" "width_adapter_003" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_005 " "Info (12128): Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "system/synthesis/system.v" "width_adapter_005" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Info (12128): Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/system.v" "crosser" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Info (12128): Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Info (12128): Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "system/synthesis/system.v" "crosser_002" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Info (12128): Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_007 " "Info (12128): Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\"" {  } { { "system/synthesis/system.v" "crosser_007" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 3088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer " "Info (12128): Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:qsys_system_0\|system_irq_mapper:irq_mapper " "Info (12128): Elaborating entity \"system_irq_mapper\" for hierarchy \"system:qsys_system_0\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/system.v" "irq_mapper" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 3095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b system_cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Warning (12020): Port \"address_b\" on the entity instantiation of \"system_cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_cpu_0.v" "system_cpu_0_traceram_lpm_dram_bdp_component" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_cpu_0_nios2_oci_itrace 38 16 " "Warning (12020): Port \"jdo\" on the entity instantiation of \"the_system_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_cpu_0.v" "the_system_cpu_0_nios2_oci_itrace" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3226 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h224.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h224 " "Info (12023): Found entity 1: altsyncram_h224" {  } { { "db/altsyncram_h224.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_h224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_grc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_grc " "Info (12023): Found entity 1: mux_grc" {  } { { "db/mux_grc.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mux_grc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Info (12023): Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Info (12023): Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Info (12023): Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7j " "Info (12023): Found entity 1: cntr_v7j" {  } { { "db/cntr_v7j.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_v7j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Info (12023): Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_3fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Info (12023): Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Info (12023): Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Info (12023): Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "instance_one " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"instance_one\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2666 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 2827 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 3291 0 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 7327 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 611 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "Info (276004): RAM logic \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "system:qsys_system_0\|system_cpu_0:cpu_0\|Add8 lpm_add_sub " "Info (278002): Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"system:qsys_system_0\|system_cpu_0:cpu_0\|Add8\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "Add8" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6516 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system:qsys_system_0\|system_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Info (12130): Elaborated megafunction instantiation \"system:qsys_system_0\|system_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6516 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:qsys_system_0\|system_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Info (12133): Instantiated megafunction \"system:qsys_system_0\|system_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info (12134): Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info (12134): Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info (12134): Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6516 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Info (12023): Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "Warning (12190): \"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Warning (265072): Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "Warning (265074): The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 80 -1 0 } } { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "db/a_graycounter_i47.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_i47.tdf" 32 2 0 } } { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_i47.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_i47.tdf" 42 2 0 } } { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 304 -1 0 } } { "db/a_graycounter_eic.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_eic.tdf" 32 2 0 } } { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 561 -1 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 4494 -1 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 4799 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 521 -1 0 } } { "db/a_graycounter_eic.tdf" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_eic.tdf" 42 2 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 4532 -1 0 } } { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v" 606 -1 0 } } { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 728 -1 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 4831 -1 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 6272 -1 0 } } { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 4790 -1 0 } } { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 248 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[10\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[11\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[12\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[13\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[14\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[15\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[16\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[17\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[17\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[17\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[17\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[17\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[17\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[18\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[18\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[18\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[18\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[18\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[18\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[19\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[19\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[19\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[19\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[19\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[19\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[20\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[20\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[20\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[20\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[20\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[20\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[21\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[21\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[21\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[21\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[21\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[21\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[22\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[30\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[30\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[30\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[30\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[30\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[30\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[31\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[31\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[31\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[31\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[31\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[31\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[3\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[3\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[3\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[3\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[3\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[3\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[4\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[4\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[4\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[4\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[4\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[4\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[5\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[5\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[5\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[5\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[5\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[5\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[6\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[6\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[6\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[6\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[6\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[6\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[7\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[7\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[7\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[7\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[7\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[7\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[8\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[8\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[8\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[8\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[8\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[8\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\] system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]~_emulated system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]~latch " "Warning (13310): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]\" is converted into an equivalent circuit using register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]~_emulated\" and latch \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[9\]~latch\"" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "478 478 " "Info (17049): 478 registers lost all their fanouts during netlist optimizations. The first 478 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[94\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[93\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[94\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[93\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[94\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[93\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[94\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[93\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[94\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[93\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[94\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[93\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[92\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|dffpipe_jd9:ws_bwp\|dffe17a\[6\] " "Info (17050): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|dffpipe_jd9:ws_bwp\|dffe17a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|dffpipe_jd9:ws_brp\|dffe17a\[6\] " "Info (17050): Register \"system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_cti1:auto_generated\|dffpipe_jd9:ws_brp\|dffe17a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\|share_count\[0\] " "Info (17050): Register \"system:qsys_system_0\|system_cmd_xbar_mux_001:cmd_xbar_mux_001\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\|share_count\[0\] " "Info (17050): Register \"system:qsys_system_0\|system_cmd_xbar_mux:cmd_xbar_mux\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~4 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~5 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~6 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~7 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~8 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~9 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~10 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~11 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~12 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~13 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~14 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~15 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~16 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~17 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~18 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~19 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~20 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~21 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~22 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~23 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~24 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~25 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~26 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~27 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~28 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~29 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~30 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~31 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~32 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~33 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~34 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~35 " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|state~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~9 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~10 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~13 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~14 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~16 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_next~4 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_next~5 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_next~6 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_state~14 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_state~15 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_state~16 " "Info (17050): Register \"system:qsys_system_0\|system_sdram_0:sdram_0\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize~3 " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize~4 " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize~5 " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize.101 " "Info (17050): Register \"system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper\|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[3\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[4\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[5\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[6\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[7\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[8\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|source0_burstwrap\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter\|address_reg\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter\|address_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_001\|address_reg\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_001\|address_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter\|address_reg\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter\|address_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_001\|address_reg\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_001\|address_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_merlin_width_adapter:width_adapter_002\|address_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[21\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[22\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[23\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[24\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[25\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[26\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[27\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[28\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[29\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[30\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[31\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[32\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[33\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[34\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[35\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[36\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[37\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[38\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[39\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[40\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[41\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[42\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[43\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[44\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[45\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[46\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[47\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[48\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[49\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[67\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[68\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[69\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[70\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[71\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[72\] " "Info (17050): Register \"system:qsys_system_0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Info (286031): Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:instance_one " "Info (286031): Timing-Driven Synthesis is running on partition \"sld_signaltap:instance_one\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "instance_one 403 " "Info (35024): Succesfully connected in-system debug instance \"instance_one\" to all 403 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7 " "Info (16011): Adding node \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1 " "Info (16011): Adding node \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning (21074): Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9327 " "Info (21057): Implemented 9327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info (21058): Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info (21059): Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info (21060): Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8820 " "Info (21061): Implemented 8820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "430 " "Info (21064): Implemented 430 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info (21065): Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info (21062): Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Info: Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 20:30:58 2012 " "Info: Processing ended: Mon Feb 20 20:30:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Info: Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Info: Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 20:31:04 2012 " "Info: Processing started: Mon Feb 20 20:31:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_vga_qsys EP3C16F484C6 " "Info (119006): Selected device EP3C16F484C6 for design \"de0_vga_qsys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7 Cyclone III PLL " "Info (15535): Implemented PLL \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Info (15099): Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info (176445): Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info (176445): Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info (176445): Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27651 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27653 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27655 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27657 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7 Cyclone III PLL " "Info (15535): Implemented PLL \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Info (15099): Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[10\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[10\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[16\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[16\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[15\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[15\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[18\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[18\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[17\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[17\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[21\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[21\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[9\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[9\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[22\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[22\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[12\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[12\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[11\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[11\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[14\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[14\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[13\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[13\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[20\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[20\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[19\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[19\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[8\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[8\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[7\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[7\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[6\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[6\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[5\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[5\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[4\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[4\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[3\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[3\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[31\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[31\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[30\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[30\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[2\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[2\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[29\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[29\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[28\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[28\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[27\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[27\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[26\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[26\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[25\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[25\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[24\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[24\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[23\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[23\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[1\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[1\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[0\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[0\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Info (332165): Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cti1 " "Info (332165): Entity dcfifo_cti1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe18\|dffe19a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe14\|dffe15a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from * -to *fifo_ram*  " "Info (332166): set_false_path -from * -to *fifo_ram* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info (332165): Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info (332166): set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info (332050): set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_cpu_0.sdc " "Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " "Warning (332060): Node: system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 8 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27630 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2) " "Info (176353): Automatically promoted node system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 6433 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_2) " "Info (176353): Automatically promoted node system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 192 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 6433 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 92 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2461 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7845 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|comb~0  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[0\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8568 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[1\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8612 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[23\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[23]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8628 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[24\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[24]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8632 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[25\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[25]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8636 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[26\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[26]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8640 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[27\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[27]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8644 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[28\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[28]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8648 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[29\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[29]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8652 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]~head_lut " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|dma_read_master:dma\|address\[2\]~head_lut" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8656 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8844 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info (176353): Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7845 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Info (176353): Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Info (176357): Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 17029 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16879 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Info (176353): Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16901 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info (176353): Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638 " "Info (176357): Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16816 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7845 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info (176353): Automatically promoted node system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|resetlatch~0 " "Info (176357): Destination node system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 316 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 12435 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7648 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:instance_one\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:instance_one\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:instance_one\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info (176357): Destination node sld_signaltap:instance_one\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 22049 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:instance_one\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:instance_one\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 17870 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 20330 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node system:qsys_system_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|active_rnw~3 " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|active_rnw~3" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 213 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 9188 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|active_cs_n~0 " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|active_cs_n~0" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 210 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 9198 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0 " "Info (176357): Destination node system:qsys_system_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 976 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 10643 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[0\] " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[0\]" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 3306 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[2\] " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[2\]" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 3304 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[1\] " "Info (176357): Destination node system:qsys_system_0\|system_sdram_0:sdram_0\|i_refs\[1\]" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 354 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 3305 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7359 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node system:qsys_system_0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info (176357): Destination node system:qsys_system_0\|system_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7648 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|jtag_break~0 " "Info (176357): Destination node system:qsys_system_0\|system_cpu_0:cpu_0\|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci\|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug\|jtag_break~0" {  } { { "system/synthesis/submodules/system_cpu_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v" 333 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 10317 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 7363 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node system:qsys_system_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 1885 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|locked  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 39 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2467 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|screen_active  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|screen_active " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|screen_active~_wirecell " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|screen_active~_wirecell" {  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 11 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|screen_active~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 16803 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 11 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|screen_active } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2561 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|system_sysclks:sysclks\|comb~0  " "Info (176353): Automatically promoted node system:qsys_system_0\|system_sysclks:sysclks\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sysclks:sysclks|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8733 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\]  " "Info (176353): Automatically promoted node system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|comb~0 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|comb~0" {  } { { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 8844 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\]~2 " "Info (176357): Destination node system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\]~2" {  } { { "../ip/vga_controller/vga_controll_slave.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" 24 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 9241 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../ip/vga_controller/vga_controll_slave.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd" 24 -1 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 2927 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27741 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[0\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27741 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27744 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[1\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27744 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27747 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[2\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27747 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27750 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[3\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27750 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27753 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[4\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27753 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27756 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[5\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27756 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27759 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[6\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27759 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27762 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[7\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27762 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27765 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[8\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27765 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27768 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[9\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27768 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27771 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[10\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27771 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27774 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[11\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27774 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27777 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[12\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27777 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27780 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[13\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27780 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27783 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[14\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27783 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 " "Warning (176225): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 " "Warning (176267): Can't pack node system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27786 6069 6992 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "" 0 -1}  } { { "system/synthesis/submodules/system_sdram_0.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v" 440 -1 0 } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "system:qsys_system_0\|system_sdram_0:sdram_0\|m_data\[15\]~_Duplicate_1" } } } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 27786 6069 6992 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info (176252): Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Info (176252): Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Extra Info (176218): Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 I/O Output Buffer " "Extra Info (176218): Packed 54 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "51 " "Extra Info (176220): Created 51 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "Warning (15064): PLL \"system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } } { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 270 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 582 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1 0 " "Warning (15055): PLL \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1 driven by system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Info (15024): Input port INCLK\[0\] of node \"system:qsys_system_0\|vga_controller:vga_0\|vga_signals:vga_s\|vga_px_clk_pll:pll\|altpll:altpll_component\|vga_px_clk_pll_altpll:auto_generated\|pll1\" is driven by system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node system:qsys_system_0\|system_sysclks:sysclks\|system_sysclks_altpll_3pa2:sd1\|wire_pll7_clk\[0\]~clkctrl" {  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/vga_controller/vga_px_clk_pll.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 140 0 0 } } { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 36 0 0 } } { "system/synthesis/submodules/vga_controller.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 129 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 671 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } } { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 150 -1 0 } } { "system/synthesis/submodules/system_sysclks.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v" 270 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 582 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/vga_px_clk_pll_altpll.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/vga_controller/vga_px_clk_pll.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd" 140 0 0 } } { "../ip/vga_controller/vga_signals.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd" 36 0 0 } } { "system/synthesis/submodules/vga_controller.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd" 129 0 0 } } { "system/synthesis/system.v" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v" 671 0 0 } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 70 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning (15709): Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50_2 " "Warning (15710): Ignored I/O standard assignment to node \"CLOCK_50_2\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_BYTE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_BYTE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ15_AM1 " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ15_AM1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning (15710): Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_N0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_N0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_N1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_N1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_P0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_P0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKIN_P1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKIN_P1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_N0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_N0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_N1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_N1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_P0 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_P0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_CLKOUT_P1 " "Warning (15710): Ignored I/O standard assignment to node \"GPIO_CLKOUT_P1\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX0\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX1\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX2\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HEX3\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning (15710): Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning (15710): Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning (15710): Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning (15710): Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBCLK " "Warning (15710): Ignored I/O standard assignment to node \"PS2_KBCLK\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBDAT " "Warning (15710): Ignored I/O standard assignment to node \"PS2_KBDAT\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSCLK " "Warning (15710): Ignored I/O standard assignment to node \"PS2_MSCLK\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSDAT " "Warning (15710): Ignored I/O standard assignment to node \"PS2_MSDAT\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning (15710): Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning (15710): Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT0 " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT0\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT3 " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT3\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning (15710): Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning (15710): Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning (15710): Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning (15710): Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning (15710): Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Warning (15706): Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning (15706): Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15706): Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15706): Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15706): Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15706): Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15706): Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15706): Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15706): Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15706): Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15706): Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15706): Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15706): Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15706): Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15706): Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15706): Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15706): Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15706): Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15706): Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15706): Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15706): Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15706): Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Warning (15706): Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning (15706): Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Warning (15706): Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning (15706): Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Warning (15706): Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Warning (15706): Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Warning (15706): Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Warning (15706): Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Warning (15706): Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning (15706): Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning (15706): Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning (15706): Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning (15706): Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning (15706): Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning (15706): Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning (15706): Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Warning (15706): Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Warning (15706): Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning (15706): Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning (15706): Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning (15706): Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning (15706): Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning (15706): Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning (15706): Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning (15706): Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning (15706): Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning (15706): Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning (15706): Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning (15706): Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning (15706): Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning (15706): Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning (15706): Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning (15706): Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning (15706): Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning (15706): Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning (15706): Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning (15706): Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning (15706): Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning (15706): Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning (15706): Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning (15706): Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning (15706): Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning (15706): Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning (15706): Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning (15706): Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning (15706): Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning (15706): Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning (15706): Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning (15706): Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning (15706): Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning (15706): Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning (15706): Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning (15706): Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning (15706): Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning (15706): Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning (15706): Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning (15706): Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning (15706): Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning (15706): Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning (15706): Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning (15706): Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning (15706): Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning (15706): Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning (15706): Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning (15706): Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning (15706): Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning (15706): Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning (15706): Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning (15706): Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning (15706): Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning (15706): Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning (15706): Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning (15706): Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning (15706): Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning (15706): Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning (15706): Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning (15706): Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning (15706): Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning (15706): Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning (15706): Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning (15706): Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning (15706): Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning (15706): Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning (15706): Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning (15706): Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning (15706): Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning (15706): Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Warning (15706): Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Warning (15706): Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Warning (15706): Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Warning (15706): Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Warning (15706): Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Warning (15706): Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Warning (15706): Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Warning (15706): Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning (15706): Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning (15706): Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning (15706): Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning (15706): Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning (15706): Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning (15706): Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning (15706): Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Warning (15706): Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning (15706): Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning (15706): Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning (15706): Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning (15706): Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning (15706): Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning (15706): Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning (15706): Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Warning (15706): Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning (15706): Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning (15706): Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning (15706): Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning (15706): Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning (15706): Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning (15706): Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning (15706): Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Warning (15706): Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning (15706): Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning (15706): Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning (15706): Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning (15706): Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning (15706): Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning (15706): Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning (15706): Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Warning (15706): Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning (15706): Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15706): Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15706): Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15706): Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15706): Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15706): Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15706): Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15706): Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15706): Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning (15706): Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning (15706): Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning (15706): Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Warning (15706): Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Warning (15706): Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Warning (15706): Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Warning (15706): Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning (15706): Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning (15706): Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Warning (15706): Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning (15706): Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning (15706): Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning (15706): Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning (15706): Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning (15706): Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning (15706): Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning (15706): Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning (15706): Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning (15706): Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning (15706): Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning (15706): Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning (15706): Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning (15706): Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning (15706): Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning (15706): Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning (15706): Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info (170195): Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X21_Y10 X30_Y19 " "Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone III " "Warning (169177): 20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Info (169178): Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 432 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Info (169178): Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { KEY[2] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 433 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info (169178): Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 470 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info (169178): Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 471 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info (169178): Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 472 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info (169178): Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 473 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info (169178): Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 474 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info (169178): Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 475 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info (169178): Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 476 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info (169178): Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 477 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info (169178): Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 478 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info (169178): Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 479 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info (169178): Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 480 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info (169178): Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 481 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info (169178): Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 482 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info (169178): Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 483 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info (169178): Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 484 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info (169178): Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 24 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 485 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL H2 " "Info (169178): Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 9 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 431 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "/opt/altera/11.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_vga_qsys.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd" 8 0 0 } } { "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/" { { 0 { 0 ""} 0 486 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 461 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 461 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Info: Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 20:32:19 2012 " "Info: Processing ended: Mon Feb 20 20:32:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Info: Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Info: Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 20:32:26 2012 " "Info: Processing started: Mon Feb 20 20:32:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_vga_qsys -c de0_vga_qsys " "Info: Command: quartus_sta de0_vga_qsys -c de0_vga_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 20:32:27 2012 " "Info: Processing started: Mon Feb 20 20:32:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[10\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[10\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[18\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[18\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[17\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[17\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[16\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[16\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[15\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[15\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[9\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[9\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[20\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[20\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[19\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[19\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[21\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[21\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[22\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[22\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[8\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[8\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[11\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[11\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[12\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[12\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[13\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[13\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[14\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[14\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[7\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[7\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[6\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[6\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[5\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[5\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[4\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[4\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[3\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[3\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[27\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[27\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[25\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[25\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[30\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[30\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[0\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[0\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[29\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[29\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[26\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[26\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[28\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[28\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[23\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[23\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[24\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[24\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[31\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[31\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[2\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[2\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "qsys_system_0\|vga_0\|dma\|address\[1\]~latch\|combout " "Warning (335094): Node \"qsys_system_0\|vga_0\|dma\|address\[1\]~latch\|combout\" is a latch" {  } { { "../ip/vga_controller/dma_read_master.vhd" "" { Text "/home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Info (332165): Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "Info (332166): set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cti1 " "Info (332165): Entity dcfifo_cti1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe18\|dffe19a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe14\|dffe15a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from * -to *fifo_ram*  " "Info (332166): set_false_path -from * -to *fifo_ram* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info (332165): Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info (332166): set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info (332050): set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_cpu_0.sdc " "Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Info: Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 20:32:34 2012 " "Info: Processing ended: Mon Feb 20 20:32:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " "Warning (332060): Node: system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.380 " "Info (332146): Worst-case setup slack is 41.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.380         0.000 altera_reserved_tck  " "Info (332119):    41.380         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info (332146): Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "Info (332119):     0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 43.477 " "Info (332146): Worst-case recovery slack is 43.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.477         0.000 altera_reserved_tck  " "Info (332119):    43.477         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.149 " "Info (332146): Worst-case removal slack is -2.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149        -2.149 altera_reserved_tck  " "Info (332119):    -2.149        -2.149 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.545 " "Info (332146): Worst-case minimum pulse width slack is 29.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.545         0.000 altera_reserved_tck  " "Info (332119):    29.545         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.597 ns " "Info (332114): Worst Case Available Settling Time: 197.597 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " "Warning (332060): Node: system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.467 " "Info (332146): Worst-case setup slack is 42.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.467         0.000 altera_reserved_tck  " "Info (332119):    42.467         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Info (332146): Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 altera_reserved_tck  " "Info (332119):     0.251         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 43.864 " "Info (332146): Worst-case recovery slack is 43.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.864         0.000 altera_reserved_tck  " "Info (332119):    43.864         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.175 " "Info (332146): Worst-case removal slack is -2.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175        -2.175 altera_reserved_tck  " "Info (332119):    -2.175        -2.175 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.545 " "Info (332146): Worst-case minimum pulse width slack is 29.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.545         0.000 altera_reserved_tck  " "Info (332119):    29.545         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.866 ns " "Info (332114): Worst Case Available Settling Time: 197.866 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] " "Warning (332060): Node: system:qsys_system_0\|vga_controller:vga_0\|vga_controll_slave:ctrl\|registers\[1\]\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|sysclks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: qsys_system_0\|vga_0\|vga_s\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.992 " "Info (332146): Worst-case setup slack is 44.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.992         0.000 altera_reserved_tck  " "Info (332119):    44.992         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Info (332146): Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "Info (332119):     0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.965 " "Info (332146): Worst-case recovery slack is 45.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.965         0.000 altera_reserved_tck  " "Info (332119):    45.965         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.872 " "Info (332146): Worst-case removal slack is -0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872        -0.872 altera_reserved_tck  " "Info (332119):    -0.872        -0.872 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.241 " "Info (332146): Worst-case minimum pulse width slack is 29.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.241         0.000 altera_reserved_tck  " "Info (332119):    29.241         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.687 ns " "Info (332114): Worst Case Available Settling Time: 198.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 20:32:52 2012 " "Info: Processing ended: Mon Feb 20 20:32:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 637 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 637 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
