

================================================================
== Vivado HLS Report for 'V_read'
================================================================
* Date:           Thu Jan  9 23:44:27 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |    6|  25002501|    5|  24997499| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+--------------------+-----+----------+-----+----------+---------+
        |                                       |                    |     Latency    |    Interval    | Pipeline|
        |                Instance               |       Module       | min |    max   | min |    max   |   Type  |
        +---------------------------------------+--------------------+-----+----------+-----+----------+---------+
        |grp_writeV2calc_fu_152                 |writeV2calc         |    1|  24997498|    1|  24997498|   none  |
        |grp_readVoltages_fu_187                |readVoltages        |    3|      5001|    3|      5001|   none  |
        |grp_indexGeneration_fu_201             |indexGeneration     |    4|   6252501|    4|   6252501|   none  |
        |StgValue_14_V_read_entry201214_fu_224  |V_read_entry201214  |    0|         0|    0|         0|   none  |
        +---------------------------------------+--------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |       16|      -|     518|   1031|
|Instance         |        -|      -|     736|    806|
|Memory           |       64|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      11|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       80|      0|    1265|   1864|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       28|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+--------------------+---------+-------+-----+-----+
    |V_read_entry201214_U0  |V_read_entry201214  |        0|      0|    3|   14|
    |indexGeneration_U0     |indexGeneration     |        0|      0|   98|  244|
    |readVoltages_U0        |readVoltages        |        0|      0|  127|  277|
    |writeV2calc_U0         |writeV2calc         |        0|      0|  508|  271|
    +-----------------------+--------------------+---------+-------+-----+-----+
    |Total                  |                    |        0|      0|  736|  806|
    +-----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |voltagesBackup_U  |V_read_voltagesBabkb  |       64|  0|   0|  10000|   32|     2|       640000|
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total             |                      |       64|  0|   0|  10000|   32|     2|       640000|
    +------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+------+-----+---------+
    |V_SIZE_channel_i_U        |        0|   5|  44|     1|   32|       32|
    |Vi_idx_V_data_V_0_U       |        2|  61|  99|  1024|   27|    27648|
    |Vi_idx_V_data_V_1_U       |        2|  61|  99|  1024|   27|    27648|
    |Vi_idx_V_data_V_2_U       |        2|  61|  99|  1024|   27|    27648|
    |Vi_idx_V_data_V_3_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_0_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_1_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_2_U       |        2|  61|  99|  1024|   27|    27648|
    |Vj_idx_V_data_V_3_U       |        2|  61|  99|  1024|   27|    27648|
    |simConfig_BLOCK_NUMB_6_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_BLOCK_NUMB_U    |        0|   5|  39|     1|   27|       27|
    |simConfig_rowBegin_V_3_U  |        0|   5|  39|     1|   27|       27|
    |simConfig_rowEnd_V_c_U    |        0|   5|  39|     1|   27|       27|
    |simConfig_rowsToSimu_U    |        0|   5|  39|     2|   27|       54|
    +--------------------------+---------+----+----+------+-----+---------+
    |Total                     |       16| 518|1031|  8200|  383|   221405|
    +--------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |V_read_entry201214_U0_ap_ready_count    |     +    |      0|  0|   2|           2|           1|
    |readVoltages_U0_ap_ready_count          |     +    |      0|  0|   2|           2|           1|
    |V_read_entry201214_U0_ap_ready_count    |     -    |      0|  0|   2|           2|           1|
    |readVoltages_U0_ap_ready_count          |     -    |      0|  0|   2|           2|           1|
    |ap_hs_done                              |    and   |      0|  0|   1|           1|           1|
    |ap_hs_ready                             |    and   |      0|  0|   1|           1|           1|
    |ap_idle                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sync_V_read_entry201214_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    |ap_sync_readVoltages_U0_ap_start        |    and   |      0|  0|   1|           1|           1|
    |start_write                             |    and   |      0|  0|   1|           1|           1|
    |ap_reg_V_read_entry201214_U0_ap_done    |    or    |      0|  0|   1|           1|           1|
    |ap_reg_writeV2calc_U0_ap_done           |    or    |      0|  0|   1|           1|           1|
    |ap_sync_V_read_entry201214_U0_ap_ready  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_readVoltages_U0_ap_ready        |    or    |      0|  0|   1|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  18|          18|          14|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |V_read_entry201214_U0_ap_ready_count        |   2|          2|    2|          4|
    |ap_reg_V_read_entry201214_U0_ap_done        |   1|          2|    1|          2|
    |ap_reg_writeV2calc_U0_ap_done               |   1|          2|    1|          2|
    |ap_sync_reg_V_read_entry201214_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_readVoltages_U0_ap_ready        |   1|          2|    1|          2|
    |readVoltages_U0_ap_ready_count              |   2|          2|    2|          4|
    |real_start                                  |   1|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |   9|         14|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |V_read_entry201214_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_reg_V_read_entry201214_U0_ap_done        |  1|   0|    1|          0|
    |ap_reg_writeV2calc_U0_ap_done               |  1|   0|    1|          0|
    |ap_sync_reg_V_read_entry201214_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_readVoltages_U0_ap_ready        |  1|   0|    1|          0|
    |readVoltages_U0_ap_ready_count              |  2|   0|    2|          0|
    |real_start_status_reg                       |  1|   0|    1|          0|
    |start_control_reg                           |  1|   0|    1|          0|
    |start_once_reg                              |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 11|   0|   11|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_start                               |  in |    1| ap_ctrl_hs |             V_read             | return value |
|start_full_n                           |  in |    1| ap_ctrl_hs |             V_read             | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |             V_read             | return value |
|start_out                              | out |    1| ap_ctrl_hs |             V_read             | return value |
|start_write                            | out |    1| ap_ctrl_hs |             V_read             | return value |
|ap_clk                                 |  in |    1| ap_ctrl_hs |             V_read             | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |             V_read             | return value |
|ap_done                                | out |    1| ap_ctrl_hs |             V_read             | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |             V_read             | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |             V_read             | return value |
|simConfig_rowBegin_V_dout              |  in |   27|   ap_fifo  |      simConfig_rowBegin_V      |    pointer   |
|simConfig_rowBegin_V_empty_n           |  in |    1|   ap_fifo  |      simConfig_rowBegin_V      |    pointer   |
|simConfig_rowBegin_V_read              | out |    1|   ap_fifo  |      simConfig_rowBegin_V      |    pointer   |
|simConfig_rowEnd_V_dout                |  in |   27|   ap_fifo  |       simConfig_rowEnd_V       |    pointer   |
|simConfig_rowEnd_V_empty_n             |  in |    1|   ap_fifo  |       simConfig_rowEnd_V       |    pointer   |
|simConfig_rowEnd_V_read                | out |    1|   ap_fifo  |       simConfig_rowEnd_V       |    pointer   |
|simConfig_rowsToSimulate_V_dout        |  in |   27|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_empty_n     |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_read        | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout         |  in |   27|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n      |  in |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read         | out |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|V_SIZE_read                            |  in |   32|   ap_none  |           V_SIZE_read          |    scalar    |
|V_SIZE_read_ap_vld                     |  in |    1|   ap_none  |           V_SIZE_read          |    scalar    |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|V_data_V_data_0_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_read                   | out |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_1_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_read                   | out |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_2_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_read                   | out |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_3_dout                   |  in |   32|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_empty_n                |  in |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_read                   | out |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|fixedData_V_data_din                   | out |   32|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_full_n                |  in |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_write                 | out |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_tlast_V_din                | out |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_full_n             |  in |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_write              | out |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|processedData_V_data_din               | out |   32|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_full_n            |  in |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_write             | out |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_1_din             | out |   32|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_full_n          |  in |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_write           | out |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_2_din             | out |   32|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_full_n          |  in |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_write           | out |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_3_din             | out |   32|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_full_n          |  in |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_write           | out |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

