Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/fir/test-fpga.prj/components/fir/fir.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/fir/test-fpga.prj/components/fir/fir --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: fir: "Transforming system: fir"
Info: fir: "Naming system components in system: fir"
Info: fir: "Processing generation queue"
Info: fir: "Generating: fir"
Info: fir: "Generating: fir_internal"
Info: fir: Done "fir" with 2 modules, 167 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/fir/test-fpga.prj/components/fir/fir.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/fir/test-fpga.prj/components/fir/fir --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
