// Seed: 1634814557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_5;
  initial for (id_3 = id_1; id_5; id_3 = id_5) $display(1 / id_1);
  generate
    assign id_2 = id_4;
  endgenerate
  assign module_1.type_14 = 0;
  assign id_3 = id_5 >> id_5 & id_4;
  wand id_6, id_7;
  wire id_8, id_9, id_10;
  assign id_3 = id_6;
  wire id_11;
  wire id_12, id_13;
  assign id_7 = 1'd0;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input wand id_8,
    id_10
);
  for (id_11 = 1'b0; id_5; id_10 = $realtime) assign id_10 = -1'b0;
  assign id_10 = id_3;
  assign id_7  = -1;
  parameter id_12 = -1 > id_6;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
  always id_0 <= 1;
endmodule
