$date
	Fri Nov 22 01:10:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module core_test $end
$scope module core $end
$var wire 1 ! clk_i $end
$var wire 32 " i_mem_addr [31:0] $end
$var wire 1 # rst_i $end
$var wire 32 $ rf_out [31:0] $end
$var wire 32 % i_mem_out [31:0] $end
$var wire 32 & d_mem_out [31:0] $end
$var reg 4 ' current_state [3:0] $end
$var reg 32 ( d_mem_addr [31:0] $end
$var reg 32 ) d_mem_data [31:0] $end
$var reg 1 * d_mem_rw $end
$var reg 32 + i_mem_data [31:0] $end
$var reg 1 , i_mem_rw $end
$var reg 32 - pc [31:0] $end
$var reg 32 . rf_addr [31:0] $end
$var reg 32 / rf_data [31:0] $end
$var reg 1 0 rf_rw $end
$scope module d_mem $end
$var wire 32 1 addr_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 2 data_i [31:0] $end
$var wire 1 * we_i $end
$var reg 32 3 data_o [31:0] $end
$upscope $end
$scope module i_mem $end
$var wire 32 4 addr_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 5 data_i [31:0] $end
$var wire 1 , we_i $end
$var reg 32 6 data_o [31:0] $end
$upscope $end
$scope module rf $end
$var wire 32 7 addr_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 8 data_i [31:0] $end
$var wire 32 9 data_o [31:0] $end
$var wire 1 0 rw_i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
x0
bx /
bx .
bx -
x,
bx +
x*
bx )
bx (
bx '
bx &
bx %
bx $
0#
bx "
0!
$end
#20
b0 '
1#
1!
#40
0#
0!
#60
b0 $
b0 9
b0 +
b0 5
0,
b0 )
b0 2
0*
b0 (
b0 1
b0 /
b0 8
b0 .
b0 7
10
b10000000000000000000000000000000 "
b10000000000000000000000000000000 4
b10000000000000000000000000000000 -
b1 '
1!
#80
0!
#100
b1 .
b1 7
1!
#120
0!
#140
b10 .
b10 7
1!
#160
0!
#180
b11 .
b11 7
1!
#200
0!
#220
b100 .
b100 7
1!
#240
0!
#260
b101 .
b101 7
1!
#280
0!
#300
b110 .
b110 7
1!
#320
0!
#340
b111 .
b111 7
1!
#360
0!
#380
b1000 .
b1000 7
1!
#400
0!
#420
b1001 .
b1001 7
1!
#440
0!
#460
b1010 .
b1010 7
1!
#480
0!
#500
b1011 .
b1011 7
1!
#520
0!
#540
b1100 .
b1100 7
1!
#560
0!
#580
b1101 .
b1101 7
1!
#600
0!
#620
b1110 .
b1110 7
1!
#640
0!
#660
b1111 .
b1111 7
1!
#680
0!
#700
b10000 .
b10000 7
1!
#720
0!
#740
b10001 .
b10001 7
1!
#760
0!
#780
b10010 .
b10010 7
1!
#800
0!
#820
b10011 .
b10011 7
1!
#840
0!
#860
b10100 .
b10100 7
1!
#880
0!
#900
b10101 .
b10101 7
1!
#920
0!
#940
b10110 .
b10110 7
1!
#960
0!
#980
b10111 .
b10111 7
1!
#1000
0!
#1020
b11000 .
b11000 7
1!
#1040
0!
#1060
b11001 .
b11001 7
1!
#1080
0!
#1100
b11010 .
b11010 7
1!
#1120
0!
#1140
b11011 .
b11011 7
1!
#1160
0!
#1180
b11100 .
b11100 7
1!
#1200
0!
#1220
b11101 .
b11101 7
1!
#1240
0!
#1260
b11110 .
b11110 7
1!
#1280
0!
#1300
b11111 .
b11111 7
1!
#1320
0!
#1340
b11 '
1!
#1360
0!
#1380
b100 '
00
1!
#1400
0!
#1420
b101 '
1!
#1440
0!
#1460
b110 '
1!
#1480
0!
#1500
b11 '
1!
#1520
0!
#1540
b100 '
1!
#1560
0!
#1580
b101 '
1!
#1600
0!
#1620
b110 '
1!
#1640
0!
#1660
b11 '
1!
#1680
0!
#1700
b100 '
1!
#1720
0!
#1740
b101 '
1!
#1760
0!
#1780
b110 '
1!
#1800
0!
#1820
b11 '
1!
#1840
0!
#1860
b100 '
1!
#1880
0!
#1900
b101 '
1!
#1920
0!
#1940
b110 '
1!
#1960
0!
#1980
b11 '
1!
#2000
0!
#2020
b100 '
1!
#2040
0!
