#objdump: -dr
#name: Load and store variants.

.*: .*

Disassembly of section \.text:

00000000 <\.text>:
   0:	10 08             	ld r0,\(r1\)
   2:	10 09             	st r0,\(r1\)
   4:	10 21             	ld r0,\(r1\+0x4\)
   6:	10 31             	st r0,\(r1\+0x4\)
   8:	00 a0 44 0e       	ld\.gt r0,\(r1\+0x4\)
   c:	20 a0 44 0d       	st\.ge r0,\(r1\+0x4\)
  10:	00 a2 40 08       	ld r0,\(r1\+64\)
  14:	20 a2 40 08       	st r0,\(r1\+64\)
  18:	10 a2 00 00       	ld r16,\(r0\)
  1c:	30 a2 00 00       	st r16,\(r0\)
  20:	10 ab 00 10       	ld r16,\(r0\+4096\)
  24:	30 ab 00 10       	st r16,\(r0\+4096\)
  28:	f4 05             	ld r4,\(sp\+0x7c\)
  2a:	f4 07             	st r4,\(sp\+0x7c\)
  2c:	04 a2 00 c9       	ld r4,\(sp\+256\)
  30:	24 a2 00 c9       	st r4,\(sp\+256\)
  34:	04 e6 00 00 80 28 	ld r4,\(r5\+8388608\)
  3a:	24 e6 00 00 80 28 	st r4,\(r5\+8388608\)
  40:	10 0a             	ldh r0,\(r1\)
  42:	10 0b             	sth r0,\(r1\)
  44:	40 a2 08 08       	ldh r0,\(r1\+8\)
  48:	60 a2 08 08       	sth r0,\(r1\+8\)
  4c:	40 a8 a0 0f       	ldh r0,\(gp\+4000\)
  50:	60 a8 a0 0f       	sth r0,\(gp\+4000\)
  54:	40 e6 a0 86 01 c0 	ldh r0,\(gp\+100000\)
  5a:	60 e6 a0 86 01 c0 	sth r0,\(gp\+100000\)
  60:	10 0c             	ldb r0,\(r1\)
  62:	10 0d             	stb r0,\(r1\)
  64:	80 a2 37 08       	ldb r0,\(r1\+55\)
  68:	a0 a2 37 08       	stb r0,\(r1\+55\)
  6c:	92 a2 00 a0       	ldb r18,\(r20\)
  70:	b2 a2 00 a0       	stb r18,\(r20\)
  74:	83 a9 30 75       	ldb r3,\(sp\+30000\)
  78:	a3 a9 30 75       	stb r3,\(sp\+30000\)
  7c:	82 a0 4c 28       	ldb\.eq r2,\(r5\+0xc\)
  80:	a3 a0 df 30       	stb\.ne r3,\(r6\+0x1f\)
  84:	90 e6 dd 40 03 80 	ldb r16,\(r16\+213213\)
  8a:	af e6 dd 40 03 70 	stb r15,\(r14\+213213\)
  90:	10 0f             	ldsb r0,\(r1\)
  92:	10 0e             	ldsh r0,\(r1\)
  94:	e0 a2 05 08       	ldsb r0,\(r1\+5\)
  98:	c0 a2 06 08       	ldsh r0,\(r1\+6\)
  9c:	f0 a2 00 90       	ldsb r16,\(r18\)
  a0:	d1 a2 00 98       	ldsh r17,\(r19\)
  a4:	f2 ab 40 75       	ldsb r18,\(r0\+30016\)
  a8:	d2 ab 40 75       	ldsh r18,\(r0\+30016\)
  ac:	f2 a0 5a 61       	ldsb\.cs r18,\(r12\+0x1a\)
  b0:	d2 a0 da 61       	ldsh\.cc r18,\(r12\+0x1a\)
  b4:	ec e6 40 0d 03 68 	ldsb r12,\(r13\+200000\)
  ba:	cc e6 40 0d 03 68 	ldsh r12,\(r13\+200000\)
  c0:	00 a5 00 0f       	ld r0,\(r1\+\+\)
  c4:	80 a5 00 0f       	ldb r0,\(r1\+\+\)
  c8:	40 a4 00 0f       	ldh r0,\(--r1\)
  cc:	e0 a4 00 0f       	ldsb r0,\(--r1\)
  d0:	20 a5 00 0f       	st r0,\(r1\+\+\)
  d4:	60 a5 00 0f       	sth r0,\(r1\+\+\)
  d8:	a0 a4 00 0f       	stb r0,\(--r1\)
  dc:	c0 a4 00 0f       	ldsh r0,\(--r1\)
  e0:	00 a5 00 0e       	ld\.gt r0,\(r1\+\+\)
  e4:	80 a5 00 0d       	ldb\.ge r0,\(r1\+\+\)
  e8:	40 a4 00 08       	ldh\.eq r0,\(--r1\)
  ec:	e0 a4 80 08       	ldsb\.ne r0,\(--r1\)
  f0:	20 a5 80 0d       	st\.lt r0,\(r1\+\+\)
  f4:	60 a5 80 0e       	sth\.le r0,\(r1\+\+\)
  f8:	a0 a4 00 0c       	stb\.hi r0,\(--r1\)
  fc:	c0 a4 80 0c       	ldsh\.ls r0,\(--r1\)
 100:	00 a0 02 0f       	ld r0,\(r1\+r2<<2\)
 104:	41 a0 03 17       	ldh r1,\(r2\+r3<<1\)
 108:	82 a0 04 1f       	ldb r2,\(r3\+r4\)
 10c:	c2 a0 04 1f       	ldsh r2,\(r3\+r4<<1\)
 110:	20 a0 02 0f       	st r0,\(r1\+r2<<2\)
 114:	61 a0 03 17       	sth r1,\(r2\+r3<<1\)
 118:	a2 a0 04 1f       	stb r2,\(r3\+r4\)
 11c:	e3 a0 05 27       	ldsb r3,\(r4\+r5\)
 120:	00 a0 02 08       	ld\.eq r0,\(r1\+r2<<2\)
 124:	41 a0 83 10       	ldh\.ne r1,\(r2\+r3<<1\)
 128:	82 a0 04 1e       	ldb\.gt r2,\(r3\+r4\)
 12c:	c2 a0 04 1d       	ldsh\.ge r2,\(r3\+r4<<1\)
 130:	20 a0 82 0d       	st\.lt r0,\(r1\+r2<<2\)
 134:	61 a0 83 16       	sth\.le r1,\(r2\+r3<<1\)
 138:	a2 a0 84 19       	stb\.cc r2,\(r3\+r4\)
 13c:	e3 a0 05 21       	ldsb\.cs r3,\(r4\+r5\)
