;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -207, @-120
	CMP #72, @-200
	MOV -7, <-20
	SUB -207, <-120
	MOV -7, <-20
	JMN <-127, 100
	CMP @1, @-0
	SUB #72, @200
	SUB #72, @200
	JMZ 0, 21
	MOV @80, 34
	SLT 800, 340
	SUB @127, -100
	SPL 0, <802
	MOV @80, 34
	SUB @-127, 100
	MOV -7, <-20
	SUB @167, 106
	MOV -7, <-29
	JMP @-0, 2
	CMP @1, @-0
	SUB -207, <-120
	SLT 800, 340
	SUB @1, @-0
	SPL 0, <802
	MOV 11, @9
	SLT 800, 340
	SPL <127, 106
	SPL <127, 106
	SPL 0, 21
	SPL 0, 21
	JMP @-0, 2
	ADD 30, 9
	MOV -7, <-29
	MOV -7, <-20
	SUB #72, @200
	SPL 0, <842
	ADD @1, @-0
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	JMN 71, #6
	SLT 30, 9
	SPL 0, <842
	JMZ 0, 21
	CMP -207, <-120
	CMP #72, @-200
