
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.794306                       # Number of seconds simulated
sim_ticks                                4794306194500                       # Number of ticks simulated
final_tick                               4794306194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1594437                       # Simulator instruction rate (inst/s)
host_op_rate                                  4094145                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            29727517013                       # Simulator tick rate (ticks/s)
host_mem_usage                                1267860                       # Number of bytes of host memory used
host_seconds                                   161.28                       # Real time elapsed on the host
sim_insts                                   257142834                       # Number of instructions simulated
sim_ops                                     660283252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::pc.south_bridge.ide        35648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         716032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       32193600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          92864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3179904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         156608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1916288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         168448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         866496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39329152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       716032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       156608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       168448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35059968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::pc.south_bridge.ide      2665472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37725440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::pc.south_bridge.ide          557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           11188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          503025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           49686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           29942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           13539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        547812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::pc.south_bridge.ide        41648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             589460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::pc.south_bridge.ide         7435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker          400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker           53                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst            149350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           6714965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker          133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker           13                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             19370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            663267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker           13                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             32665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            399701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker           67                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             35135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            180734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8203304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       149350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        19370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        32665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        35135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           236521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7312835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::pc.south_bridge.ide       555966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7868801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7312835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide       563402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker          400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker           53                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           149350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          6714965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker          133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker           13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            19370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           663267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker           13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            32665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           399701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker           67                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            35135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           180734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16072105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   4634213435000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    160092400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        313140734400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        313140734400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        103712166900                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        103712166900                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2785607907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2785607907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3202460809050                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3202460809050                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971742                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971742                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            5435529                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5435529                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             28985                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            28985                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1689519                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          197335                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         197335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           605232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          605232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       680992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10708888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         4329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side         3201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       476836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       721203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         2808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         2084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       556788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       682799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       152176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       219286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         3307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         2530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14223681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     21791744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202285933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side       139008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       103424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     15258752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19840577                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        67392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     17817216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     21306741                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side       120640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        87744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4869632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      6741305                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       106816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        82176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              310709980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43393                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5047411                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.008480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               5004608     99.15%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 42803      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5047411                       # Request fanout histogram
system.membus.trans_dist::ReadReq             3116865                       # Transaction distribution
system.membus.trans_dist::ReadResp            3116865                       # Transaction distribution
system.membus.trans_dist::WriteReq              28985                       # Transaction distribution
system.membus.trans_dist::WriteResp             28985                       # Transaction distribution
system.membus.trans_dist::Writeback            547812                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41648                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41648                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           202426                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           53738                       # Transaction distribution
system.membus.trans_dist::ReadExReq            471971                       # Transaction distribution
system.membus.trans_dist::ReadExResp           421258                       # Transaction distribution
system.membus.trans_dist::MessageReq             4519                       # Transaction distribution
system.membus.trans_dist::MessageResp            4519                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave          270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave          140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        85606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        85606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave      5861602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio        11290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio        17742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio         9798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio         3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2082611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7986595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave         2068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave          202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total         2452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave         1874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave         1668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total         3762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave         1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave          214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total          226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8081239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave          540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave          284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave          280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         1388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2739392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2739392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave      2959744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio        22580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio        35484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio        19596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74353472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77397980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave         4136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave          404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave          364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total         4904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave         3748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave         3336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave          440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total         7524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave          156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave         3544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave          108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total         3808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave          428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total          452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80155448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1457715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1457715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1457715                       # Request fanout histogram
system.pc.south_bridge.ide.disks0.dma_read_full_pages            9                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes        36864                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            9                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          649                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      2661376                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          653                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            1                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes         4096                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            1                       # Number of DMA write transactions.
system.l2.tags.replacements                    581056                       # number of replacements
system.l2.tags.tagsinuse                 32087.031979                       # Cycle average of tags in use
system.l2.tags.total_refs                     2166425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    581056                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.728427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               54211260500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    20595.233125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     1.352611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.005390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1579.215207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      7421.880087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.090415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.000959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       133.088602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       225.711790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     0.000458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       204.647033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1443.875072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.001872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        48.537797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       433.391561                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.628517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.048194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.226498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.006245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.044064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5005                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.946625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37326472                       # Number of tag accesses
system.l2.tags.data_accesses                 37326472                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker           898                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          1182                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              329306                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data             1002752                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker           731                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           980                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              236959                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               40341                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker           660                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker           850                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              275939                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               50182                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           633                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker           852                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst               73448                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               16199                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2031912                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1689519                       # number of Writeback hits
system.l2.Writeback_hits::total               1689519                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              970                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              221                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1445                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             67525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             44109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             11867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                126725                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker            898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           1182                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               329306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1070277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker            731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            980                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               236959                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                84450                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker            660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker            850                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               275939                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                62049                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            633                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker            852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                73448                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                19423                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2158637                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker           898                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          1182                       # number of overall hits
system.l2.overall_hits::cpu0.inst              329306                       # number of overall hits
system.l2.overall_hits::cpu0.data             1070277                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker           731                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           980                       # number of overall hits
system.l2.overall_hits::cpu1.inst              236959                       # number of overall hits
system.l2.overall_hits::cpu1.data               84450                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker           660                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker           850                       # number of overall hits
system.l2.overall_hits::cpu2.inst              275939                       # number of overall hits
system.l2.overall_hits::cpu2.data               62049                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           633                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker           852                       # number of overall hits
system.l2.overall_hits::cpu3.inst               73448                       # number of overall hits
system.l2.overall_hits::cpu3.data               19423                       # number of overall hits
system.l2.overall_hits::total                 2158637                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             11188                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            160013                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              1451                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              4771                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              2447                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              7177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              2632                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              2973                       # number of ReadReq misses
system.l2.ReadReq_misses::total                192703                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          16561                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          14906                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           9109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           6626                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              47202                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          344050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           49835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           23258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           10651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              427794                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              11188                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             504063                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1451                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              54606                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2447                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              30435                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               2632                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              13624                       # number of demand (read+write) misses
system.l2.demand_misses::total                 620497                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu0.inst             11188                       # number of overall misses
system.l2.overall_misses::cpu0.data            504063                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1451                       # number of overall misses
system.l2.overall_misses::cpu1.data             54606                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2447                       # number of overall misses
system.l2.overall_misses::cpu2.data             30435                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu3.inst              2632                       # number of overall misses
system.l2.overall_misses::cpu3.data             13624                       # number of overall misses
system.l2.overall_misses::total                620497                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker          928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         1186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          340494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1162765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker          741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          238410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           45112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker          661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker          850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          278386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           57359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker          852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst           76080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           19172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2224615                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1689519                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1689519                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        17531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         9270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         6719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48647                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        411575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         93944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         35125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         13875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            554519                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker          928                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         1186                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           340494                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1574340                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker          741                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           238410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           139056                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker          661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker          850                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           278386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            92484                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker          852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            76080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            33047                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2779134                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker          928                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         1186                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          340494                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1574340                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker          741                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          238410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          139056                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker          661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker          850                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          278386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           92484                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker          852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           76080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           33047                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2779134                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.032328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.003373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.032858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.137614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.013495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.001019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.006086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.105759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.001513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.008790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.125124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.007837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.034595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.155070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086623                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.944669                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.985390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.982632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.986159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.970296                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.835935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.530476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.662149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.767640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.771469                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.032328                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.003373                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.032858                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.320174                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.013495                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.001019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.006086                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.392691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.001513                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.008790                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.329084                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.007837                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.034595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.412261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223270                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.032328                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.003373                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.032858                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.320174                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.013495                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.001019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.006086                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.392691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.001513                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.008790                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.329084                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.007837                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.034595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.412261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223270                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               547812                       # number of writebacks
system.l2.writebacks::total                    547812                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq              2920012                       # Transaction distribution
system.iobus.trans_dist::ReadResp             2920012                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53592                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11944                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41648                       # Transaction distribution
system.iobus.trans_dist::MessageReq               347                       # Transaction distribution
system.iobus.trans_dist::MessageResp              347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         6350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio         1376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio      5795590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio         1236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio        37796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio        18780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      5861602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        85606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        85606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 5947902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio           34                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         4011                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf          219                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio      2897795                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio         2472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        18898                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pciconfig.pio        35514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2959744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2706968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2706968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5668100                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                      9589929816                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  223547578                       # Number of instructions committed
system.cpu0.committedOps                    592535841                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            525289361                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 12497                       # Number of float alu accesses
system.cpu0.num_func_calls                    2429480                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     75120398                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   525289361                       # number of integer instructions
system.cpu0.num_fp_insts                        12497                       # number of float instructions
system.cpu0.num_int_register_reads          843889586                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         438597514                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               20466                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               9833                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           392045600                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          169415168                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     85736104                       # number of memory refs
system.cpu0.num_load_insts                   66140532                       # Number of load instructions
system.cpu0.num_store_insts                  19595572                       # Number of store instructions
system.cpu0.num_idle_cycles              8926383642.737576                       # Number of idle cycles
system.cpu0.num_busy_cycles              663546173.262424                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.069192                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.930808                       # Percentage of idle cycles
system.cpu0.Branches                         79099266                       # Number of branches fetched
system.cpu0.op_class::No_OpClass             12317953      2.08%      2.08% # Class of executed instruction
system.cpu0.op_class::IntAlu                494200395     83.40%     85.48% # Class of executed instruction
system.cpu0.op_class::IntMult                  253233      0.04%     85.53% # Class of executed instruction
system.cpu0.op_class::IntDiv                    19573      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   8714      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::MemRead                66140532     11.16%     96.69% # Class of executed instruction
system.cpu0.op_class::MemWrite               19595572      3.31%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 592535972                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    5431                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           339981                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.257037                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          295365497                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           339981                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           868.770599                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      61436598500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.257037                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        591903276                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       591903276                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    295440894                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      295440894                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    295440894                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       295440894                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    295440894                       # number of overall hits
system.cpu0.icache.overall_hits::total      295440894                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       340496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       340496                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       340496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        340496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       340496                       # number of overall misses
system.cpu0.icache.overall_misses::total       340496                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    295781390                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    295781390                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    295781390                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    295781390                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    295781390                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    295781390                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001151                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001151                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements         1910                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     3.023090                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          296                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs         1910                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.154974                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 4794262696000                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker     3.023090                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.188943                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.188943                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         7147                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         7147                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker          336                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total          336                       # number of ReadReq hits
system.cpu0.itb_walker_cache.WriteReq_hits::cpu0.itb.walker            2                       # number of WriteReq hits
system.cpu0.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker          338                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total          338                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker          338                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total          338                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker         2157                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         2157                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker         2157                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         2157                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker         2157                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         2157                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker         2493                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         2493                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.WriteReq_accesses::cpu0.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker         2495                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         2495                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker         2495                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         2495                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.865223                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.865223                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.864529                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.864529                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.864529                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.864529                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           15                       # number of writebacks
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements         1354                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse     7.835705                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          378                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs         1354                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.279173                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker     7.835705                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.489732                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.489732                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         5675                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         5675                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker          460                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          460                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker          460                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          460                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker          460                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          460                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker         1585                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total         1585                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker         1585                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total         1585                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker         1585                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total         1585                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker         2045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         2045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker         2045                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         2045                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker         2045                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         2045                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.775061                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.775061                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.775061                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.775061                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.775061                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.775061                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1578394                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1004.377302                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           81105663                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1578394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            51.384929                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        126717000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1004.377302                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.980837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        167235484                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       167235484                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     61969156                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       61969156                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19111942                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19111942                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        37245                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        37245                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data     81081098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81081098                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     81118343                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81118343                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1085072                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1085072                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       463124                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       463124                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       134108                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       134108                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1548196                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1548196                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1682304                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1682304                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     63054228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63054228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     19575066                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19575066                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       171353                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       171353                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     82629294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     82629294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     82800647                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     82800647                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.017209                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017209                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.023659                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023659                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.782642                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.782642                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.018737                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018737                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.020318                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020318                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1480008                       # number of writebacks
system.cpu0.dcache.writebacks::total          1480008                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                      9587904607                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   13860658                       # Number of instructions committed
system.cpu1.committedOps                     29198261                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             28245651                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  5908                       # Number of float alu accesses
system.cpu1.num_func_calls                     628273                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2255052                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    28245651                       # number of integer instructions
system.cpu1.num_fp_insts                         5908                       # number of float instructions
system.cpu1.num_int_register_reads           58055364                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          22961483                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                9654                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               4760                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            16172344                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            9203760                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      7233646                       # number of memory refs
system.cpu1.num_load_insts                    4359908                       # Number of load instructions
system.cpu1.num_store_insts                   2873738                       # Number of store instructions
system.cpu1.num_idle_cycles              9554329420.012402                       # Number of idle cycles
system.cpu1.num_busy_cycles              33575186.987598                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.003502                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.996498                       # Percentage of idle cycles
system.cpu1.Branches                          3103223                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               656765      2.25%      2.25% # Class of executed instruction
system.cpu1.op_class::IntAlu                 21236380     72.73%     74.98% # Class of executed instruction
system.cpu1.op_class::IntMult                   52718      0.18%     75.16% # Class of executed instruction
system.cpu1.op_class::IntDiv                    14587      0.05%     75.21% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   4216      0.01%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::MemRead                 4359908     14.93%     90.16% # Class of executed instruction
system.cpu1.op_class::MemWrite                2873738      9.84%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  29198312                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     209                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           237891                       # number of replacements
system.cpu1.icache.tags.tagsinuse          457.050942                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18122348                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           237891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            76.179208                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     4681799088000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   457.050942                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.892678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.892678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37072002                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37072002                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     18178374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18178374                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     18178374                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18178374                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     18178374                       # number of overall hits
system.cpu1.icache.overall_hits::total       18178374                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       238418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       238418                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       238418                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        238418                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       238418                       # number of overall misses
system.cpu1.icache.overall_misses::total       238418                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     18416792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18416792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     18416792                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18416792                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     18416792                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18416792                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.012946                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012946                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.012946                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012946                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.012946                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012946                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements         1240                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     3.730245                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          106                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         1240                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.085484                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker     3.730245                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.233140                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.233140                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         4542                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         4542                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker          189                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          189                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker          189                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          189                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker          189                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          189                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker         1388                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         1388                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker         1388                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         1388                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker         1388                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         1388                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker         1577                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         1577                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker         1577                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         1577                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker         1577                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         1577                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.880152                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.880152                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.880152                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.880152                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.880152                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.880152                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.writebacks::writebacks           32                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           32                       # number of writebacks
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements          904                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse     6.501472                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          124                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          904                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.137168                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker     6.501472                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.406342                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.406342                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         3501                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         3501                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker          204                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          204                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker          204                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          204                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker          204                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          204                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker         1031                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         1031                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker         1031                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         1031                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker         1031                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         1031                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker         1235                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         1235                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker         1235                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         1235                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker         1235                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         1235                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.834818                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.834818                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.834818                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.834818                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.834818                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.834818                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.writebacks::writebacks           22                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           22                       # number of writebacks
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            92778                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          682.758792                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6963815                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            92778                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            75.058904                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     4787820661500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   682.758792                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.666757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.666757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.457031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14706766                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14706766                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4211126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4211126                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2695158                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2695158                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data         8984                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         8984                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6906284                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6906284                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6915268                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6915268                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       133957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133957                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       175299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       175299                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         7682                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7682                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data       309256                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        309256                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       316938                       # number of overall misses
system.cpu1.dcache.overall_misses::total       316938                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4345083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4345083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2870457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2870457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        16666                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        16666                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7215540                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7215540                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7232206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7232206                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030830                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030830                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.061070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.061070                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.460938                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.460938                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.043823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043823                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        67077                       # number of writebacks
system.cpu1.dcache.writebacks::total            67077                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                      9588552713                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   13481127                       # Number of instructions committed
system.cpu2.committedOps                     26329761                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25851525                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  8319                       # Number of float alu accesses
system.cpu2.num_func_calls                     694803                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1826168                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25851525                       # number of integer instructions
system.cpu2.num_fp_insts                         8319                       # number of float instructions
system.cpu2.num_int_register_reads           51745839                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          20791414                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               13726                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               6678                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            13751187                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            8342724                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      6169935                       # number of memory refs
system.cpu2.num_load_insts                    3708280                       # Number of load instructions
system.cpu2.num_store_insts                   2461655                       # Number of store instructions
system.cpu2.num_idle_cycles              9558008474.283306                       # Number of idle cycles
system.cpu2.num_busy_cycles              30544238.716693                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.003185                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.996815                       # Percentage of idle cycles
system.cpu2.Branches                          2743095                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               136256      0.52%      0.52% # Class of executed instruction
system.cpu2.op_class::IntAlu                 19964101     75.82%     76.34% # Class of executed instruction
system.cpu2.op_class::IntMult                   44946      0.17%     76.51% # Class of executed instruction
system.cpu2.op_class::IntDiv                     8716      0.03%     76.54% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   5906      0.02%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::MemRead                 3708280     14.08%     90.65% # Class of executed instruction
system.cpu2.op_class::MemWrite                2461655      9.35%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  26329860                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     648                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           277875                       # number of replacements
system.cpu2.icache.tags.tagsinuse          469.873543                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           17562785                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           277875                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            63.203905                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     4680878086500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   469.873543                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.917722                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.917722                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36063588                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36063588                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     17614203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17614203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     17614203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17614203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     17614203                       # number of overall hits
system.cpu2.icache.overall_hits::total       17614203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       278394                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       278394                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       278394                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        278394                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       278394                       # number of overall misses
system.cpu2.icache.overall_misses::total       278394                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     17892597                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17892597                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     17892597                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17892597                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     17892597                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17892597                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015559                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015559                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015559                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015559                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015559                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015559                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements         1667                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     3.724975                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          173                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs         1667                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.103779                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 4790108262500                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker     3.724975                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.232811                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.232811                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         6069                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         6069                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          258                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          258                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          258                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          258                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          258                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          258                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker         1851                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1851                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker         1851                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1851                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker         1851                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1851                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker         2109                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         2109                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker         2109                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         2109                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker         2109                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         2109                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.877667                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.877667                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.877667                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.877667                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.877667                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.877667                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.writebacks::writebacks           34                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           34                       # number of writebacks
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements         1168                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse     6.488610                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          159                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs         1168                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.136130                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle 4790146098000                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker     6.488610                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.405538                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.405538                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         4517                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         4517                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker          238                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          238                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker          238                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          238                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker          238                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          238                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker         1347                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total         1347                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker         1347                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total         1347                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker         1347                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total         1347                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker         1585                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         1585                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker         1585                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         1585                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker         1585                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         1585                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.849842                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.849842                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.849842                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.849842                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.849842                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.849842                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.writebacks::writebacks           24                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           24                       # number of writebacks
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           149077                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          926.732457                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5929388                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           149077                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            39.773996                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     372278859500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   926.732457                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.905012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.905012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         12558846                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        12558846                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3551350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3551350                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2331766                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2331766                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data         8387                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         8387                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5883116                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5883116                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5891503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5891503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       138629                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       138629                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       128205                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       128205                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        11180                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        11180                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data       266834                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        266834                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       278014                       # number of overall misses
system.cpu2.dcache.overall_misses::total       278014                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3689979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3689979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2459971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2459971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        19567                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        19567                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6149950                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6149950                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6169517                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6169517                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.037569                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037569                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.052116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052116                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.571370                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.571370                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.043388                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043388                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.045063                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045063                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       112763                       # number of writebacks
system.cpu2.dcache.writebacks::total           112763                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                      9588506165                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    6253471                       # Number of instructions committed
system.cpu3.committedOps                     12219389                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             11970283                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 11023                       # Number of float alu accesses
system.cpu3.num_func_calls                     282246                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       893886                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    11970283                       # number of integer instructions
system.cpu3.num_fp_insts                        11023                       # number of float instructions
system.cpu3.num_int_register_reads           23676013                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           9755812                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               18241                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               8761                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads             6887126                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            4110601                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      2728390                       # number of memory refs
system.cpu3.num_load_insts                    1707494                       # Number of load instructions
system.cpu3.num_store_insts                   1020896                       # Number of store instructions
system.cpu3.num_idle_cycles              9574234739.394621                       # Number of idle cycles
system.cpu3.num_busy_cycles              14271425.605380                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.001488                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.998512                       # Percentage of idle cycles
system.cpu3.Branches                          1271562                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                73560      0.60%      0.60% # Class of executed instruction
system.cpu3.op_class::IntAlu                  9383356     76.79%     77.39% # Class of executed instruction
system.cpu3.op_class::IntMult                   24005      0.20%     77.59% # Class of executed instruction
system.cpu3.op_class::IntDiv                     2339      0.02%     77.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                   7884      0.06%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::MemRead                 1707494     13.97%     91.65% # Class of executed instruction
system.cpu3.op_class::MemWrite                1020896      8.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  12219534                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            75573                       # number of replacements
system.cpu3.icache.tags.tagsinuse          467.549703                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8250749                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            75573                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           109.175883                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     4683365668000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   467.549703                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.913183                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.913183                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16795776                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16795776                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      8283756                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8283756                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      8283756                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8283756                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      8283756                       # number of overall hits
system.cpu3.icache.overall_hits::total        8283756                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        76088                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        76088                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        76088                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         76088                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        76088                       # number of overall misses
system.cpu3.icache.overall_misses::total        76088                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      8359844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8359844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      8359844                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8359844                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      8359844                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8359844                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009102                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009102                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009102                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009102                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009102                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009102                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements         1431                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     3.711998                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          122                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1431                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.085255                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker     3.711998                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.232000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.232000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.tag_accesses         5320                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         5320                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          203                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          203                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          203                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          203                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          203                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          203                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker         1638                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         1638                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker         1638                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         1638                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker         1638                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         1638                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker         1841                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total         1841                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker         1841                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total         1841                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker         1841                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total         1841                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.889734                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.889734                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.889734                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.889734                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.889734                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.889734                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements         1011                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse     6.469783                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          364                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         1011                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.360040                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker     6.469783                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.404361                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.404361                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.tag_accesses         4970                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         4970                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker          616                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          616                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker          616                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          616                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker          616                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          616                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker         1246                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker         1246                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         1246                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker         1246                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         1246                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker         1862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total         1862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker         1862                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total         1862                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker         1862                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total         1862                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.669173                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.669173                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.669173                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.669173                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.669173                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.669173                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.writebacks::writebacks           38                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           38                       # number of writebacks
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            39599                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          759.858314                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2627846                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            39599                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            66.361423                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     4793320144500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   759.858314                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.742049                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.742049                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          749                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          740                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5537067                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5537067                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1647478                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1647478                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       985300                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        985300                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data         5682                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         5682                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2632778                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2632778                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2638460                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2638460                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        53593                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        53593                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        35939                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        35939                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         2662                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         2662                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        89532                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         89532                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        92194                       # number of overall misses
system.cpu3.dcache.overall_misses::total        92194                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1701071                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1701071                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1021239                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1021239                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         8344                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         8344                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2722310                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2722310                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2730654                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2730654                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031505                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031505                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.035192                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.035192                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.319032                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.319032                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.032888                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032888                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.033763                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033763                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        29444                       # number of writebacks
system.cpu3.dcache.writebacks::total            29444                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                42753                       # number of replacements
system.iocache.tags.tagsinuse                0.025196                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                42753                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         4677612084509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide     0.025196                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.001575                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.001575                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               385227                       # Number of tag accesses
system.iocache.tags.data_accesses              385227                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide        41648                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        41648                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::pc.south_bridge.ide         1155                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1155                       # number of ReadReq misses
system.iocache.demand_misses::pc.south_bridge.ide         1155                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1155                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         1155                       # number of overall misses
system.iocache.overall_misses::total             1155                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide         1155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1155                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide        41648                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41648                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         1155                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1155                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         1155                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1155                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      41648                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010186                       # Number of seconds simulated
sim_ticks                                 10186083000                       # Number of ticks simulated
final_tick                               4804693865000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               24936621                       # Simulator instruction rate (inst/s)
host_op_rate                                 63383425                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              952054043                       # Simulator tick rate (ticks/s)
host_mem_usage                                1427604                       # Number of bytes of host memory used
host_seconds                                    10.70                       # Real time elapsed on the host
sim_insts                                   266797945                       # Number of instructions simulated
sim_ops                                     678142479                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst          77440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         605120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         149376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         404736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          72000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         866560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         147136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         617152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2941440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        77440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       149376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        72000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       147136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        445952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       423488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::pc.south_bridge.ide      4296704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4720192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            1210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            9455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            6324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           13540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            9643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6617                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::pc.south_bridge.ide        67136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73753                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        37698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        25132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           7602530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          59406545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        25132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        18849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          14664715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          39734214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker         6283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           7068468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          85072937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        31415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        43982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          14444807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          60587765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288770472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      7602530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     14664715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      7068468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     14444807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43780519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41575157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::pc.south_bridge.ide    421821028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463396185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41575157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide    421821028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        37698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        25132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          7602530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         59406545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        25132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        18849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         14664715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         39734214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker         6283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          7068468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         85072937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        31415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        43982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         14444807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         60587765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            752166657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     9851861250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       340340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        313819153440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        313819153440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        103936859190                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        103936859190                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2791642923750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2791642923750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3209398936380                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3209398936380                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971742                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971742                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             260065                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            260065                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1922                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1922                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            90391                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           17945                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        70518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       102014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         4813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side         5140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        92852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         5822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         5089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       132219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         4951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         4992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       105091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         5345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                773377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2256576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3482591                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side       154944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       168512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2729216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3210420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       191104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       169216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2462336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4825197                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side       162112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       164544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2184256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      3829397                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       130944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       173760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26295125                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69212                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           496906                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.137197                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                428732     86.28%     86.28% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 68174     13.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496906                       # Request fanout histogram
system.membus.trans_dist::ReadReq               19167                       # Transaction distribution
system.membus.trans_dist::ReadResp              19167                       # Transaction distribution
system.membus.trans_dist::WriteReq               1922                       # Transaction distribution
system.membus.trans_dist::WriteResp              1922                       # Transaction distribution
system.membus.trans_dist::Writeback              6617                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        67136                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        67136                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            18185                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3765                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34253                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29061                       # Transaction distribution
system.membus.trans_dist::MessageReq              268                       # Transaction distribution
system.membus.trans_dist::MessageResp             268                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       136348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       136348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       125679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       131983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 268867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2997                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio          412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio          412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3364928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3369685                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7733893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            144128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  144128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              144128                       # Request fanout histogram
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages         1049                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      4296704                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs         1049                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.l2.tags.replacements                     32927                       # number of replacements
system.l2.tags.tagsinuse                 30395.967462                       # Cycle average of tags in use
system.l2.tags.total_refs                      525628                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32927                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.963434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17246.131077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     1.502473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.285346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1860.848935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3066.789233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     6.269804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.792574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1694.443809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       917.248487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.678162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1150.159176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1381.939797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     4.625109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.795589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      2228.750196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       832.707696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.526310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.056789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.093591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.051710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.027992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.035100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.042173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.068016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.025412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.927611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4081                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.948517                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3130802                       # Number of tag accesses
system.l2.tags.data_accesses                  3130802                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          1314                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          1145                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst               34049                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               13079                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker          1415                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          1515                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst               40310                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               13858                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          1374                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          1274                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst               37349                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               16856                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker          1788                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          1082                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst               31830                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               12489                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  210727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            90391                       # number of Writeback hits
system.l2.Writeback_hits::total                 90391                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              237                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  600                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              6642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              5323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              6960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              7543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26468                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           1314                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           1145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                34049                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                19721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker           1415                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           1515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                40310                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                19181                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           1374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           1274                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                37349                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                23816                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker           1788                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           1082                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                31830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                20032                       # number of demand (read+write) hits
system.l2.demand_hits::total                   237195                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          1314                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          1145                       # number of overall hits
system.l2.overall_hits::cpu0.inst               34049                       # number of overall hits
system.l2.overall_hits::cpu0.data               19721                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker          1415                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          1515                       # number of overall hits
system.l2.overall_hits::cpu1.inst               40310                       # number of overall hits
system.l2.overall_hits::cpu1.data               19181                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          1374                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          1274                       # number of overall hits
system.l2.overall_hits::cpu2.inst               37349                       # number of overall hits
system.l2.overall_hits::cpu2.data               23816                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker          1788                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          1082                       # number of overall hits
system.l2.overall_hits::cpu3.inst               31830                       # number of overall hits
system.l2.overall_hits::cpu3.data               20032                       # number of overall hits
system.l2.overall_hits::total                  237195                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              1210                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              5026                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              2334                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              1433                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              1125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              2098                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              2299                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              1344                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16899                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            869                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            731                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data            626                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data            699                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2925                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            4953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           11517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            8739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29901                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               1210                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               9718                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               2334                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               6386                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1125                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              13615                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               2299                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              10083                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46800                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu0.inst              1210                       # number of overall misses
system.l2.overall_misses::cpu0.data              9718                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu1.inst              2334                       # number of overall misses
system.l2.overall_misses::cpu1.data              6386                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1125                       # number of overall misses
system.l2.overall_misses::cpu2.data             13615                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker            7                       # number of overall misses
system.l2.overall_misses::cpu3.inst              2299                       # number of overall misses
system.l2.overall_misses::cpu3.data             10083                       # number of overall misses
system.l2.overall_misses::total                 46800                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         1320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         1149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst           35259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           18105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker         1419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         1518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst           42644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           15291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         1374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         1275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst           38474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           18954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker         1793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         1089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst           34129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           13833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              227626                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        90391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             90391                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         1106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          835                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          793                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3525                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         11334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         10276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         18477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         16282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             56369                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         1320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         1149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst            35259                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            29439                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker         1419                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         1518                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            42644                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            25567                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         1374                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         1275                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            38474                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            37431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker         1793                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         1089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            34129                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            30115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               283995                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         1320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         1149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst           35259                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           29439                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker         1419                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         1518                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           42644                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           25567                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         1374                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         1275                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           38474                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           37431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker         1793                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         1089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           34129                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           30115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              283995                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.004545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.003481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.034317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.277603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.002819                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.001976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.054732                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.093715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.000784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.029241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.110689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.002789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.006428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.067362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.097159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.074240                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.875449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.791403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.881463                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.829787                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.413976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.481997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.623315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.536728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.530451                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.004545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.003481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.034317                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.330106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.002819                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.001976                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.054732                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.249775                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.000784                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.029241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.363736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.002789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.006428                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.067362                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.334817                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164792                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.004545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.003481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.034317                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.330106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.002819                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.001976                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.054732                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.249775                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.000784                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.029241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.363736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.002789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.006428                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.067362                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.334817                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164792                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6617                       # number of writebacks
system.l2.writebacks::total                      6617                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 2214                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2214                       # Transaction distribution
system.iobus.trans_dist::WriteReq               68672                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1536                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        67136                       # Transaction distribution
system.iobus.trans_dist::MessageReq               200                       # Transaction distribution
system.iobus.trans_dist::MessageResp              200                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         4370                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         1054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       136348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total       136348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  142172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         2470                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          527                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2997                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      4305008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      4305008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4308805                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                        20659194                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2299392                       # Number of instructions committed
system.cpu0.committedOps                      4362406                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4288020                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3767                       # Number of float alu accesses
system.cpu0.num_func_calls                      80325                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       317920                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4288020                       # number of integer instructions
system.cpu0.num_fp_insts                         3767                       # number of float instructions
system.cpu0.num_int_register_reads            9184969                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3702500                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                6202                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               3000                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads             2647556                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            1523165                       # number of times the CC registers were written
system.cpu0.num_mem_refs                       997117                       # number of memory refs
system.cpu0.num_load_insts                     599582                       # Number of load instructions
system.cpu0.num_store_insts                    397535                       # Number of store instructions
system.cpu0.num_idle_cycles              15472734.668273                       # Number of idle cycles
system.cpu0.num_busy_cycles              5186459.331727                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.251048                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.748952                       # Percentage of idle cycles
system.cpu0.Branches                           429851                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                41287      0.95%      0.95% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3214400     73.68%     74.62% # Class of executed instruction
system.cpu0.op_class::IntMult                    8784      0.20%     74.83% # Class of executed instruction
system.cpu0.op_class::IntDiv                    98504      2.26%     77.08% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   2668      0.06%     77.14% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     77.14% # Class of executed instruction
system.cpu0.op_class::MemRead                  599582     13.74%     90.89% # Class of executed instruction
system.cpu0.op_class::MemWrite                 397535      9.11%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   4362760                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            35259                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2937355                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            35259                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.307950                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6194037                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6194037                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3044130                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3044130                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3044130                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3044130                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3044130                       # number of overall hits
system.cpu0.icache.overall_hits::total        3044130                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        35259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        35259                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        35259                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         35259                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        35259                       # number of overall misses
system.cpu0.icache.overall_misses::total        35259                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3079389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3079389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3079389                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3079389                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3079389                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3079389                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011450                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011450                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011450                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011450                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011450                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011450                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements         1926                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     9.503019                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          974                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs         1926                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.505711                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker     9.503019                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.593939                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.593939                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         9384                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         9384                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker         1104                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total         1104                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker         1104                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total         1104                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker         1104                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total         1104                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker         2392                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         2392                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker         2392                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         2392                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker         2392                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         2392                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker         3496                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         3496                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker         3496                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         3496                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker         3496                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         3496                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.684211                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.684211                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.684211                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.684211                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.684211                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.684211                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.writebacks::writebacks           29                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           29                       # number of writebacks
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements         2020                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    10.262029                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         1876                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs         2020                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.928713                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle 4796029426000                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker    10.262029                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.641377                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.641377                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        11427                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        11427                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker         1953                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1953                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker         1953                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1953                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker         1953                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1953                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker         2507                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total         2507                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker         2507                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total         2507                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker         2507                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total         2507                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker         4460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         4460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker         4460                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         4460                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker         4460                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         4460                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.562108                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.562108                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.562108                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.562108                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.562108                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.562108                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.writebacks::writebacks          126                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total          126                       # number of writebacks
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            30547                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          861.458062                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             897723                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            30547                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.388254                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   861.458062                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.841268                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.841268                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          847                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2028761                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2028761                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       563332                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         563332                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       379576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        379576                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        12147                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        12147                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data       942908                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          942908                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       955055                       # number of overall hits
system.cpu0.dcache.overall_hits::total         955055                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        18543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18543                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        17525                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17525                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         5116                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5116                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data        36068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        41184                       # number of overall misses
system.cpu0.dcache.overall_misses::total        41184                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       581875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       581875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       397101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       397101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data        17263                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        17263                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       978976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       978976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       996239                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       996239                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.031868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031868                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.044132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044132                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.296356                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.296356                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.036843                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036843                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.041339                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.041339                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18114                       # number of writebacks
system.cpu0.dcache.writebacks::total            18114                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                        20556773                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    2539179                       # Number of instructions committed
system.cpu1.committedOps                      4646029                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              4582733                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  2972                       # Number of float alu accesses
system.cpu1.num_func_calls                     102928                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       379325                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     4582733                       # number of integer instructions
system.cpu1.num_fp_insts                         2972                       # number of float instructions
system.cpu1.num_int_register_reads            9336918                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           3663111                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                4765                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2375                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads             2689322                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            1615668                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      1081806                       # number of memory refs
system.cpu1.num_load_insts                     649446                       # Number of load instructions
system.cpu1.num_store_insts                    432360                       # Number of store instructions
system.cpu1.num_idle_cycles              15052057.908760                       # Number of idle cycles
system.cpu1.num_busy_cycles              5504715.091240                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.267781                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.732219                       # Percentage of idle cycles
system.cpu1.Branches                           522059                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                29429      0.63%      0.63% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3520930     75.78%     76.41% # Class of executed instruction
system.cpu1.op_class::IntMult                   10306      0.22%     76.64% # Class of executed instruction
system.cpu1.op_class::IntDiv                     1802      0.04%     76.67% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   1960      0.04%     76.72% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.72% # Class of executed instruction
system.cpu1.op_class::MemRead                  649446     13.98%     90.69% # Class of executed instruction
system.cpu1.op_class::MemWrite                 432360      9.31%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   4646233                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            42644                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3286077                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            42644                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            77.058367                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6796714                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6796714                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      3334391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3334391                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3334391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3334391                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3334391                       # number of overall hits
system.cpu1.icache.overall_hits::total        3334391                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        42644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42644                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        42644                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42644                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        42644                       # number of overall misses
system.cpu1.icache.overall_misses::total        42644                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3377035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3377035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3377035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3377035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3377035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3377035                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.012628                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012628                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.012628                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012628                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.012628                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012628                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements         2445                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     8.914561                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs         1201                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2445                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.491207                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle 4797949547000                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker     8.914561                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.557160                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.557160                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses        10780                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses        10780                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker         1136                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total         1136                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker         1136                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total         1136                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker         1136                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total         1136                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker         2836                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         2836                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker         2836                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         2836                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker         2836                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         2836                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker         3972                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         3972                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker         3972                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         3972                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker         3972                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         3972                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.713998                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.713998                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.713998                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.713998                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.713998                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.713998                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.writebacks::writebacks          150                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total          150                       # number of writebacks
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements         2143                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse     9.929533                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         1400                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         2143                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.653290                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle 4797822616500                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker     9.929533                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.620596                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.620596                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        10019                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        10019                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker         1342                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         1342                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker         1342                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         1342                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker         1342                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         1342                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker         2445                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         2445                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker         2445                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         2445                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker         2445                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         2445                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker         3787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         3787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker         3787                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         3787                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker         3787                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         3787                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.645630                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.645630                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.645630                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.645630                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.645630                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.645630                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.writebacks::writebacks          199                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total          199                       # number of writebacks
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            26812                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          836.366343                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             987646                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            26812                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.835969                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   836.366343                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.816764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.816764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2194515                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2194515                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       615036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         615036                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       415633                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        415633                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        13769                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        13769                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1030669                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1030669                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1044438                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1044438                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        17000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17000                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16334                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         3317                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         3317                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data        33334                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         33334                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        36651                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36651                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       632036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       632036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       431967                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       431967                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        17086                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        17086                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1064003                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1064003                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1081089                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1081089                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026897                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026897                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037813                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037813                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.194136                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.194136                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.033902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.033902                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17806                       # number of writebacks
system.cpu1.dcache.writebacks::total            17806                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                        20402568                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    2385660                       # Number of instructions committed
system.cpu2.committedOps                      4307020                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              4239179                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  3176                       # Number of float alu accesses
system.cpu2.num_func_calls                      90937                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       329057                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     4239179                       # number of integer instructions
system.cpu2.num_fp_insts                         3176                       # number of float instructions
system.cpu2.num_int_register_reads            8885955                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3340477                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                5210                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               2530                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads             2336019                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            1426891                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      1108426                       # number of memory refs
system.cpu2.num_load_insts                     629825                       # Number of load instructions
system.cpu2.num_store_insts                    478601                       # Number of store instructions
system.cpu2.num_idle_cycles              15331680.455806                       # Number of idle cycles
system.cpu2.num_busy_cycles              5070887.544194                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.248542                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.751458                       # Percentage of idle cycles
system.cpu2.Branches                           456978                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                33057      0.77%      0.77% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3154321     73.23%     74.00% # Class of executed instruction
system.cpu2.op_class::IntMult                    8111      0.19%     74.19% # Class of executed instruction
system.cpu2.op_class::IntDiv                     1208      0.03%     74.22% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   2148      0.05%     74.27% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     74.27% # Class of executed instruction
system.cpu2.op_class::MemRead                  629825     14.62%     88.89% # Class of executed instruction
system.cpu2.op_class::MemWrite                 478601     11.11%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   4307271                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            38474                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3124741                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38474                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            81.216952                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6381738                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6381738                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      3133158                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3133158                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3133158                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3133158                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3133158                       # number of overall hits
system.cpu2.icache.overall_hits::total        3133158                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        38474                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        38474                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        38474                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         38474                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        38474                       # number of overall misses
system.cpu2.icache.overall_misses::total        38474                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3171632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3171632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3171632                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3171632                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3171632                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3171632                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.012131                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012131                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.012131                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012131                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.012131                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012131                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements         2144                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    10.947780                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          932                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs         2144                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.434701                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker    10.947780                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.684236                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.684236                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         9112                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         9112                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          929                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          929                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          929                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          929                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          929                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          929                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker         2418                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         2418                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker         2418                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         2418                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker         2418                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         2418                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker         3347                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         3347                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker         3347                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         3347                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker         3347                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         3347                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.722438                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.722438                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.722438                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.722438                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.722438                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.722438                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.writebacks::writebacks          115                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          115                       # number of writebacks
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements         2070                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    11.473129                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         1021                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs         2070                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.493237                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker    11.473129                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.717071                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.717071                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         9189                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         9189                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker          963                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          963                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker          963                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          963                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker          963                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          963                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker         2421                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total         2421                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker         2421                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total         2421                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker         2421                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total         2421                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker         3384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker         3384                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3384                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker         3384                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3384                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.715426                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.715426                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.715426                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.715426                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.715426                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.715426                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.writebacks::writebacks          150                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total          150                       # number of writebacks
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            39613                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          850.777549                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1036024                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            39613                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            26.153636                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   850.777549                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.830837                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.830837                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2261056                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2261056                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       593395                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         593395                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       453560                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        453560                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        10310                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        10310                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1046955                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1046955                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1057265                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1057265                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        18337                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18337                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        24671                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        24671                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         7446                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         7446                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data        43008                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         43008                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        50454                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50454                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data       611732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       611732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       478231                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       478231                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        17756                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        17756                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1089963                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1089963                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1107719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1107719                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029976                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029976                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.051588                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051588                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.419351                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.419351                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.039458                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039458                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.045548                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045548                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        29757                       # number of writebacks
system.cpu2.dcache.writebacks::total            29757                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                        20963510                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    2223916                       # Number of instructions committed
system.cpu3.committedOps                      4171159                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              4096178                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 21558                       # Number of float alu accesses
system.cpu3.num_func_calls                      85418                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       347509                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     4096178                       # number of integer instructions
system.cpu3.num_fp_insts                        21558                       # number of float instructions
system.cpu3.num_int_register_reads            8386442                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           3214966                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               36822                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              18441                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads             2388586                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            1404620                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      1006960                       # number of memory refs
system.cpu3.num_load_insts                     559506                       # Number of load instructions
system.cpu3.num_store_insts                    447454                       # Number of store instructions
system.cpu3.num_idle_cycles              15922682.575687                       # Number of idle cycles
system.cpu3.num_busy_cycles              5040827.424313                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.240457                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.759543                       # Percentage of idle cycles
system.cpu3.Branches                           463649                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                33061      0.79%      0.79% # Class of executed instruction
system.cpu3.op_class::IntAlu                  3109127     74.53%     75.33% # Class of executed instruction
system.cpu3.op_class::IntMult                    6552      0.16%     75.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                     1096      0.03%     75.51% # Class of executed instruction
system.cpu3.op_class::FloatAdd                  14618      0.35%     75.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::MemRead                  559506     13.41%     89.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                 447454     10.73%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   4171414                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            34129                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2852648                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34129                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            83.584283                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5987367                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5987367                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2942490                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2942490                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2942490                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2942490                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2942490                       # number of overall hits
system.cpu3.icache.overall_hits::total        2942490                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        34129                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34129                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        34129                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34129                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        34129                       # number of overall misses
system.cpu3.icache.overall_misses::total        34129                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2976619                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2976619                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2976619                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2976619                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2976619                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2976619                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.011466                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011466                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.011466                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011466                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.011466                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011466                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements         1698                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     9.348767                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          595                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1698                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.350412                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle 4803314562500                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker     9.348767                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.584298                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.584298                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses         7057                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         7057                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          542                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          542                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          542                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          542                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          542                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          542                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker         1991                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         1991                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker         1991                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         1991                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker         1991                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         1991                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker         2533                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total         2533                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker         2533                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total         2533                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker         2533                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total         2533                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.786024                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.786024                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.786024                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.786024                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.786024                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.786024                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.writebacks::writebacks           55                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           55                       # number of writebacks
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements         2259                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    10.054228                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs         1041                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         2259                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.460823                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle 4799959412500                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker    10.054228                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.628389                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.628389                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         9490                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         9490                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker          800                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          800                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker          800                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          800                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker          800                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          800                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker         2630                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         2630                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker         2630                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         2630                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker         2630                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         2630                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker         3430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total         3430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker         3430                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total         3430                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker         3430                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total         3430                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.766764                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.766764                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.766764                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.766764                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.766764                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.766764                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.writebacks::writebacks           85                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           85                       # number of writebacks
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            31030                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          775.814068                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             930473                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            31030                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.986239                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   775.814068                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.757631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.757631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2048376                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2048376                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       532478                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         532478                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       426003                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        426003                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data         7795                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         7795                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data       958481                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          958481                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       966276                       # number of overall hits
system.cpu3.dcache.overall_hits::total         966276                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        15430                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15430                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        20976                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        20976                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         3500                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         3500                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        36406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         36406                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        39906                       # number of overall misses
system.cpu3.dcache.overall_misses::total        39906                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       547908                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       547908                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       446979                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       446979                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data        11295                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        11295                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       994887                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       994887                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1006182                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1006182                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.028162                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028162                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.046928                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.046928                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.309872                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.309872                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.036593                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.036593                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.039661                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.039661                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23805                       # number of writebacks
system.cpu3.dcache.writebacks::total            23805                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                68173                       # number of replacements
system.iocache.tags.tagsinuse               15.949851                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                68173                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide    15.949851                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.996866                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.996866                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               613566                       # Number of tag accesses
system.iocache.tags.data_accesses              613566                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide        67136                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        67136                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::pc.south_bridge.ide         1038                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1038                       # number of ReadReq misses
system.iocache.demand_misses::pc.south_bridge.ide         1038                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1038                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         1038                       # number of overall misses
system.iocache.overall_misses::total             1038                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide         1038                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1038                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide        67136                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        67136                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         1038                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1038                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         1038                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1038                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      67136                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086090                       # Number of seconds simulated
sim_ticks                                 86090405000                       # Number of ticks simulated
final_tick                               4890784270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2821893                       # Simulator instruction rate (inst/s)
host_op_rate                                  6302205                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              476886947                       # Simulator tick rate (ticks/s)
host_mem_usage                                1495188                       # Number of bytes of host memory used
host_seconds                                   180.53                       # Real time elapsed on the host
sim_insts                                   509424397                       # Number of instructions simulated
sim_ops                                    1137710702                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker        20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         409088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       14738688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         428096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       11072896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        20480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         210432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        9469888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         241280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       11559360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48223040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       409088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       428096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       210432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       241280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1288896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21565504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24526912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker          322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            6392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          230292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            6689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          173014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            3288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          147967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker          227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            3770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          180615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              753485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        336961                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             383233                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       239376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        58729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           4751842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         171200124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker       277290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        49808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4972633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         128619397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       237889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        19329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2444314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         109999343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker       168753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        32710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           2802635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         134270015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560144188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4751842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4972633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2444314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      2802635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14971425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       250498345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::pc.south_bridge.ide     34398816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284897161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       250498345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide     34398816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       239376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        58729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4751842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        171200124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker       277290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        49808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4972633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        128619397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       237889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        19329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2444314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        109999343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker       168753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        32710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          2802635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        134270015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            845041349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    83210220000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2874560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        319441792800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        319441792800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        105799076550                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        105799076550                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2841660267750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2841660267750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3266901137100                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3266901137100                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971742                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971742                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            5512689                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5512689                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               770                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              770                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1019999                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11673                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           567400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          567400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1495088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1556593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       765242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1305976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       999422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         3416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       259341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1479666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1150121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       739720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1383140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1273500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         1645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       787112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13205063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     47842816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     58890101                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        96832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side     25518016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     41791232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     38188114                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       110400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      8821504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     47349312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     43173623                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        67456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side     24712000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     44260480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     47255179                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        53440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side     26254528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              454385033                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           47533                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7158394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.006565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080758                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               7111400     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 46994      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7158394                       # Request fanout histogram
system.membus.trans_dist::ReadReq              447990                       # Transaction distribution
system.membus.trans_dist::ReadResp             447990                       # Transaction distribution
system.membus.trans_dist::WriteReq                770                       # Transaction distribution
system.membus.trans_dist::WriteResp               770                       # Transaction distribution
system.membus.trans_dist::Writeback            336961                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        46272                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        46272                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11443                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4631                       # Transaction distribution
system.membus.trans_dist::ReadExReq            307201                       # Transaction distribution
system.membus.trans_dist::ReadExResp           306578                       # Transaction distribution
system.membus.trans_dist::MessageReq              127                       # Transaction distribution
system.membus.trans_dist::MessageResp             127                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        93988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        93988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1860628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1862890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1957132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3007616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3007616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     69788544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     69791049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total          136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72799173                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1149506                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1149506    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1149506                       # Request fanout histogram
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.l2.tags.replacements                    754706                       # number of replacements
system.l2.tags.tagsinuse                 32118.496008                       # Cycle average of tags in use
system.l2.tags.total_refs                     6530464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    786999                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.297932                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    15643.597025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    18.189975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     1.847587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       357.426615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4412.382031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker    17.391119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     1.675289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       619.696202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      2449.124953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker    35.235715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.505150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       457.869977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      3261.584224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker    15.647432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.233350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       296.150288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      4528.939077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.477405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.010908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.134655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.018912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.074741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.001075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.013973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.099536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.009038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.138212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980179                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1117                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985504                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57379524                       # Number of tag accesses
system.l2.tags.data_accesses                 57379524                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        340786                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          1076                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              741152                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              324264                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        112829                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          1297                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              646299                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              170884                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        327697                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker           796                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              736545                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              249713                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        352734                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker           653                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              687800                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              273446                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4967971                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1019999                       # number of Writeback hits
system.l2.Writeback_hits::total               1019999                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              202                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  751                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             68774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             47286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             69689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             73929                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                259678                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         340786                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           1076                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               741152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               393038                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         112829                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           1297                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               646299                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               218170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         327697                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker            796                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               736545                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               319402                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         352734                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker            653                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               687800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               347375                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5227649                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        340786                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          1076                       # number of overall hits
system.l2.overall_hits::cpu0.inst              741152                       # number of overall hits
system.l2.overall_hits::cpu0.data              393038                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        112829                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          1297                       # number of overall hits
system.l2.overall_hits::cpu1.inst              646299                       # number of overall hits
system.l2.overall_hits::cpu1.data              218170                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        327697                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker           796                       # number of overall hits
system.l2.overall_hits::cpu2.inst              736545                       # number of overall hits
system.l2.overall_hits::cpu2.data              319402                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        352734                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker           653                       # number of overall hits
system.l2.overall_hits::cpu3.inst              687800                       # number of overall hits
system.l2.overall_hits::cpu3.data              347375                       # number of overall hits
system.l2.overall_hits::total                 5227649                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker          322                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker           79                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              6392                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            127908                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          373                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker           67                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              6689                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             84696                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          320                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              3288                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             92125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker          227                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           44                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              3770                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data            120581                       # number of ReadReq misses
system.l2.ReadReq_misses::total                446907                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data           1384                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           1267                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data            800                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data            659                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4110                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          102432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           88357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           55861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           60449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307099                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker          322                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               6392                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             230340                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          373                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker           67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               6689                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             173053                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          320                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               3288                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             147986                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker          227                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               3770                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             181030                       # number of demand (read+write) misses
system.l2.demand_misses::total                 754006                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker          322                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           79                       # number of overall misses
system.l2.overall_misses::cpu0.inst              6392                       # number of overall misses
system.l2.overall_misses::cpu0.data            230340                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          373                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker           67                       # number of overall misses
system.l2.overall_misses::cpu1.inst              6689                       # number of overall misses
system.l2.overall_misses::cpu1.data            173053                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          320                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker           26                       # number of overall misses
system.l2.overall_misses::cpu2.inst              3288                       # number of overall misses
system.l2.overall_misses::cpu2.data            147986                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker          227                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           44                       # number of overall misses
system.l2.overall_misses::cpu3.inst              3770                       # number of overall misses
system.l2.overall_misses::cpu3.data            181030                       # number of overall misses
system.l2.overall_misses::total                754006                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       341108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         1155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          747544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          452172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       113202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         1364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          652988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          255580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       328017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker          822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          739833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          341838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       352961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker          697                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          691570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          394027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5414878                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1019999                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1019999                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         1588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         1496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         1002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4861                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        171206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        135643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        125550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        134378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            566777                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       341108                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         1155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           747544                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           623378                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       113202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         1364                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           652988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           391223                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       328017                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker          822                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           739833                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           467388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       352961                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker          697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           691570                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           528405                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5981655                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       341108                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         1155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          747544                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          623378                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       113202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         1364                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          652988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          391223                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       328017                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker          822                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          739833                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          467388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       352961                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker          697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          691570                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          528405                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5981655                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.000944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.068398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.008551                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.282875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.003295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.049120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.010244                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.331387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.000976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.031630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.004444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.269499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.000643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.063128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.005451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.306022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.082533                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.871537                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.846925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.798403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.850323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.845505                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.598297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.651394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.444930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.449843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.541834                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.000944                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.068398                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.008551                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.369503                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.003295                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.049120                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.010244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.442339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.000976                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.031630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.004444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.316623                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.000643                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.063128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.005451                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.342597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126053                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.000944                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.068398                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.008551                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.369503                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.003295                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.049120                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.010244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.442339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.000976                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.031630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.004444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.316623                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.000643                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.063128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.005451                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.342597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126053                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               336961                       # number of writebacks
system.l2.writebacks::total                    336961                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 1010                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1010                       # Transaction distribution
system.iobus.trans_dist::WriteReq               46683                       # Transaction distribution
system.iobus.trans_dist::WriteResp                411                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        46272                       # Transaction distribution
system.iobus.trans_dist::MessageReq                45                       # Transaction distribution
system.iobus.trans_dist::MessageResp               45                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         1196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        93988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        93988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   95476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          101                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2967184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2967184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2968141                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                       172217701                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   67899331                       # Number of instructions committed
system.cpu0.committedOps                    127274161                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             60426864                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              75133148                       # Number of float alu accesses
system.cpu0.num_func_calls                    1317050                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4015245                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    60426864                       # number of integer instructions
system.cpu0.num_fp_insts                     75133148                       # number of float instructions
system.cpu0.num_int_register_reads          139297042                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          40181632                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads           151908606                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           73348807                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            25859239                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16359769                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     24176004                       # number of memory refs
system.cpu0.num_load_insts                   17852262                       # Number of load instructions
system.cpu0.num_store_insts                   6323742                       # Number of store instructions
system.cpu0.num_idle_cycles              22031746.965767                       # Number of idle cycles
system.cpu0.num_busy_cycles              150185954.034233                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.872070                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.127930                       # Percentage of idle cycles
system.cpu0.Branches                          6181832                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              3936637      3.09%      3.09% # Class of executed instruction
system.cpu0.op_class::IntAlu                 43757792     34.38%     37.47% # Class of executed instruction
system.cpu0.op_class::IntMult                  307778      0.24%     37.72% # Class of executed instruction
system.cpu0.op_class::IntDiv                     1228      0.00%     37.72% # Class of executed instruction
system.cpu0.op_class::FloatAdd               55096056     43.29%     81.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.00% # Class of executed instruction
system.cpu0.op_class::MemRead                17852262     14.03%     95.03% # Class of executed instruction
system.cpu0.op_class::MemWrite                6323742      4.97%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 127275495                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           747544                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           90232090                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           748056                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           120.622106                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        182374546                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       182374546                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     90065957                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90065957                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     90065957                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90065957                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     90065957                       # number of overall hits
system.cpu0.icache.overall_hits::total       90065957                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       747544                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       747544                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       747544                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        747544                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       747544                       # number of overall misses
system.cpu0.icache.overall_misses::total       747544                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     90813501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     90813501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     90813501                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     90813501                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     90813501                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     90813501                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008232                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008232                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008232                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008232                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008232                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements         1431                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    15.532477                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          457                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs         1447                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.315826                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker    15.532477                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.970780                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.970780                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         4969                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         4969                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker          257                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total          257                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker          257                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total          257                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker          257                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total          257                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker         1485                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1485                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker         1485                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1485                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker         1485                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1485                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker         1742                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         1742                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker         1742                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         1742                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker         1742                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         1742                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.852468                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.852468                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.852468                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.852468                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.852468                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.852468                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.writebacks::writebacks           28                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           28                       # number of writebacks
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements       365192                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.953899                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs       302143                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs       365208                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.827318                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker    15.953899                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.997119                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.997119                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses      1703501                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses      1703501                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker       301966                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total       301966                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker       301966                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total       301966                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker       301966                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total       301966                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker       366523                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total       366523                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker       366523                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total       366523                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker       366523                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total       366523                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker       668489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total       668489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker       668489                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total       668489                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker       668489                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total       668489                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.548286                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.548286                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.548286                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.548286                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.548286                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.548286                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.writebacks::writebacks        32196                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total        32196                       # number of writebacks
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           625760                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1018.983330                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23933086                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           626784                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.183945                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1018.983330                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.995101                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995101                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          682                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49538833                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49538833                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     17600770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17600770                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      6151446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6151446                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        71199                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        71199                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data     23752216                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23752216                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     23823415                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23823415                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       402689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402689                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       175240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       175240                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        54018                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        54018                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data       577929                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        577929                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       631947                       # number of overall misses
system.cpu0.dcache.overall_misses::total       631947                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     18003459                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18003459                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      6326686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6326686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       125217                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       125217                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     24330145                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24330145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     24455362                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24455362                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022367                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.027699                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027699                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.431395                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.431395                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.023754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.025841                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025841                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       292037                       # number of writebacks
system.cpu0.dcache.writebacks::total           292037                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                       172212700                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   64671648                       # Number of instructions committed
system.cpu1.committedOps                    117407819                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             55391723                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              69005468                       # Number of float alu accesses
system.cpu1.num_func_calls                    1463132                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3407518                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    55391723                       # number of integer instructions
system.cpu1.num_fp_insts                     69005468                       # number of float instructions
system.cpu1.num_int_register_reads          128109213                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          37133401                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads           141552957                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           66649062                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            22820108                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           15488634                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     22241897                       # number of memory refs
system.cpu1.num_load_insts                   15408032                       # Number of load instructions
system.cpu1.num_store_insts                   6833865                       # Number of store instructions
system.cpu1.num_idle_cycles              32583154.196314                       # Number of idle cycles
system.cpu1.num_busy_cycles              139629545.803686                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.810797                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.189203                       # Percentage of idle cycles
system.cpu1.Branches                          5627431                       # Number of branches fetched
system.cpu1.op_class::No_OpClass              3596911      3.06%      3.06% # Class of executed instruction
system.cpu1.op_class::IntAlu                 41116162     35.02%     38.08% # Class of executed instruction
system.cpu1.op_class::IntMult                  271986      0.23%     38.31% # Class of executed instruction
system.cpu1.op_class::IntDiv                     3453      0.00%     38.32% # Class of executed instruction
system.cpu1.op_class::FloatAdd               50178692     42.74%     81.06% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     81.06% # Class of executed instruction
system.cpu1.op_class::MemRead                15408032     13.12%     94.18% # Class of executed instruction
system.cpu1.op_class::MemWrite                6833865      5.82%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 117409101                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           652988                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           86336308                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           653500                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           132.113708                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        174448956                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       174448956                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     86244996                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       86244996                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     86244996                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        86244996                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     86244996                       # number of overall hits
system.cpu1.icache.overall_hits::total       86244996                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       652988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       652988                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       652988                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        652988                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       652988                       # number of overall misses
system.cpu1.icache.overall_misses::total       652988                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     86897984                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     86897984                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     86897984                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     86897984                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     86897984                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     86897984                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007514                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007514                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements         1631                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.819862                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          316                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         1647                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.191864                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker    15.819862                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.988741                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.988741                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         5655                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         5655                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker          291                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          291                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker          291                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          291                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker          291                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          291                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker         1691                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker         1691                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         1691                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker         1691                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         1691                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker         1982                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         1982                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker         1982                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         1982                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker         1982                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         1982                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.853179                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.853179                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.853179                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.853179                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.853179                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.853179                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.writebacks::writebacks           34                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           34                       # number of writebacks
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements       120221                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.901203                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       115891                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs       120237                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.963855                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker    15.901203                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.993825                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.993825                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses       596219                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses       596219                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker       115852                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       115852                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker       115852                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       115852                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker       115852                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       115852                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker       121505                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total       121505                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker       121505                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total       121505                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker       121505                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total       121505                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker       237357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       237357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker       237357                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       237357                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker       237357                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       237357                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.511908                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.511908                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.511908                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.511908                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.511908                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.511908                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.writebacks::writebacks        16331                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total        16331                       # number of writebacks
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           392190                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1012.504047                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           22111625                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           393214                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.233056                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1012.504047                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.988773                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988773                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45212366                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45212366                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     15252318                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15252318                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6704867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6704867                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        52923                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        52923                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data     21957185                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21957185                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     22010108                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22010108                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       232282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       232282                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       139379                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       139379                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        26919                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        26919                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data       371661                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        371661                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       398580                       # number of overall misses
system.cpu1.dcache.overall_misses::total       398580                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     15484600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15484600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6844246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6844246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        79842                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        79842                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     22328846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22328846                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     22408688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22408688                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015001                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015001                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.020364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020364                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.337153                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.337153                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016645                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016645                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017787                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       201688                       # number of writebacks
system.cpu1.dcache.writebacks::total           201688                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                       169404727                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   53337763                       # Number of instructions committed
system.cpu2.committedOps                    104960189                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             46106830                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              64873687                       # Number of float alu accesses
system.cpu2.num_func_calls                    1055846                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      3659452                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    46106830                       # number of integer instructions
system.cpu2.num_fp_insts                     64873687                       # number of float instructions
system.cpu2.num_int_register_reads          104972430                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          30287264                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads           131588811                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           63268320                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            22299718                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           12272396                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     18437407                       # number of memory refs
system.cpu2.num_load_insts                   13828703                       # Number of load instructions
system.cpu2.num_store_insts                   4608704                       # Number of store instructions
system.cpu2.num_idle_cycles              47632574.161679                       # Number of idle cycles
system.cpu2.num_busy_cycles              121772152.838321                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.718824                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.281176                       # Percentage of idle cycles
system.cpu2.Branches                          5594879                       # Number of branches fetched
system.cpu2.op_class::No_OpClass              4070691      3.88%      3.88% # Class of executed instruction
system.cpu2.op_class::IntAlu                 34665684     33.03%     36.91% # Class of executed instruction
system.cpu2.op_class::IntMult                  227589      0.22%     37.12% # Class of executed instruction
system.cpu2.op_class::IntDiv                      558      0.00%     37.12% # Class of executed instruction
system.cpu2.op_class::FloatAdd               47558956     45.31%     82.43% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     82.43% # Class of executed instruction
system.cpu2.op_class::MemRead                13828703     13.18%     95.61% # Class of executed instruction
system.cpu2.op_class::MemWrite                4608704      4.39%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 104960885                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           739833                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           71505731                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           740345                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            96.584337                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        145068375                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       145068375                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     71424438                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       71424438                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     71424438                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        71424438                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     71424438                       # number of overall hits
system.cpu2.icache.overall_hits::total       71424438                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       739833                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       739833                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       739833                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        739833                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       739833                       # number of overall misses
system.cpu2.icache.overall_misses::total       739833                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     72164271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     72164271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     72164271                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     72164271                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     72164271                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     72164271                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.010252                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010252                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.010252                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010252                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.010252                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010252                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements         1009                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.314642                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          279                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs         1025                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.272195                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker    15.314642                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.957165                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.957165                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         3495                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         3495                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          204                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          204                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          204                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          204                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          204                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          204                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker         1029                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1029                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker         1029                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1029                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker         1029                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1029                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker         1233                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         1233                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker         1233                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         1233                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker         1233                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         1233                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.834550                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.834550                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.834550                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.834550                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.834550                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.834550                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.writebacks::writebacks           25                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           25                       # number of writebacks
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements       352898                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.275462                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       264920                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs       352914                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.750664                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker    15.275462                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.954716                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.954716                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      1590565                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      1590565                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker       264890                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       264890                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker       264890                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       264890                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker       264890                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       264890                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker       353595                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       353595                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker       353595                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       353595                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker       353595                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       353595                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker       618485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       618485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker       618485                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       618485                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker       618485                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       618485                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.571712                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.571712                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.571712                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.571712                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.571712                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.571712                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.writebacks::writebacks        32530                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        32530                       # number of writebacks
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           467957                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          994.207456                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           18219189                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           468968                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            38.849536                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   994.207456                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.970906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1011                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3         1011                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         37729766                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        37729766                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     13621948                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13621948                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      4484406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4484406                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        50800                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        50800                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data     18106354                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18106354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     18157154                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18157154                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       283672                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       283672                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       128066                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       128066                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        60886                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        60886                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data       411738                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        411738                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       472624                       # number of overall misses
system.cpu2.dcache.overall_misses::total       472624                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     13905620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13905620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      4612472                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4612472                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       111686                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       111686                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     18518092                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18518092                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     18629778                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18629778                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.020400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020400                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.027765                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027765                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.545153                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.545153                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.022234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.025369                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.025369                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       204369                       # number of writebacks
system.cpu2.dcache.writebacks::total           204369                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                       172204563                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   56717710                       # Number of instructions committed
system.cpu3.committedOps                    109926054                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             48462312                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              68899780                       # Number of float alu accesses
system.cpu3.num_func_calls                    1086988                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      3511032                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    48462312                       # number of integer instructions
system.cpu3.num_fp_insts                     68899780                       # number of float instructions
system.cpu3.num_int_register_reads          111542602                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          31429998                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads           139687031                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           67297074                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            21805344                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           12559808                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     19952220                       # number of memory refs
system.cpu3.num_load_insts                   15171389                       # Number of load instructions
system.cpu3.num_store_insts                   4780831                       # Number of store instructions
system.cpu3.num_idle_cycles              42949603.900037                       # Number of idle cycles
system.cpu3.num_busy_cycles              129254959.099963                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.750590                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.249410                       # Percentage of idle cycles
system.cpu3.Branches                          5396609                       # Number of branches fetched
system.cpu3.op_class::No_OpClass              3572832      3.25%      3.25% # Class of executed instruction
system.cpu3.op_class::IntAlu                 35539607     32.33%     35.58% # Class of executed instruction
system.cpu3.op_class::IntMult                  239290      0.22%     35.80% # Class of executed instruction
system.cpu3.op_class::IntDiv                      816      0.00%     35.80% # Class of executed instruction
system.cpu3.op_class::FloatAdd               50621921     46.05%     81.85% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     81.85% # Class of executed instruction
system.cpu3.op_class::MemRead                15171389     13.80%     95.65% # Class of executed instruction
system.cpu3.op_class::MemWrite                4780831      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 109926686                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           691570                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           75483138                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           692082                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           109.066755                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        152795288                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       152795288                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     75360289                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       75360289                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     75360289                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        75360289                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     75360289                       # number of overall hits
system.cpu3.icache.overall_hits::total       75360289                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       691570                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       691570                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       691570                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        691570                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       691570                       # number of overall misses
system.cpu3.icache.overall_misses::total       691570                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     76051859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     76051859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     76051859                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     76051859                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     76051859                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     76051859                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009093                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009093                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009093                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009093                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009093                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009093                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements          801                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.247577                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          189                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          817                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.231334                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker    15.247577                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.952974                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.952974                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses         2752                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         2752                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          161                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          161                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          161                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          161                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          161                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          161                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker          810                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total          810                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker          810                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total          810                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker          810                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total          810                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker          971                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total          971                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker          971                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total          971                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker          971                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total          971                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.834192                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.834192                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.834192                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.834192                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.834192                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.834192                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.writebacks::writebacks           25                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           25                       # number of writebacks
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements       376260                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.914563                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       298108                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs       376276                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.792259                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker    15.914563                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.994660                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.994660                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      1726849                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      1726849                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker       298097                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       298097                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker       298097                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       298097                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker       298097                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       298097                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker       376885                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total       376885                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker       376885                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total       376885                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker       376885                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total       376885                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker       674982                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       674982                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker       674982                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       674982                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker       674982                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       674982                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.558363                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.558363                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.558363                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.558363                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.558363                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.558363                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.writebacks::writebacks        33342                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total        33342                       # number of writebacks
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           529450                       # number of replacements
system.cpu3.dcache.tags.tagsinuse         1015.630297                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           19731793                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           530473                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            37.196602                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data  1015.630297                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.991826                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.991826                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         40923001                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        40923001                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     14943381                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       14943381                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      4648382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4648382                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data        71465                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        71465                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data     19591763                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19591763                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     19663228                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19663228                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       338469                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       338469                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       136388                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       136388                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        57935                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57935                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data       474857                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        474857                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       532792                       # number of overall misses
system.cpu3.dcache.overall_misses::total       532792                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     15281850                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15281850                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      4784770                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4784770                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       129400                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       129400                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     20066620                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20066620                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     20196020                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20196020                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022148                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022148                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.028505                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.028505                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.447720                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.447720                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.023664                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023664                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026381                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026381                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       207394                       # number of writebacks
system.cpu3.dcache.writebacks::total           207394                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                46994                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                47010                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               422946                       # Number of tag accesses
system.iocache.tags.data_accesses              422946                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide        46272                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        46272                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::pc.south_bridge.ide          722                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              722                       # number of ReadReq misses
system.iocache.demand_misses::pc.south_bridge.ide          722                       # number of demand (read+write) misses
system.iocache.demand_misses::total               722                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide          722                       # number of overall misses
system.iocache.overall_misses::total              722                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide          722                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            722                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide        46272                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        46272                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide          722                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             722                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide          722                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            722                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      46272                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
