# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 18
attribute \top 1
attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:1.1-17.10"
module \cwe1280_vuln
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:8.1-16.4"
  wire width 8 $0\data_out[7:0]
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:8.1-16.4"
  wire $0\grant_access[0:0]
  wire $auto$rtlil.cc:3094:Mux$16
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14.25-14.39"
  wire $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14$4_Y
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:5.12-5.15"
  wire input 4 \clk
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:4.18-4.25"
  wire width 8 input 3 \data_in
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:2.18-2.26"
  wire width 8 output 1 \data_out
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:6.5-6.17"
  wire \grant_access
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:5.17-5.22"
  wire input 5 \rst_n
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:3.18-3.24"
  wire width 3 input 2 \usr_id
  cell $mux $auto$proc_dff.cc:242:proc_dff$15
    parameter \WIDTH 1
    connect \A \grant_access
    connect \B $0\grant_access[0:0]
    connect \S \rst_n
    connect \Y $auto$rtlil.cc:3094:Mux$16
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14.25-14.39"
  cell $eq $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \usr_id
    connect \B 3'100
    connect \Y $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14$4_Y
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:8.1-16.4"
  cell $adff $procdff$10
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D $0\data_out[7:0]
    connect \Q \data_out
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:8.1-16.4"
  cell $dff $procdff$17
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3094:Mux$16
    connect \Q \grant_access
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:13.20-13.55"
  cell $mux $ternary$examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:13$3
    parameter \WIDTH 8
    connect \A \data_out
    connect \B \data_in
    connect \S \grant_access
    connect \Y $0\data_out[7:0]
  end
  attribute \src "examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14.24-14.54"
  cell $mux $ternary$examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14$5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$examples/fixtures/cwes/cwe1280/verilog/cwe1280_vuln.v:14$4_Y
    connect \Y $0\grant_access[0:0]
  end
end
