Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Aug  1 22:44:13 2022
| Host         : DESKTOP-E1S6T55 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1036 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.366        0.000                      0                 1059        0.048        0.000                      0                 1059        3.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          13.366        0.000                      0                  230        0.048        0.000                      0                  230        9.500        0.000                       0                    95  
  clkout1          30.975        0.000                      0                  812        0.128        0.000                      0                  812       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            16.730        0.000                      0                   17        0.134        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[30]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[8]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.826ns (47.000%)  route 3.187ns (53.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.616     4.444    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.537     5.105    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.508    18.513    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.524    18.471    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.826ns (45.457%)  route 3.391ns (54.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.618     4.446    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.570 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.739     5.309    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.439    18.444    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.082    18.940    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    18.735    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.826ns (45.457%)  route 3.391ns (54.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.618     4.446    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.570 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.739     5.309    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.439    18.444    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.082    18.940    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    18.735    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.826ns (45.457%)  route 3.391ns (54.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.604    -0.908    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.546 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.008     2.554    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           1.026     3.704    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     3.828 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.618     4.446    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.570 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.739     5.309    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.439    18.444    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
                         clock pessimism              0.578    19.021    
                         clock uncertainty           -0.082    18.940    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    18.735    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 13.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.149    -0.333    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.149    -0.332    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.350%)  route 0.154ns (54.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.154    -0.339    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.434    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.067%)  route 0.202ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.202    -0.279    Inst_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.038%)  route 0.208ns (55.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.208    -0.249    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.361    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.765%)  route 0.211ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.211    -0.247    Inst_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.361    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.592%)  route 0.267ns (65.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.267    -0.215    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.361    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.319%)  route 0.258ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.258    -0.223    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.586    -0.595    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X3Y29          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.112    -0.342    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X3Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.856    -0.834    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X3Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.070    -0.510    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.558    -0.623    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.366    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.826    -0.864    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.059    -0.551    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       30.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.975ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 0.608ns (7.517%)  route 7.481ns (92.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.550    -0.962    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.990     0.484    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.152     0.636 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          6.490     7.127    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.479    38.483    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.967    
                         clock uncertainty           -0.091    38.876    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.102    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 30.975    

Slack (MET) :             31.307ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 0.608ns (7.845%)  route 7.143ns (92.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.550    -0.962    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.990     0.484    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.152     0.636 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          6.152     6.789    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.473    38.477    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.961    
                         clock uncertainty           -0.091    38.870    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.096    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 31.307    

Slack (MET) :             31.501ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 0.934ns (11.831%)  route 6.961ns (88.169%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.551    -0.961    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.856     0.351    Inst_Address_Generator/val_reg[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.503 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.520     6.023    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.326     6.349 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__19/O
                         net (fo=1, routed)           0.585     6.934    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.474    38.479    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.491    38.969    
                         clock uncertainty           -0.091    38.878    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.435    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 31.501    

Slack (MET) :             31.523ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 0.934ns (11.858%)  route 6.942ns (88.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.551    -0.961    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.856     0.351    Inst_Address_Generator/val_reg[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.503 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.502     6.005    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.326     6.331 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.585     6.915    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/enb_array[21]
    RAMB36_X2Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.477    38.482    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.491    38.972    
                         clock uncertainty           -0.091    38.881    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.438    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 31.523    

Slack (MET) :             31.651ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 0.608ns (8.202%)  route 6.805ns (91.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.550    -0.962    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.990     0.484    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.152     0.636 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          5.814     6.451    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.479    38.483    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.967    
                         clock uncertainty           -0.091    38.876    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.102    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 31.651    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.608ns (8.594%)  route 6.467ns (91.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.550    -0.962    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.990     0.484    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.152     0.636 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          5.476     6.113    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.485    38.489    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.973    
                         clock uncertainty           -0.091    38.882    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.108    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             32.152ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.934ns (12.915%)  route 6.298ns (87.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.551    -0.961    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.856     0.351    Inst_Address_Generator/val_reg[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.503 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.857     5.360    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.326     5.686 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.585     6.271    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X2Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.462    38.467    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.491    38.957    
                         clock uncertainty           -0.091    38.866    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.423    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                 32.152    

Slack (MET) :             32.222ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 0.934ns (13.031%)  route 6.234ns (86.969%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.551    -0.961    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.856     0.351    Inst_Address_Generator/val_reg[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.503 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.793     5.296    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.326     5.622 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__14/O
                         net (fo=1, routed)           0.585     6.207    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.468    38.473    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.491    38.963    
                         clock uncertainty           -0.091    38.872    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.429    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 32.222    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.608ns (9.025%)  route 6.129ns (90.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.550    -0.962    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.990     0.484    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.152     0.636 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          5.138     5.775    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.488    38.492    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.976    
                         clock uncertainty           -0.091    38.885    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.111    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.111    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.675ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.610ns (9.542%)  route 5.783ns (90.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.551    -0.961    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=8, routed)           1.006     0.501    Inst_Address_Generator/val_reg[13]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.154     0.655 r  Inst_Address_Generator/Inst_frame_buffer_i_23/O
                         net (fo=44, routed)          4.777     5.432    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.479    38.483    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.967    
                         clock uncertainty           -0.091    38.876    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.769    38.107    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                 32.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.491%)  route 0.285ns (63.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.556    -0.625    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.285    -0.176    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X34Y63         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.823    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y63         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.059    -0.303    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.851%)  route 0.124ns (43.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.556    -0.625    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.124    -0.337    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.824    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.066    -0.545    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X34Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.333    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X35Y61         LUT4 (Prop_lut4_I1_O)        0.048    -0.285 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Inst_VGA/plusOp[3]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.107    -0.503    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X34Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.332    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X35Y61         LUT5 (Prop_lut5_I2_O)        0.049    -0.283 r  Inst_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    Inst_VGA/plusOp[4]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.104    -0.506    Inst_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.409%)  route 0.132ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X31Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.132    -0.348    Inst_VGA/Vcnt_reg__0[5]
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.303 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Inst_VGA/plusOp__0[5]
    SLICE_X31Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.861    Inst_VGA/CLK_25
    SLICE_X31Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.092    -0.529    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X34Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.333    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X35Y61         LUT3 (Prop_lut3_I1_O)        0.045    -0.288 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Inst_VGA/plusOp[2]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.091    -0.519    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y64         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184    -0.298    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X44Y64         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y64         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.070    -0.553    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.652%)  route 0.154ns (42.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.583    -0.598    Inst_debounce/CLK_25
    SLICE_X6Y28          FDRE                                         r  Inst_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Inst_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.281    Inst_debounce/c_reg[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.236 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Inst_debounce/o_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.854    -0.836    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.091    -0.491    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.124%)  route 0.164ns (46.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=6, routed)           0.164    -0.318    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X35Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    Inst_VGA/plusOp[5]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.092    -0.531    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.656%)  route 0.180ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.554    -0.627    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y68         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.180    -0.283    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.824    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.070    -0.541    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y25     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y26     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y62     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y56     Inst_VGA/Vsync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y30      Inst_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y30      Inst_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      Inst_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      Inst_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      Inst_debounce/c_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      Inst_debounce/c_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y33      Inst_debounce/c_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y62     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       16.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.456ns (19.296%)  route 1.907ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.907     1.475    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.442    18.447    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.211    18.634    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    18.205    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.456ns (19.296%)  route 1.907ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.907     1.475    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.442    18.447    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.211    18.634    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    18.205    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.456ns (19.296%)  route 1.907ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.907     1.475    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.442    18.447    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.211    18.634    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    18.205    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.456ns (19.296%)  route 1.907ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.907     1.475    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.442    18.447    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.211    18.634    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    18.205    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.456ns (19.296%)  route 1.907ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.907     1.475    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.442    18.447    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.211    18.634    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    18.205    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.950ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.248%)  route 1.594ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.594     1.161    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.443    18.448    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.211    18.635    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    18.111    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 16.950    

Slack (MET) :             16.950ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.248%)  route 1.594ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.594     1.161    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.443    18.448    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.211    18.635    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    18.111    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 16.950    

Slack (MET) :             16.950ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.248%)  route 1.594ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.594     1.161    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.443    18.448    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.211    18.635    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    18.111    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 16.950    

Slack (MET) :             16.950ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.248%)  route 1.594ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.594     1.161    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.443    18.448    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.211    18.635    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    18.111    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 16.950    

Slack (MET) :             16.976ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.456ns (21.544%)  route 1.661ns (78.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.623    -0.889    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.661     1.228    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.441    18.446    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.211    18.633    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429    18.204    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.204    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 16.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.347%)  route 0.552ns (79.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.552     0.097    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y31         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y31         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.059    -0.038    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.620     0.165    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X9Y31          FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.620     0.165    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X9Y31          FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.620     0.165    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X9Y31          FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.974%)  route 0.690ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.690     0.234    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.974%)  route 0.690ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.690     0.234    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.974%)  route 0.690ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.690     0.234    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.974%)  route 0.690ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.690     0.234    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.037%)  route 0.687ns (82.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.687     0.231    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X11Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.974%)  route 0.690ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.690     0.234    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X11Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X11Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.114    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.348    





