<?xml version="1.0" ?>
<mapping>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_3/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="5" name="StatefulPartitionedCall/sequential_2/conv2d_3/Conv2D/Transpose701_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_3/MatMul" out_port_id="0"/>
		<IR id="38" name="StatefulPartitionedCall/sequential_2/dense_3/MatMul" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/max_pooling2d_4/MaxPool" out_port_id="0"/>
		<IR id="16" name="StatefulPartitionedCall/sequential_2/max_pooling2d_4/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/flatten_1/Reshape" out_port_id="0"/>
		<IR id="32" name="StatefulPartitionedCall/sequential_2/flatten_1/Reshape" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_3/BiasAdd" out_port_id="0"/>
		<IR id="8" name="StatefulPartitionedCall/sequential_2/conv2d_3/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_5/Relu" out_port_id="0"/>
		<IR id="21" name="StatefulPartitionedCall/sequential_2/conv2d_5/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_2/BiasAdd/ReadVariableOp" out_port_id="0"/>
		<IR id="34" name="StatefulPartitionedCall/sequential_2/dense_2/BiasAdd/ReadVariableOp/EltwiseUnsqueeze506_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_5/BiasAdd" out_port_id="0"/>
		<IR id="20" name="StatefulPartitionedCall/sequential_2/conv2d_5/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/rescaling_2/add" out_port_id="0"/>
		<IR id="4" name="StatefulPartitionedCall/sequential_2/rescaling_2/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="Identity" out_port_id="0"/>
		<IR id="40" name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_11" out_port_id="0"/>
		<IR id="40" name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" out_port_id="0"/>
		<IR id="40" name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd" out_port_id="0"/>
		<IR id="40" name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd/ReadVariableOp" out_port_id="0"/>
		<IR id="39" name="StatefulPartitionedCall/sequential_2/dense_3/BiasAdd/ReadVariableOp/EltwiseUnsqueeze514_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/max_pooling2d_3/MaxPool" out_port_id="0"/>
		<IR id="10" name="StatefulPartitionedCall/sequential_2/max_pooling2d_3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/rescaling_2/mul" out_port_id="0"/>
		<IR id="2" name="StatefulPartitionedCall/sequential_2/rescaling_2/mul" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_4/BiasAdd/ReadVariableOp" out_port_id="0"/>
		<IR id="13" name="StatefulPartitionedCall/sequential_2/conv2d_4/BiasAdd/ReadVariableOp/EltwiseUnsqueeze522_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_4/Conv2D" out_port_id="0"/>
		<IR id="12" name="StatefulPartitionedCall/sequential_2/conv2d_4/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_2/BiasAdd" out_port_id="0"/>
		<IR id="35" name="StatefulPartitionedCall/sequential_2/dense_2/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_5/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="17" name="StatefulPartitionedCall/sequential_2/conv2d_5/Conv2D/Transpose709_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_4/Relu" out_port_id="0"/>
		<IR id="15" name="StatefulPartitionedCall/sequential_2/conv2d_4/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_5/Conv2D" out_port_id="0"/>
		<IR id="18" name="StatefulPartitionedCall/sequential_2/conv2d_5/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_4/BiasAdd" out_port_id="0"/>
		<IR id="14" name="StatefulPartitionedCall/sequential_2/conv2d_4/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/rescaling_2/Cast_1/x" out_port_id="0"/>
		<IR id="3" name="StatefulPartitionedCall/sequential_2/rescaling_2/Cast_1/x/EltwiseUnsqueeze502_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_5/BiasAdd/ReadVariableOp" out_port_id="0"/>
		<IR id="19" name="StatefulPartitionedCall/sequential_2/conv2d_5/BiasAdd/ReadVariableOp/EltwiseUnsqueeze518_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_2/MatMul" out_port_id="0"/>
		<IR id="33" name="StatefulPartitionedCall/sequential_2/dense_2/MatMul" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_3/Relu" out_port_id="0"/>
		<IR id="9" name="StatefulPartitionedCall/sequential_2/conv2d_3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dropout/Identity" out_port_id="0"/>
		<IR id="24" name="StatefulPartitionedCall/sequential_2/max_pooling2d_5/MaxPool/Transpose" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/max_pooling2d_5/MaxPool" out_port_id="0"/>
		<IR id="24" name="StatefulPartitionedCall/sequential_2/max_pooling2d_5/MaxPool/Transpose" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_3/Conv2D" out_port_id="0"/>
		<IR id="6" name="StatefulPartitionedCall/sequential_2/conv2d_3/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_3/MatMul/ReadVariableOp" out_port_id="0"/>
		<IR id="37" name="StatefulPartitionedCall/sequential_2/dense_3/MatMul/1_port_transpose783_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/flatten_1/Const" out_port_id="0"/>
		<IR id="31" name="StatefulPartitionedCall/sequential_2/dense_2/MatMul/ReadVariableOp/MinusOne/shapes_concat" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/rescaling_2/Cast/x" out_port_id="0"/>
		<IR id="1" name="StatefulPartitionedCall/sequential_2/rescaling_2/Cast/x/EltwiseUnsqueeze498_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_3/BiasAdd/ReadVariableOp" out_port_id="0"/>
		<IR id="7" name="StatefulPartitionedCall/sequential_2/conv2d_3/BiasAdd/ReadVariableOp/EltwiseUnsqueeze510_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_2/Relu" out_port_id="0"/>
		<IR id="36" name="StatefulPartitionedCall/sequential_2/dense_2/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/conv2d_4/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="11" name="StatefulPartitionedCall/sequential_2/conv2d_4/Conv2D/Transpose705_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" out_port_id="0"/>
		<IR id="0" name="sequential_1_input" out_port_id="0"/>
	</map>
	<map>
		<framework name="sequential_1_input" out_port_id="0"/>
		<IR id="0" name="sequential_1_input" out_port_id="0"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_2/dense_2/MatMul/ReadVariableOp" out_port_id="0"/>
		<IR id="26" name="StatefulPartitionedCall/sequential_2/dense_2/MatMul/1_port_transpose787_const" out_port_id="1"/>
	</map>
</mapping>
