#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xce64f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcdef30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xd1b570 .functor NOT 1, L_0xd1ca80, C4<0>, C4<0>, C4<0>;
L_0xd1c7e0 .functor XOR 1, L_0xd1c680, L_0xd1c740, C4<0>, C4<0>;
L_0xd1c970 .functor XOR 1, L_0xd1c7e0, L_0xd1c8a0, C4<0>, C4<0>;
v0xd1a8a0_0 .net *"_ivl_10", 0 0, L_0xd1c8a0;  1 drivers
v0xd1a9a0_0 .net *"_ivl_12", 0 0, L_0xd1c970;  1 drivers
v0xd1aa80_0 .net *"_ivl_2", 0 0, L_0xd1c5c0;  1 drivers
v0xd1ab70_0 .net *"_ivl_4", 0 0, L_0xd1c680;  1 drivers
v0xd1ac50_0 .net *"_ivl_6", 0 0, L_0xd1c740;  1 drivers
v0xd1ad80_0 .net *"_ivl_8", 0 0, L_0xd1c7e0;  1 drivers
v0xd1ae60_0 .var "clk", 0 0;
v0xd1af00_0 .var/2u "stats1", 159 0;
v0xd1afc0_0 .var/2u "strobe", 0 0;
v0xd1b110_0 .net "tb_match", 0 0, L_0xd1ca80;  1 drivers
v0xd1b1d0_0 .net "tb_mismatch", 0 0, L_0xd1b570;  1 drivers
v0xd1b290_0 .net "x", 0 0, v0xd18250_0;  1 drivers
v0xd1b330_0 .net "y", 0 0, v0xd18310_0;  1 drivers
v0xd1b3d0_0 .net "z_dut", 0 0, L_0xd1c460;  1 drivers
v0xd1b4a0_0 .net "z_ref", 0 0, L_0xd1b6e0;  1 drivers
L_0xd1c5c0 .concat [ 1 0 0 0], L_0xd1b6e0;
L_0xd1c680 .concat [ 1 0 0 0], L_0xd1b6e0;
L_0xd1c740 .concat [ 1 0 0 0], L_0xd1c460;
L_0xd1c8a0 .concat [ 1 0 0 0], L_0xd1b6e0;
L_0xd1ca80 .cmp/eeq 1, L_0xd1c5c0, L_0xd1c970;
S_0xce4b30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xcdef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd1b640 .functor NOT 1, v0xd18310_0, C4<0>, C4<0>, C4<0>;
L_0xd1b6e0 .functor OR 1, v0xd18250_0, L_0xd1b640, C4<0>, C4<0>;
v0xce79d0_0 .net *"_ivl_0", 0 0, L_0xd1b640;  1 drivers
v0xce7a70_0 .net "x", 0 0, v0xd18250_0;  alias, 1 drivers
v0xd17d50_0 .net "y", 0 0, v0xd18310_0;  alias, 1 drivers
v0xd17df0_0 .net "z", 0 0, L_0xd1b6e0;  alias, 1 drivers
S_0xd17f30 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xcdef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xd18170_0 .net "clk", 0 0, v0xd1ae60_0;  1 drivers
v0xd18250_0 .var "x", 0 0;
v0xd18310_0 .var "y", 0 0;
E_0xced630 .event negedge, v0xd18170_0;
E_0xced870/0 .event negedge, v0xd18170_0;
E_0xced870/1 .event posedge, v0xd18170_0;
E_0xced870 .event/or E_0xced870/0, E_0xced870/1;
S_0xd183b0 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0xcdef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd1c340 .functor OR 1, L_0xd1b940, L_0xd1bd50, C4<0>, C4<0>;
L_0xd1c3d0 .functor AND 1, L_0xd1bb00, L_0xd1c1e0, C4<1>, C4<1>;
L_0xd1c460 .functor XOR 1, L_0xd1c340, L_0xd1c3d0, C4<0>, C4<0>;
v0xd19fa0_0 .net "and_out", 0 0, L_0xd1c3d0;  1 drivers
v0xd1a060_0 .net "or_out", 0 0, L_0xd1c340;  1 drivers
v0xd1a120_0 .net "x", 0 0, v0xd18250_0;  alias, 1 drivers
v0xd1a1c0_0 .net "y", 0 0, v0xd18310_0;  alias, 1 drivers
v0xd1a260_0 .net "z", 0 0, L_0xd1c460;  alias, 1 drivers
v0xd1a350_0 .net "z1", 0 0, L_0xd1b940;  1 drivers
v0xd1a3f0_0 .net "z2", 0 0, L_0xd1bb00;  1 drivers
v0xd1a4c0_0 .net "z3", 0 0, L_0xd1bd50;  1 drivers
v0xd1a590_0 .net "z4", 0 0, L_0xd1c1e0;  1 drivers
S_0xd18590 .scope module, "A1" "A" 4 7, 4 17 0, S_0xd183b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd1b8b0 .functor XOR 1, v0xd18250_0, v0xd18310_0, C4<0>, C4<0>;
L_0xd1b940 .functor AND 1, L_0xd1b8b0, v0xd18250_0, C4<1>, C4<1>;
v0xd18800_0 .net *"_ivl_0", 0 0, L_0xd1b8b0;  1 drivers
v0xd18900_0 .net "x", 0 0, v0xd18250_0;  alias, 1 drivers
v0xd18a10_0 .net "y", 0 0, v0xd18310_0;  alias, 1 drivers
v0xd18b00_0 .net "z", 0 0, L_0xd1b940;  alias, 1 drivers
S_0xd18c00 .scope module, "A2" "A" 4 8, 4 17 0, S_0xd183b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd1ba70 .functor XOR 1, v0xd18250_0, v0xd18310_0, C4<0>, C4<0>;
L_0xd1bb00 .functor AND 1, L_0xd1ba70, v0xd18250_0, C4<1>, C4<1>;
v0xd18e50_0 .net *"_ivl_0", 0 0, L_0xd1ba70;  1 drivers
v0xd18f50_0 .net "x", 0 0, v0xd18250_0;  alias, 1 drivers
v0xd19010_0 .net "y", 0 0, v0xd18310_0;  alias, 1 drivers
v0xd190b0_0 .net "z", 0 0, L_0xd1bb00;  alias, 1 drivers
S_0xd191b0 .scope module, "B1" "B" 4 9, 4 25 0, S_0xd183b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd1bc30 .functor OR 1, v0xd18250_0, v0xd18310_0, C4<0>, C4<0>;
L_0xd1bcc0 .functor NOT 1, v0xd18250_0, C4<0>, C4<0>, C4<0>;
L_0xd1bd50 .functor AND 1, L_0xd1bc30, L_0xd1bcc0, C4<1>, C4<1>;
v0xd19430_0 .net *"_ivl_0", 0 0, L_0xd1bc30;  1 drivers
v0xd19510_0 .net *"_ivl_2", 0 0, L_0xd1bcc0;  1 drivers
v0xd195f0_0 .net "x", 0 0, v0xd18250_0;  alias, 1 drivers
v0xd196c0_0 .net "y", 0 0, v0xd18310_0;  alias, 1 drivers
v0xd197f0_0 .net "z", 0 0, L_0xd1bd50;  alias, 1 drivers
S_0xd19910 .scope module, "B2" "B" 4 10, 4 25 0, S_0xd183b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd1beb0 .functor OR 1, v0xd18250_0, v0xd18310_0, C4<0>, C4<0>;
L_0xd1bf40 .functor NOT 1, v0xd18250_0, C4<0>, C4<0>, C4<0>;
L_0xd1c1e0 .functor AND 1, L_0xd1beb0, L_0xd1bf40, C4<1>, C4<1>;
v0xd19b10_0 .net *"_ivl_0", 0 0, L_0xd1beb0;  1 drivers
v0xd19c10_0 .net *"_ivl_2", 0 0, L_0xd1bf40;  1 drivers
v0xd19cf0_0 .net "x", 0 0, v0xd18250_0;  alias, 1 drivers
v0xd19d90_0 .net "y", 0 0, v0xd18310_0;  alias, 1 drivers
v0xd19e30_0 .net "z", 0 0, L_0xd1c1e0;  alias, 1 drivers
S_0xd1a6f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xcdef30;
 .timescale -12 -12;
E_0xceda90 .event anyedge, v0xd1afc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd1afc0_0;
    %nor/r;
    %assign/vec4 v0xd1afc0_0, 0;
    %wait E_0xceda90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd17f30;
T_1 ;
    %wait E_0xced870;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd18310_0, 0;
    %assign/vec4 v0xd18250_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd17f30;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xced630;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xcdef30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1afc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xcdef30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd1ae60_0;
    %inv;
    %store/vec4 v0xd1ae60_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xcdef30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd18170_0, v0xd1b1d0_0, v0xd1b290_0, v0xd1b330_0, v0xd1b4a0_0, v0xd1b3d0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcdef30;
T_6 ;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xcdef30;
T_7 ;
    %wait E_0xced870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1af00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1af00_0, 4, 32;
    %load/vec4 v0xd1b110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1af00_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1af00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1af00_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd1b4a0_0;
    %load/vec4 v0xd1b4a0_0;
    %load/vec4 v0xd1b3d0_0;
    %xor;
    %load/vec4 v0xd1b4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1af00_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd1af00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1af00_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter8/response4/top_module.sv";
