{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1718703049121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718703049127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718703049128 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UltranetReceiver 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"UltranetReceiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718703049150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718703049190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718703049190 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] 24 125 0 0 " "Implementing clock multiplication of 24, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703049406 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[1\] 3 20 0 0 " "Implementing clock multiplication of 3, clock division of 20, and phase shift of 0 degrees (0 ps) for pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703049406 ""}  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718703049406 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703049407 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703049407 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703049407 ""}  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718703049407 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1718703049569 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718703049573 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718703049802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718703049802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718703049802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718703049802 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 15027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718703049808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 15029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718703049808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 15031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718703049808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 15033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718703049808 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718703049808 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718703049809 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703050261 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703050261 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703050261 ""}  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718703050261 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] 24 125 0 0 " "Implementing clock multiplication of 24, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703050264 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[1\] 3 20 0 0 " "Implementing clock multiplication of 3, clock division of 20, and phase shift of 0 degrees (0 ps) for pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718703050264 ""}  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718703050264 ""}
{ "Info" "ISTA_SDC_FOUND" "UltranetReceiver.sdc " "Reading SDC File: 'UltranetReceiver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718703050681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 16 inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at UltranetReceiver.sdc(16): inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718703050695 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock \{iCLK\} \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock \{iCLK\} \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718703050696 ""}  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718703050696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 21 inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\] pin " "Ignored filter at UltranetReceiver.sdc(21): inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718703050696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 21 inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\] pin " "Ignored filter at UltranetReceiver.sdc(21): inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718703050696 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 21 Argument <targets> is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock \{iCLK\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock \{iCLK\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\}\] " {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718703050696 ""}  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718703050696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 21 Argument -source is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument -source is an empty collection" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718703050697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1718703050697 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1718703050721 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703050721 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703050721 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1718703050721 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718703050728 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703050728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703050728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833         iCLK " "  20.833         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703050728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.999 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.999 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703050728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.249 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  31.249 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703050728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.996 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 249.996 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703050728 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718703050728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node iCLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718703050942 ""}  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 344 48 224 360 "iCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 15014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718703050942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718703050942 ""}  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718703050942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718703050942 ""}  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718703050942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718703050942 ""}  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718703050942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718703050942 ""}  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718703050942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718703050942 ""}  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718703050942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718703051358 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718703051361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718703051361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718703051365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718703051370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718703051374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718703051525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "732 Embedded multiplier block " "Packed 732 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718703051527 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "588 " "Created 588 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1718703051527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718703051527 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1 0 " "PLL \"pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1 driven by pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl which is OUTCLK output port of Clock control block type node pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Input port INCLK\[0\] of node \"pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\|pll1\" is driven by pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl which is OUTCLK output port of Clock control block type node pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl" {  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_2.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 142 0 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 496 312 552 664 "inst6" "" } } } } { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "pll_1.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 158 0 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 288 312 552 480 "inst1" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1718703051572 ""}  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_2.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 142 0 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 496 312 552 664 "inst6" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1718703051572 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1718703051685 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1718703052447 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bMKR_D2 " "Node \"bMKR_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bMKR_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718703052473 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1718703052473 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718703052474 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718703052482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718703053142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718703053573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718703053600 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718703062202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718703062202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718703062788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718703064505 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718703064505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718703076361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.27 " "Total time spent on timing analysis during the Fitter is 2.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718703076501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718703076531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718703076910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718703076911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718703077370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718703078112 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718703078442 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone 10 LP " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iCLK 3.3-V LVTTL E2 " "Pin iCLK uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { iCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK" } } } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 344 48 224 360 "iCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718703078448 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D14 3.3-V LVTTL A13 " "Pin bMKR_D14 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { bMKR_D14 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bMKR_D14" } } } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 944 704 872 960 "bMKR_D14" "" } } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718703078448 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D1 3.3-V LVTTL N3 " "Pin bMKR_D1 uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { bMKR_D1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bMKR_D1" } } } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 616 808 976 632 "bMKR_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718703078448 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D0 3.3-V LVTTL G1 " "Pin bMKR_D0 uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { bMKR_D0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bMKR_D0" } } } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 368 808 976 384 "bMKR_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718703078448 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1718703078448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/output_files/UltranetReceiver.fit.smsg " "Generated suppressed messages file C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/output_files/UltranetReceiver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718703078621 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.fit.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.fit.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Fitter" 0 -1 1718703078649 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Fitter" 0 -1 1718703078665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6431 " "Peak virtual memory: 6431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718703079329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:31:19 2024 " "Processing ended: Tue Jun 18 11:31:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718703079329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718703079329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718703079329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718703079329 ""}
