GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_a4000/cuda4-matrixmul/input-512/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f65b8f00000,1048576
launching memcpy command : MemcpyHtoD,0x00007f65b9400000,1048576
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda4-matrixmul/input-512/results/traces/kernel-1.traceg
-kernel name = _Z8mult_gpuPfS_S_ii
-kernel id = 1
-grid dim = (16,16,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 38
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f65e7000000
-local mem base_addr = 0x00007f65e5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda4-matrixmul/input-512/results/traces/kernel-1.traceg
launching kernel name: _Z8mult_gpuPfS_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,6,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,6,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,6,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,6,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,6,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,6,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,7,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,7,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,7,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,7,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,7,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,7,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,7,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,8,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,8,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,8,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,8,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,8,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,8,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,8,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,8,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,8,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,8,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,8,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,8,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,8,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,8,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,9,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,9,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,9,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,9,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,9,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,9,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,9,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,9,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,9,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,9,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,9,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,9,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,9,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,9,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,9,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,10,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,10,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,10,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,10,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,10,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,10,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,10,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,10,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,10,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,10,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,10,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,10,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,10,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,10,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,10,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,11,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,11,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,11,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,11,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,11,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,11,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,11,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,11,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,11,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,11,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,11,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,11,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,11,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,11,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,12,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,12,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,12,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,12,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,12,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,12,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,12,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,12,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,12,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,12,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,12,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,12,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,12,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,12,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,13,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,13,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,13,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,13,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,13,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,13,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,13,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,13,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,13,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,13,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,13,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,13,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,13,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,13,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,13,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,14,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,14,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,14,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,14,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,14,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,14,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,14,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,14,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,14,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,14,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,14,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,14,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,14,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,14,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,14,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,15,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,15,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,15,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,15,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,15,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,15,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,15,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,15,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,15,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,15,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,15,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,15,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,15,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,15,0
Destroy streams for kernel 1: size 0
kernel_name = _Z8mult_gpuPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 269766
gpu_sim_insn = 372506624
gpu_ipc =    1380.8510
gpu_tot_sim_cycle = 269766
gpu_tot_sim_insn = 372506624
gpu_tot_ipc =    1380.8510
gpu_tot_issued_cta = 256
gpu_occupancy = 66.4462% 
gpu_tot_occupancy = 66.4462% 
max_total_param_size = 0
gpu_stall_dramfull = 1332873
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0085
partiton_level_parallism_total  =       4.0085
partiton_level_parallism_util =       6.6691
partiton_level_parallism_util_total  =       6.6691
L2_BW  =      94.2788 GB/Sec
L2_BW_total  =      94.2788 GB/Sec
gpu_total_sim_rate=917504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28410
	L1D_cache_core[1]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28424
	L1D_cache_core[2]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28458
	L1D_cache_core[3]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28418
	L1D_cache_core[4]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28662
	L1D_cache_core[5]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28625
	L1D_cache_core[6]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28707
	L1D_cache_core[7]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28530
	L1D_cache_core[8]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28380
	L1D_cache_core[9]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28479
	L1D_cache_core[10]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28647
	L1D_cache_core[11]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28670
	L1D_cache_core[12]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28576
	L1D_cache_core[13]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28489
	L1D_cache_core[14]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28549
	L1D_cache_core[15]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28640
	L1D_cache_core[16]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34323
	L1D_cache_core[17]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34244
	L1D_cache_core[18]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34165
	L1D_cache_core[19]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34316
	L1D_cache_core[20]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34236
	L1D_cache_core[21]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34253
	L1D_cache_core[22]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34011
	L1D_cache_core[23]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34260
	L1D_cache_core[24]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34234
	L1D_cache_core[25]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34173
	L1D_cache_core[26]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34259
	L1D_cache_core[27]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34260
	L1D_cache_core[28]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34183
	L1D_cache_core[29]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34318
	L1D_cache_core[30]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34152
	L1D_cache_core[31]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34261
	L1D_cache_core[32]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28577
	L1D_cache_core[33]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28607
	L1D_cache_core[34]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28458
	L1D_cache_core[35]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28749
	L1D_cache_core[36]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28515
	L1D_cache_core[37]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28458
	L1D_cache_core[38]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28390
	L1D_cache_core[39]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28522
	L1D_cache_core[40]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28429
	L1D_cache_core[41]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28469
	L1D_cache_core[42]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28479
	L1D_cache_core[43]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28449
	L1D_cache_core[44]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28412
	L1D_cache_core[45]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28417
	L1D_cache_core[46]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28621
	L1D_cache_core[47]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28471
	L1D_total_cache_accesses = 1081344
	L1D_total_cache_misses = 1081344
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1460335
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1419213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1419213
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41122
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 7115, 
gpgpu_n_tot_thrd_icount = 373030912
gpgpu_n_tot_w_icount = 11657216
gpgpu_n_stall_shd_mem = 438787
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1048576
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 176160768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 438787
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14661864	W0_Idle:2194766	W0_Scoreboard:17151166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11640832
single_issue_nums: WS0:2914304	WS1:2914304	WS2:2914304	WS3:2914304	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8388608 {8:1048576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 3830 
max_icnt2mem_latency = 3297 
maxmrqlatency = 29 
max_icnt2sh_latency = 293 
averagemflatency = 564 
avg_icnt2mem_latency = 174 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 16 
mrq_lat_table:60002 	1475 	1489 	2432 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54560 	477672 	479331 	68133 	1648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	173953 	425498 	334268 	75983 	61820 	9268 	554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	494234 	164551 	111840 	111056 	121622 	70891 	7127 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	196 	260 	29 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     67958     67689    110255    110493     99026     99005     98228     98074    124991    124936    134637    135319     87562     87283    137051    137252 
dram[1]:     67186     67171     99481     99405    109692    109274     88385     88011    135278    135685    124018    123932     98059     98013    126877    127214 
dram[2]:     67944     67642    110239    110476     99080     99005     98342     98104    125020    124968    134674    135298     87571     87290    137212    137235 
dram[3]:     67205     67166     99541     99417    109680    109232     88274     88012    135217    135723    124047    123899     98030     98030    126864    127234 
dram[4]:     67197     67193     99529     99288    109721    109286     88296     88021    135267    135718    124649    123910     98100     98389    126836    127249 
dram[5]:     67964     67759    110353    110546     99074     98985     98287     98221    125017    124946    134689    135350     87568     87296    137109    137211 
dram[6]:     67170     67159     99555     99380    109723    109141     88354     87993    135267    135711    124385    123906     98135     98494    126849    127223 
dram[7]:     67967     67668    110281    110500     99025     99013     98254     98104    125061    124973    134712    135355     87573     87253    137131    137236 
dram[8]:     67945     67700    110349    110573     99049     98992     98275     98079    125052    125005    134706    135303     87521     87773    137062    137236 
dram[9]:     67230     67217     99486     99460    109688    109297     88416     88044    135249    135721    124590    123908     98071     98603    126857    127239 
dram[10]:     67943     67701    110301    110549     99084     99053     98317     98086    125027    124976    134689    135322     87604     87824    137108    137265 
dram[11]:     67209     67202     99567     99479    109709    109239     88285     88055    135281    135737    124645    123906     98021     98074    126895    127262 
dram[12]:     67206     67198     99508     99464    109683    109252     88227     88054    135220    135707    124329    123879     98058     98012    126887    127212 
dram[13]:     67971     67768    110314    110520     99049     99031     98327     98079    125005    124981    134716    135304     87506     87530    137074    137190 
dram[14]:     67211     67256     99539     99462    109690    109262     88187     88067    135228    135706    124575    123888     98112     98034    126885    127223 
dram[15]:     67951     67663    110173    110493     99087     98991     98276     98112    124989    124999    134701    135306     87512     87277    137096    137231 
average row accesses per activate:
dram[0]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 17.066668 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 11.130435 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 15.058824 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 15.058824 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 14.222222 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 51.200001 36.571430 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 12.800000 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 12.190476 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 10.666667 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 51.200001 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 65536/1269 = 51.643814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
total dram reads = 65536
bank skew: 256/256 = 1.00
chip skew: 4096/4096 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9704     10310     10289      8674      8952      9289      9204      9208      9155      9511      9279      9278      9534      9382      8870      8315
dram[1]:       9915      9892      8090      8117      9953      9661      8878      9594     10040      9163     10132      9195      9584     10314      9180      9172
dram[2]:       9038     10180     10194      8589      8870      9672      9128      9596      9289     10071      9862      9190      9217      9452      8426      8403
dram[3]:      12173     10874      8186      7934     10395      9391      9273      9821      9373      9128      9945     10162      9458      9880      9058      9364
dram[4]:      11046     10548      8315      7776      9560      9016      9182      8920      8598      8948      9907     10363      9347      9809      8820      9533
dram[5]:       9328      9557      9069      7965      8653      8721      8584      9242      9213      9176      9896      9523      9390      9629      8845      8375
dram[6]:      11075     10563      7993      7549     10033      9050      8925      9117      9121      8781      9410     10253      8516      9085      8882      9552
dram[7]:       9268     10042      9290      8128      8559      9271      8949      9444      8936      8895      9843      9179      9026     10139      8541      8623
dram[8]:       9792     10163     10267      8118      9170      9100      8533      8857      9178      8633     10459      8932      9741     10476      8687      8853
dram[9]:      10113     10047      7606      7575      9715      9227      9171      9015      9194      8621      9665     10528      9072     10231      9056      8742
dram[10]:       9537      9807      9850      7941      8931      8855      8625      8804      9082      8331     10034      9142      9337     10578      8711      8620
dram[11]:      10452     10615      7780      7804      9859      8965      9364      9319      9322      8950      9266     10268      9172      9098      9017      9632
dram[12]:      10237     10123      8330      8230      9845      9237      9380      9484     10117      8789      9568     10120     10067     10080      8910      9787
dram[13]:       9693      9812      9596      8563      8896      8979      8660      8799      8981      9073     10375      9306     10097      9686      8736      8367
dram[14]:      11812     11009      8067      8131     10554      9137      9647      9812      9925      9501      9365      9440      9331     10020      8513      9406
dram[15]:       9828     10077      9534      8252      8888      9163      8754      9216      8866      8542      9784      9130     10131      9469      8709      8478
maximum mf latency per bank:
dram[0]:       1482      1931      1846      1869      2111      2081      1493      1513      1466      1443      1460      1448      1403      1409      1274      1273
dram[1]:       1764      1725      1349      1331      1563      1434      1560      1592      1381      1428      1397      1447      1329      1357      1440      1443
dram[2]:       1470      1487      1508      1506      1769      1753      1437      1464      1443      1351      1349      1480      1482      1490      1236      1332
dram[3]:       3720      3716      1257      1154      3494      1307      1824      1354      1498      1548      1485      1853      1305      1349      1881      1819
dram[4]:       2736      2607      1376      1315      1678      1285      2112      1316      1353      1382      1335      2173      1274      1295      2222      2137
dram[5]:       1793      1803      1474      1349      1536      1543      1428      1433      1343      1336      1392      1464      1322      1473      1313      1314
dram[6]:       2176      2140      1363      1356      1836      1305      2114      1343      1481      1302      1316      2143      1479      1442      2115      2117
dram[7]:       1481      1486      1490      1420      1652      1598      1514      1485      1444      1350      1422      1467      1713      1740      1326      1315
dram[8]:       2265      2236      2017      1677      1773      1766      1428      1469      1517      1526      1600      1309      1572      1810      1312      1316
dram[9]:       2361      2316      1434      1514      2110      1544      1708      1612      1548      1529      1386      1733      1328      1654      1696      1730
dram[10]:       1520      1472      1560      1471      1737      1715      1357      1404      1541      1269      1470      1502      1497      1616      1314      1309
dram[11]:       2398      2355      1357      1371      1792      1439      1870      1408      1515      1407      1526      1898      1328      1417      1859      1888
dram[12]:       1750      1700      1406      1393      1856      1847      1640      1366      2093      2059      1613      1662      1325      1693      1627      1658
dram[13]:       1896      1858      1557      1364      1368      1357      1592      1493      1528      1499      1587      1511      1419      1435      1380      1332
dram[14]:       3830      3803      1397      1389      2966      1633      1579      1568      1823      1787      1642      1590      1337      1398      1549      1581
dram[15]:       2176      2155      1652      1357      1427      1353      1498      1526      1362      1362      1547      1343      1503      1545      1306      1294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52205 dram_eff=0.3138
bk0: 256a 1284001i bk1: 256a 1283954i bk2: 256a 1283977i bk3: 256a 1283928i bk4: 256a 1284095i bk5: 256a 1284141i bk6: 256a 1283856i bk7: 256a 1283787i bk8: 256a 1284109i bk9: 256a 1284106i bk10: 256a 1284077i bk11: 256a 1284060i bk12: 256a 1284124i bk13: 256a 1284087i bk14: 256a 1284106i bk15: 256a 1283970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066181
Bank_Level_Parallism_Col = 1.064709
Bank_Level_Parallism_Ready = 1.009031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061718 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3954 
Wasted_Row = 1232 
Idle = 1263026 

BW Util Bottlenecks: 
RCDc_limit = 1608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2410 
rwq = 0 
CCDLc_limit_alone = 2410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00966218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280352 n_act=82 n_pre=66 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=53543 dram_eff=0.306
bk0: 256a 1283510i bk1: 256a 1283875i bk2: 256a 1284046i bk3: 256a 1284103i bk4: 256a 1284041i bk5: 256a 1284084i bk6: 256a 1284048i bk7: 256a 1283915i bk8: 256a 1284145i bk9: 256a 1284052i bk10: 256a 1284107i bk11: 256a 1283982i bk12: 256a 1284147i bk13: 256a 1284175i bk14: 256a 1283880i bk15: 256a 1284001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979980
Row_Buffer_Locality_read = 0.979980
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061729
Bank_Level_Parallism_Col = 1.063803
Bank_Level_Parallism_Ready = 1.012692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058888 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4111 
Wasted_Row = 1532 
Idle = 1262569 

BW Util Bottlenecks: 
RCDc_limit = 1875 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2279 
rwq = 0 
CCDLc_limit_alone = 2279 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280352 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 66 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 4096 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00768569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=54324 dram_eff=0.3016
bk0: 256a 1284010i bk1: 256a 1284100i bk2: 256a 1284007i bk3: 256a 1283928i bk4: 256a 1284107i bk5: 256a 1284134i bk6: 256a 1284020i bk7: 256a 1284001i bk8: 256a 1284169i bk9: 256a 1284165i bk10: 256a 1284143i bk11: 256a 1284092i bk12: 256a 1284167i bk13: 256a 1283930i bk14: 256a 1284114i bk15: 256a 1283970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040633
Bank_Level_Parallism_Col = 1.040797
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039951 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3893 
Wasted_Row = 1270 
Idle = 1263049 

BW Util Bottlenecks: 
RCDc_limit = 1681 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2255 
rwq = 0 
CCDLc_limit_alone = 2255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00825707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280337 n_act=90 n_pre=74 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=53650 dram_eff=0.3054
bk0: 256a 1283045i bk1: 256a 1283916i bk2: 256a 1284070i bk3: 256a 1284052i bk4: 256a 1284055i bk5: 256a 1283939i bk6: 256a 1284004i bk7: 256a 1283945i bk8: 256a 1284007i bk9: 256a 1283982i bk10: 256a 1283791i bk11: 256a 1283878i bk12: 256a 1284139i bk13: 256a 1284183i bk14: 256a 1283936i bk15: 256a 1284112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978027
Row_Buffer_Locality_read = 0.978027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075091
Bank_Level_Parallism_Col = 1.080277
Bank_Level_Parallism_Ready = 1.009519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074469 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4248 
Wasted_Row = 1806 
Idle = 1262158 

BW Util Bottlenecks: 
RCDc_limit = 2057 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2248 
rwq = 0 
CCDLc_limit_alone = 2248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280337 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 4096 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003315 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000235 
queue_avg = 0.008010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00800952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280348 n_act=84 n_pre=68 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=54688 dram_eff=0.2996
bk0: 256a 1283331i bk1: 256a 1284133i bk2: 256a 1284040i bk3: 256a 1284019i bk4: 256a 1284049i bk5: 256a 1283996i bk6: 256a 1283800i bk7: 256a 1283693i bk8: 256a 1284076i bk9: 256a 1284134i bk10: 256a 1284067i bk11: 256a 1283950i bk12: 256a 1284223i bk13: 256a 1284139i bk14: 256a 1284118i bk15: 256a 1284073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979492
Row_Buffer_Locality_read = 0.979492
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059378
Bank_Level_Parallism_Col = 1.068272
Bank_Level_Parallism_Ready = 1.007078
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066017 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4105 
Wasted_Row = 1723 
Idle = 1262384 

BW Util Bottlenecks: 
RCDc_limit = 1934 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2193 
rwq = 0 
CCDLc_limit_alone = 2193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280348 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 4096 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0126063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=53467 dram_eff=0.3064
bk0: 256a 1284041i bk1: 256a 1284016i bk2: 256a 1284000i bk3: 256a 1283919i bk4: 256a 1284093i bk5: 256a 1284154i bk6: 256a 1284054i bk7: 256a 1283815i bk8: 256a 1284018i bk9: 256a 1284209i bk10: 256a 1284103i bk11: 256a 1283981i bk12: 256a 1284041i bk13: 256a 1284187i bk14: 256a 1284051i bk15: 256a 1284112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040515
Bank_Level_Parallism_Col = 1.043338
Bank_Level_Parallism_Ready = 1.006834
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041314 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3959 
Wasted_Row = 1312 
Idle = 1262941 

BW Util Bottlenecks: 
RCDc_limit = 1630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2362 
rwq = 0 
CCDLc_limit_alone = 2362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00801886
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280348 n_act=84 n_pre=68 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52243 dram_eff=0.3136
bk0: 256a 1283519i bk1: 256a 1284115i bk2: 256a 1283990i bk3: 256a 1283943i bk4: 256a 1284066i bk5: 256a 1283882i bk6: 256a 1283672i bk7: 256a 1283579i bk8: 256a 1283998i bk9: 256a 1284071i bk10: 256a 1283884i bk11: 256a 1283986i bk12: 256a 1284195i bk13: 256a 1284026i bk14: 256a 1284010i bk15: 256a 1284027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979492
Row_Buffer_Locality_read = 0.979492
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087816
Bank_Level_Parallism_Col = 1.087685
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083943 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4216 
Wasted_Row = 1515 
Idle = 1262481 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2417 
rwq = 0 
CCDLc_limit_alone = 2417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280348 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 4096 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0109209
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52671 dram_eff=0.3111
bk0: 256a 1283938i bk1: 256a 1283914i bk2: 256a 1283961i bk3: 256a 1283956i bk4: 256a 1284060i bk5: 256a 1284069i bk6: 256a 1284137i bk7: 256a 1284028i bk8: 256a 1284181i bk9: 256a 1284100i bk10: 256a 1284107i bk11: 256a 1284121i bk12: 256a 1284057i bk13: 256a 1284098i bk14: 256a 1284006i bk15: 256a 1283865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055375
Bank_Level_Parallism_Col = 1.054757
Bank_Level_Parallism_Ready = 1.010986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054574 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3938 
Wasted_Row = 1264 
Idle = 1263010 

BW Util Bottlenecks: 
RCDc_limit = 1654 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2351 
rwq = 0 
CCDLc_limit_alone = 2351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00735095
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52885 dram_eff=0.3098
bk0: 256a 1284076i bk1: 256a 1284058i bk2: 256a 1284035i bk3: 256a 1283947i bk4: 256a 1284119i bk5: 256a 1284009i bk6: 256a 1283690i bk7: 256a 1283754i bk8: 256a 1284018i bk9: 256a 1283952i bk10: 256a 1284237i bk11: 256a 1284077i bk12: 256a 1284184i bk13: 256a 1284174i bk14: 256a 1284084i bk15: 256a 1283925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070705
Bank_Level_Parallism_Col = 1.073788
Bank_Level_Parallism_Ready = 1.008787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069330 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3780 
Wasted_Row = 1266 
Idle = 1263166 

BW Util Bottlenecks: 
RCDc_limit = 1612 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2191 
rwq = 0 
CCDLc_limit_alone = 2191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.010334
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280346 n_act=85 n_pre=69 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=54455 dram_eff=0.3009
bk0: 256a 1283219i bk1: 256a 1284043i bk2: 256a 1283995i bk3: 256a 1284006i bk4: 256a 1283904i bk5: 256a 1284053i bk6: 256a 1284144i bk7: 256a 1284093i bk8: 256a 1284120i bk9: 256a 1284108i bk10: 256a 1284049i bk11: 256a 1284118i bk12: 256a 1284155i bk13: 256a 1284215i bk14: 256a 1284128i bk15: 256a 1284082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979248
Row_Buffer_Locality_read = 0.979248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033499
Bank_Level_Parallism_Col = 1.029154
Bank_Level_Parallism_Ready = 1.004149
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027874 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4255 
Wasted_Row = 1608 
Idle = 1262349 

BW Util Bottlenecks: 
RCDc_limit = 1944 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2331 
rwq = 0 
CCDLc_limit_alone = 2331 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280346 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 4096 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00878953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280368 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52081 dram_eff=0.3146
bk0: 256a 1284008i bk1: 256a 1283831i bk2: 256a 1283945i bk3: 256a 1283787i bk4: 256a 1284069i bk5: 256a 1284089i bk6: 256a 1283774i bk7: 256a 1283790i bk8: 256a 1284100i bk9: 256a 1284022i bk10: 256a 1284199i bk11: 256a 1284108i bk12: 256a 1284054i bk13: 256a 1284078i bk14: 256a 1284230i bk15: 256a 1283869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076844
Bank_Level_Parallism_Col = 1.077252
Bank_Level_Parallism_Ready = 1.014893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070302 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3968 
Wasted_Row = 1331 
Idle = 1262913 

BW Util Bottlenecks: 
RCDc_limit = 1658 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2393 
rwq = 0 
CCDLc_limit_alone = 2393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280368 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0108151
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280342 n_act=87 n_pre=71 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=54003 dram_eff=0.3034
bk0: 256a 1283042i bk1: 256a 1284058i bk2: 256a 1283881i bk3: 256a 1284152i bk4: 256a 1283958i bk5: 256a 1284020i bk6: 256a 1284196i bk7: 256a 1284134i bk8: 256a 1284117i bk9: 256a 1283920i bk10: 256a 1283895i bk11: 256a 1284047i bk12: 256a 1284150i bk13: 256a 1284156i bk14: 256a 1284183i bk15: 256a 1284147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978760
Row_Buffer_Locality_read = 0.978760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.032853
Bank_Level_Parallism_Col = 1.035897
Bank_Level_Parallism_Ready = 1.006346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030871 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4371 
Wasted_Row = 1773 
Idle = 1262068 

BW Util Bottlenecks: 
RCDc_limit = 1993 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2413 
rwq = 0 
CCDLc_limit_alone = 2413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280342 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 4096 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00891876
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280340 n_act=88 n_pre=72 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52915 dram_eff=0.3096
bk0: 256a 1283105i bk1: 256a 1283902i bk2: 256a 1284102i bk3: 256a 1284131i bk4: 256a 1283961i bk5: 256a 1284014i bk6: 256a 1283958i bk7: 256a 1283750i bk8: 256a 1284125i bk9: 256a 1284053i bk10: 256a 1283884i bk11: 256a 1283986i bk12: 256a 1284262i bk13: 256a 1284159i bk14: 256a 1284015i bk15: 256a 1284151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978516
Row_Buffer_Locality_read = 0.978516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055635
Bank_Level_Parallism_Col = 1.060518
Bank_Level_Parallism_Ready = 1.007809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057867 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4243 
Wasted_Row = 1790 
Idle = 1262179 

BW Util Bottlenecks: 
RCDc_limit = 1987 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2309 
rwq = 0 
CCDLc_limit_alone = 2309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280340 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 4096 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0100249
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52969 dram_eff=0.3093
bk0: 256a 1284097i bk1: 256a 1284101i bk2: 256a 1284052i bk3: 256a 1283998i bk4: 256a 1284096i bk5: 256a 1284141i bk6: 256a 1284095i bk7: 256a 1283969i bk8: 256a 1284083i bk9: 256a 1284048i bk10: 256a 1284117i bk11: 256a 1283970i bk12: 256a 1284180i bk13: 256a 1284032i bk14: 256a 1283990i bk15: 256a 1284005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052178
Bank_Level_Parallism_Col = 1.051942
Bank_Level_Parallism_Ready = 1.006831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050905 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3832 
Wasted_Row = 1245 
Idle = 1263135 

BW Util Bottlenecks: 
RCDc_limit = 1644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2220 
rwq = 0 
CCDLc_limit_alone = 2220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00873115
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280334 n_act=91 n_pre=75 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=54285 dram_eff=0.3018
bk0: 256a 1283028i bk1: 256a 1284057i bk2: 256a 1284146i bk3: 256a 1284002i bk4: 256a 1283992i bk5: 256a 1284003i bk6: 256a 1284149i bk7: 256a 1283979i bk8: 256a 1283991i bk9: 256a 1284051i bk10: 256a 1284027i bk11: 256a 1283988i bk12: 256a 1284109i bk13: 256a 1284173i bk14: 256a 1284024i bk15: 256a 1284118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977783
Row_Buffer_Locality_read = 0.977783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027995
Bank_Level_Parallism_Col = 1.028257
Bank_Level_Parallism_Ready = 1.005371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024824 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 4532 
Wasted_Row = 1801 
Idle = 1261879 

BW Util Bottlenecks: 
RCDc_limit = 2122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2444 
rwq = 0 
CCDLc_limit_alone = 2444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280334 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 4096 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0075191
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1284596 n_nop=1280372 n_act=72 n_pre=56 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=52254 dram_eff=0.3135
bk0: 256a 1283970i bk1: 256a 1283814i bk2: 256a 1284018i bk3: 256a 1283961i bk4: 256a 1284135i bk5: 256a 1284082i bk6: 256a 1284046i bk7: 256a 1283851i bk8: 256a 1284037i bk9: 256a 1284146i bk10: 256a 1284126i bk11: 256a 1284057i bk12: 256a 1284130i bk13: 256a 1283993i bk14: 256a 1283824i bk15: 256a 1283762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982422
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085555
Bank_Level_Parallism_Col = 1.089819
Bank_Level_Parallism_Ready = 1.006346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085257 

BW Util details:
bwutil = 0.012754 
total_CMD = 1284596 
util_bw = 16384 
Wasted_Col = 3851 
Wasted_Row = 1266 
Idle = 1263095 

BW Util Bottlenecks: 
RCDc_limit = 1609 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2305 
rwq = 0 
CCDLc_limit_alone = 2305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1284596 
n_nop = 1280372 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 4096 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003189 
Either_Row_CoL_Bus_Util = 0.003288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.013507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2545, Reservation_fails = 50116
L2_cache_bank[1]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2585, Reservation_fails = 49595
L2_cache_bank[2]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2393, Reservation_fails = 50602
L2_cache_bank[3]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2496, Reservation_fails = 51119
L2_cache_bank[4]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2533, Reservation_fails = 52879
L2_cache_bank[5]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2546, Reservation_fails = 47950
L2_cache_bank[6]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2485, Reservation_fails = 54599
L2_cache_bank[7]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2393, Reservation_fails = 50250
L2_cache_bank[8]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2473, Reservation_fails = 50747
L2_cache_bank[9]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2395, Reservation_fails = 48827
L2_cache_bank[10]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2560, Reservation_fails = 46942
L2_cache_bank[11]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2567, Reservation_fails = 49351
L2_cache_bank[12]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2452, Reservation_fails = 48286
L2_cache_bank[13]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2371, Reservation_fails = 47935
L2_cache_bank[14]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2578, Reservation_fails = 49138
L2_cache_bank[15]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2583, Reservation_fails = 47041
L2_cache_bank[16]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2674, Reservation_fails = 49299
L2_cache_bank[17]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2541, Reservation_fails = 49106
L2_cache_bank[18]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2312, Reservation_fails = 47971
L2_cache_bank[19]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2367, Reservation_fails = 47359
L2_cache_bank[20]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2569, Reservation_fails = 44608
L2_cache_bank[21]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2626, Reservation_fails = 48708
L2_cache_bank[22]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2360, Reservation_fails = 48182
L2_cache_bank[23]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2383, Reservation_fails = 49347
L2_cache_bank[24]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2470, Reservation_fails = 53215
L2_cache_bank[25]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2379, Reservation_fails = 50239
L2_cache_bank[26]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2590, Reservation_fails = 48596
L2_cache_bank[27]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2558, Reservation_fails = 49742
L2_cache_bank[28]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2332, Reservation_fails = 51055
L2_cache_bank[29]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2446, Reservation_fails = 51965
L2_cache_bank[30]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2590, Reservation_fails = 48068
L2_cache_bank[31]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 2571, Reservation_fails = 47538
L2_total_cache_accesses = 1081344
L2_total_cache_misses = 98304
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 79723
L2_total_cache_reservation_fails = 1580375
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 903317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1580375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 79723
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1580375
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1081344
icnt_total_pkts_simt_to_mem=1081344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1081344
Req_Network_cycles = 269766
Req_Network_injected_packets_per_cycle =       4.0085 
Req_Network_conflicts_per_cycle =       1.2875
Req_Network_conflicts_per_cycle_util =       2.6830
Req_Bank_Level_Parallism =       8.3532
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9273
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       7.2574

Reply_Network_injected_packets_num = 1081344
Reply_Network_cycles = 269766
Reply_Network_injected_packets_per_cycle =        4.0085
Reply_Network_conflicts_per_cycle =        2.5724
Reply_Network_conflicts_per_cycle_util =       3.5382
Reply_Bank_Level_Parallism =       5.5133
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8688
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0835
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 46 sec (406 sec)
gpgpu_simulation_rate = 917504 (inst/sec)
gpgpu_simulation_rate = 664 (cycle/sec)
gpgpu_silicon_slowdown = 1106927x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
