Date Tue Dec GMT Server NCSA Content type text html The Chaos Router Chip The Chaos Router Chip The Chaos Router chip two dimensional mesh and torus chaotic router implemented designed CMOS There are two versions designed micron and micron CMOS The micron version was fabricated and consists around transistors die Here photo the micron version The micron version was designed revision the first chip but was not fabricated The chips are designed using combination standard cells and custom logic There are five input buffers five output buffers and five multiqueue slots each implemented with word bit fifo These are connected two crossbars single unit The micron chip was fabricated and operated nearly correctly speeds MHz short its designed MHz operation The micron version included redesign the channel logic and fifos well the clocking scheme This version operates MHz simulations but has not been fabricated More details are available the VLSI paper and Bolding dissertation Back the Chaotic Routing Home Page kwb washington edu 