{
  "design": {
    "design_info": {
      "boundary_crc": "0xAA3CB0D1B5CEB5C2",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../minimal_ip.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "minimal_ip_0": "",
      "clk_wiz_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "in_a_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "in_b_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "a_times_b_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "a_plus_b_0": {
        "direction": "O",
        "left": "8",
        "right": "0"
      }
    },
    "components": {
      "minimal_ip_0": {
        "vlnv": "user.org:ip:minimal_ip:1.0",
        "ip_revision": "2113705897",
        "xci_name": "design_1_minimal_ip_0_3",
        "xci_path": "ip/design_1_minimal_ip_0_3/design_1_minimal_ip_0_3.xci",
        "inst_hier_path": "minimal_ip_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "design_1_xlconstant_0_2",
        "xci_path": "ip/design_1_xlconstant_0_2/design_1_xlconstant_0_2.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "minimal_ip_0/IPCORE_CLK",
          "clk"
        ]
      },
      "in_a_0_1": {
        "ports": [
          "in_a_0",
          "minimal_ip_0/in_a"
        ]
      },
      "in_b_0_1": {
        "ports": [
          "in_b_0",
          "minimal_ip_0/in_b"
        ]
      },
      "minimal_ip_0_a_plus_b": {
        "ports": [
          "minimal_ip_0/a_plus_b",
          "a_plus_b_0"
        ]
      },
      "minimal_ip_0_a_times_b": {
        "ports": [
          "minimal_ip_0/a_times_b",
          "a_times_b_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "minimal_ip_0/IPCORE_RESETN"
        ]
      }
    }
  }
}