

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Fri Aug  9 10:11:14 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp2_ap_d2r5_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.242|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  162|  162|  162|  162|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  160|  160|         3|          2|          1|    80|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    779|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    240|    -|
|Register         |        -|      -|     174|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     174|   1019|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_413_p2         |     +    |      0|  0|  15|           7|           1|
    |add_ln1494_1_fu_578_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_2_fu_626_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln1494_3_fu_637_p2     |     +    |      0|  0|   8|           5|          11|
    |add_ln1494_4_fu_643_p2     |     +    |      0|  0|   8|          11|          11|
    |add_ln1494_5_fu_685_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_fu_532_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln203_1_fu_919_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_896_p2        |     +    |      0|  0|  15|           9|           9|
    |f_fu_419_p2                |     +    |      0|  0|  15|           1|           5|
    |r_fu_860_p2                |     +    |      0|  0|  12|           1|           3|
    |sub_ln1494_1_fu_620_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln1494_fu_487_p2       |     -    |      0|  0|  13|          11|          11|
    |icmp_ln10_fu_407_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln13_fu_425_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1494_10_fu_973_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_11_fu_985_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_12_fu_828_p2   |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_13_fu_1003_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_14_fu_1017_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_15_fu_1031_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_16_fu_846_p2   |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_17_fu_1049_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_18_fu_1063_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_19_fu_1077_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_1_fu_717_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_742_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_930_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_4_fu_760_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_5_fu_778_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_6_fu_792_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_7_fu_943_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_8_fu_810_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_9_fu_959_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_699_p2      |   icmp   |      0|  0|  13|          14|           1|
    |or_ln1494_1_fu_526_p2      |    or    |      0|  0|  11|          11|           5|
    |or_ln1494_2_fu_564_p2      |    or    |      0|  0|   9|           9|           5|
    |or_ln1494_3_fu_671_p2      |    or    |      0|  0|   9|           9|           5|
    |or_ln1494_fu_497_p2        |    or    |      0|  0|   5|           1|           5|
    |or_ln203_fu_883_p2         |    or    |      0|  0|   8|           8|           5|
    |or_ln26_fu_590_p2          |    or    |      0|  0|   4|           4|           1|
    |max_pool_out_0_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_0_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_1_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_1_V_d1        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_2_0_V_d0      |  select  |      0|  0|  14|           1|          14|
    |select_ln29_10_fu_978_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_12_fu_834_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_13_fu_1009_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_14_fu_1023_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_16_fu_852_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_17_fu_1055_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_18_fu_1069_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_1_fu_723_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_20_fu_431_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln29_21_fu_439_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln29_2_fu_748_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_766_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln29_5_fu_784_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_6_fu_798_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_8_fu_816_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln29_9_fu_965_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_705_p3      |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 779|         461|         646|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_389_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_378_p4  |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_400_p4             |   9|          2|    3|          6|
    |conv_out_0_V_address0                    |  15|          3|   10|         30|
    |conv_out_0_V_address1                    |  15|          3|   10|         30|
    |conv_out_1_V_address0                    |  15|          3|    9|         27|
    |conv_out_1_V_address1                    |  15|          3|    9|         27|
    |conv_out_2_V_address0                    |  15|          3|    9|         27|
    |conv_out_2_V_address1                    |  15|          3|    9|         27|
    |conv_out_3_V_address0                    |  15|          3|    9|         27|
    |conv_out_3_V_address1                    |  15|          3|    9|         27|
    |conv_out_4_V_address0                    |  15|          3|    9|         27|
    |conv_out_4_V_address1                    |  15|          3|    9|         27|
    |f_0_reg_385                              |   9|          2|    5|         10|
    |indvar_flatten_reg_374                   |   9|          2|    7|         14|
    |r_0_reg_396                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 240|         49|  124|        343|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln10_reg_1096             |   7|   0|    7|          0|
    |add_ln1494_4_reg_1172         |  11|   0|   11|          0|
    |add_ln1494_5_reg_1183         |  10|   0|   10|          0|
    |add_ln1494_reg_1126           |  11|   0|   11|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |conv_out_4_V_load_1_reg_1265  |  14|   0|   14|          0|
    |f_0_reg_385                   |   5|   0|    5|          0|
    |icmp_ln10_reg_1092            |   1|   0|    1|          0|
    |indvar_flatten_reg_374        |   7|   0|    7|          0|
    |r_0_reg_396                   |   3|   0|    3|          0|
    |r_reg_1281                    |   3|   0|    3|          0|
    |select_ln29_12_reg_1271       |  13|   0|   13|          0|
    |select_ln29_16_reg_1276       |  13|   0|   13|          0|
    |select_ln29_20_reg_1101       |   3|   0|    3|          0|
    |select_ln29_21_reg_1108       |   5|   0|    5|          0|
    |select_ln29_2_reg_1248        |  14|   0|   14|          0|
    |select_ln29_6_reg_1254        |  14|   0|   14|          0|
    |select_ln29_8_reg_1260        |  13|   0|   13|          0|
    |tmp_reg_1116                  |   3|   0|    8|          5|
    |zext_ln1494_3_reg_1136        |  10|   0|   64|         54|
    |zext_ln1494_5_reg_1177        |   8|   0|   64|         56|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 174|   0|  289|        115|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     max_pool_2     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     max_pool_2     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     max_pool_2     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     max_pool_2     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     max_pool_2     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     max_pool_2     | return value |
|conv_out_0_V_address0        | out |   10|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_ce0             | out |    1|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_q0              |  in |   14|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_address1        | out |   10|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_ce1             | out |    1|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_0_V_q1              |  in |   14|  ap_memory |    conv_out_0_V    |     array    |
|conv_out_1_V_address0        | out |    9|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_ce0             | out |    1|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_q0              |  in |   14|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_address1        | out |    9|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_ce1             | out |    1|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_1_V_q1              |  in |   14|  ap_memory |    conv_out_1_V    |     array    |
|conv_out_2_V_address0        | out |    9|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_ce0             | out |    1|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_q0              |  in |   14|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_address1        | out |    9|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_ce1             | out |    1|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_2_V_q1              |  in |   14|  ap_memory |    conv_out_2_V    |     array    |
|conv_out_3_V_address0        | out |    9|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_ce0             | out |    1|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_q0              |  in |   14|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_address1        | out |    9|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_ce1             | out |    1|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_3_V_q1              |  in |   14|  ap_memory |    conv_out_3_V    |     array    |
|conv_out_4_V_address0        | out |    9|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_ce0             | out |    1|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_q0              |  in |   14|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_address1        | out |    9|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_ce1             | out |    1|  ap_memory |    conv_out_4_V    |     array    |
|conv_out_4_V_q1              |  in |   14|  ap_memory |    conv_out_4_V    |     array    |
|max_pool_out_0_V_address0    | out |    8|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_ce0         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_we0         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_d0          | out |   14|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_address1    | out |    8|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_ce1         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_we1         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_d1          | out |   14|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_1_V_address0    | out |    8|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_ce0         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_we0         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_d0          | out |   14|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_address1    | out |    8|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_ce1         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_we1         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_d1          | out |   14|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_2_0_V_address0  | out |    7|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

