# ğŸ“… Welcome Call & Week 0: Program Kick-off & Tool Setup  

---

## ğŸ¯ Objective  
To get introduced to the program's scope and establish a strong, reproducible design environment for the upcoming RISC-V SoC Tapeout journey.  

---

## âœ… Key Highlights  
- Attended the **Welcome Call** to understand the program roadmap and expectations.  
- Successfully installed and configured the **open-source EDA toolchain**.  
- Cloned and verified the initial **reference project** to ensure the setup is ready.  

---

## ğŸ“– Key Learnings  
- The program is structured as a **national-level initiative** with real-world relevance, not just an academic exercise.  
- Importance of maintaining a **robust and repeatable environment** to avoid bottlenecks later in the design flow.  

---

## ğŸ“‚ Week_0 Tasks  

### ğŸ”¹ Task 1 â€“ Documentation Summary  
Create a GitHub repository and document the summary of the video:  
**â€œGetting Started with Digital VLSI SoC Design and Planningâ€**  

ğŸ“„ [Task 1 Documentation](./Task_1_Summary.md)  

---

### ğŸ”¹ Task 2 â€“ Tool Installation & Setup  
Install all tools listed in the provided guide, verify environment readiness, and update the repository with installation snapshots.  

ğŸ“„ [Task 2 Documentation](./Task_2_Documentation.md)  

---

## ğŸš€ Next Steps  
- Continue with Week 1 deliverables.  
- Maintain consistent, clean documentation for each task.  
