Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 05:34:44 2024
| Host         : Raid-ThinkTank running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -file Task2_top_timing_summary_routed.rpt -pb Task2_top_timing_summary_routed.pb -rpx Task2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Task2_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clkd1/comp1/signal_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clkd1/dff1/q_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/vga_timing/clk_div_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: core1/vga_timing/clk_div_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dp1/cmpX/signal_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fsm1/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fsm1/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.086        0.000                      0                    8        0.220        0.000                      0                    8        3.750        0.000                       0                  1207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.392        0.000                      0                    6        0.220        0.000                      0                    6        3.750        0.000                       0                  1207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.086        0.000                      0                    2        5.511        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/resetSignal_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.773ns (48.936%)  route 0.807ns (51.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.630     5.233    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkd1/nbc1/count_reg[0]/Q
                         net (fo=4, routed)           0.807     6.517    clkd1/nbc1/count[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.295     6.812 r  clkd1/nbc1/resetSignal_i_1/O
                         net (fo=1, routed)           0.000     6.812    clkd1/comp1/resetSignal_reg_1
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.509     9.932    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    10.208    
                         clock uncertainty           -0.035    10.172    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)        0.032    10.204    clkd1/comp1/resetSignal_reg
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/signal_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.801ns (49.826%)  route 0.807ns (50.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.630     5.233    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.478     5.711 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=4, routed)           0.807     6.517    clkd1/nbc1/count[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.323     6.840 r  clkd1/nbc1/signal_i_1/O
                         net (fo=1, routed)           0.000     6.840    clkd1/comp1/signal_reg_1
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.509     9.932    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/signal_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    10.208    
                         clock uncertainty           -0.035    10.172    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)        0.078    10.250    clkd1/comp1/signal_reg
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[-1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.642ns (36.940%)  route 1.096ns (63.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.630     5.233    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  clkd1/nbc1/count_reg[-1]/Q
                         net (fo=3, routed)           1.096     6.847    clkd1/nbc1/count[-1]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  clkd1/nbc1/count[-1]_i_1/O
                         net (fo=1, routed)           0.000     6.971    clkd1/nbc1/count[-1]_i_1_n_0
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.509    14.932    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X66Y88         FDCE (Setup_fdce_C_D)        0.077    15.274    clkd1/nbc1/count_reg[-1]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.775%)  route 0.869ns (52.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.630     5.233    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.478     5.711 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=4, routed)           0.869     6.580    clkd1/nbc1/count[0]
    SLICE_X66Y88         LUT1 (Prop_lut1_I0_O)        0.317     6.897 r  clkd1/nbc1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.897    clkd1/nbc1/count[0]_i_1_n_0
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.509    14.932    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X66Y88         FDCE (Setup_fdce_C_D)        0.118    15.315    clkd1/nbc1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 core1/vga_timing/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/clk_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.606ns (39.257%)  route 0.938ns (60.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.625     5.228    core1/vga_timing/CLK
    SLICE_X52Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  core1/vga_timing/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.938     6.621    core1/vga_timing/clk_div[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.150     6.771 r  core1/vga_timing/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     6.771    core1/vga_timing/p_0_in[1]
    SLICE_X52Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.504    14.927    core1/vga_timing/CLK
    SLICE_X52Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.047    15.239    core1/vga_timing/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 core1/vga_timing/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/clk_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.625     5.228    core1/vga_timing/CLK
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  core1/vga_timing/clk_div_reg[0]/Q
                         net (fo=3, routed)           0.505     6.189    core1/vga_timing/clk_div[0]
    SLICE_X55Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.313 r  core1/vga_timing/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.313    core1/vga_timing/p_0_in[0]
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.504    14.927    core1/vga_timing/CLK
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.029    15.221    core1/vga_timing/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 core1/vga_timing/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/clk_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.419%)  route 0.152ns (44.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.564     1.483    core1/vga_timing/CLK
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  core1/vga_timing/clk_div_reg[0]/Q
                         net (fo=3, routed)           0.152     1.776    core1/vga_timing/clk_div[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.048     1.824 r  core1/vga_timing/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    core1/vga_timing/p_0_in[1]
    SLICE_X52Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.834     1.999    core1/vga_timing/CLK
    SLICE_X52Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[1]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.604    core1/vga_timing/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 core1/vga_timing/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/clk_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.564     1.483    core1/vga_timing/CLK
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  core1/vga_timing/clk_div_reg[0]/Q
                         net (fo=3, routed)           0.168     1.793    core1/vga_timing/clk_div[0]
    SLICE_X55Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  core1/vga_timing/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    core1/vga_timing/p_0_in[0]
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.834     1.999    core1/vga_timing/CLK
    SLICE_X55Y96         FDCE                                         r  core1/vga_timing/clk_div_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    core1/vga_timing/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.785%)  route 0.302ns (55.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.566     1.485    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.148     1.633 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=4, routed)           0.302     1.935    clkd1/nbc1/count[0]
    SLICE_X66Y88         LUT1 (Prop_lut1_I0_O)        0.097     2.032 r  clkd1/nbc1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    clkd1/nbc1/count[0]_i_1_n_0
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.838     2.003    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X66Y88         FDCE (Hold_fdce_C_D)         0.131     1.616    clkd1/nbc1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.886%)  route 0.302ns (55.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.566     1.485    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.148     1.633 r  clkd1/nbc1/count_reg[0]/Q
                         net (fo=4, routed)           0.302     1.935    clkd1/nbc1/count[0]
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.098     2.033 r  clkd1/nbc1/count[-1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    clkd1/nbc1/count[-1]_i_1_n_0
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.838     2.003    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X66Y88         FDCE (Hold_fdce_C_D)         0.120     1.605    clkd1/nbc1/count_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             5.235ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[-1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/signal_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.400ns  (logic 0.210ns (52.494%)  route 0.190ns (47.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 11.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.566    11.485    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.164    11.649 f  clkd1/nbc1/count_reg[-1]/Q
                         net (fo=3, routed)           0.190    11.839    clkd1/nbc1/count[-1]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.046    11.885 r  clkd1/nbc1/signal_i_1/O
                         net (fo=1, routed)           0.000    11.885    clkd1/comp1/signal_reg_1
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.838     7.003    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/signal_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.501    
                         clock uncertainty            0.035     6.537    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.114     6.651    clkd1/comp1/signal_reg
  -------------------------------------------------------------------
                         required time                         -6.651    
                         arrival time                          11.885    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.250ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[-1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/resetSignal_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.375%)  route 0.190ns (47.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 11.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.566    11.485    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.164    11.649 r  clkd1/nbc1/count_reg[-1]/Q
                         net (fo=3, routed)           0.190    11.839    clkd1/nbc1/count[-1]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.045    11.884 r  clkd1/nbc1/resetSignal_i_1/O
                         net (fo=1, routed)           0.000    11.884    clkd1/comp1/resetSignal_reg_1
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.838     7.003    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.501    
                         clock uncertainty            0.035     6.537    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.098     6.635    clkd1/comp1/resetSignal_reg
  -------------------------------------------------------------------
                         required time                         -6.635    
                         arrival time                          11.884    
  -------------------------------------------------------------------
                         slack                                  5.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y88    clkd1/comp1/resetSignal_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y88    clkd1/comp1/signal_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X66Y88    clkd1/nbc1/count_reg[-1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X66Y88    clkd1/nbc1/count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y96    core1/vga_timing/clk_div_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X52Y96    core1/vga_timing/clk_div_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y114   core1/video_mem/ram_reg_16000_16063_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y114   core1/video_mem/ram_reg_16000_16063_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y114   core1/video_mem/ram_reg_16000_16063_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y114   core1/video_mem/ram_reg_16000_16063_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y86    core1/video_mem/ram_reg_3840_3903_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y86    core1/video_mem/ram_reg_3840_3903_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    core1/video_mem/ram_reg_1472_1535_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    core1/video_mem/ram_reg_1472_1535_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    core1/video_mem/ram_reg_1472_1535_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y85    core1/video_mem/ram_reg_1472_1535_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y111   core1/video_mem/ram_reg_10816_10879_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y111   core1/video_mem/ram_reg_10816_10879_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y103   core1/video_mem/ram_reg_12096_12159_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y107   core1/video_mem/ram_reg_12160_12223_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y107   core1/video_mem/ram_reg_12160_12223_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y107   core1/video_mem/ram_reg_12160_12223_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y107   core1/video_mem/ram_reg_12160_12223_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y110   core1/video_mem/ram_reg_13376_13439_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y110   core1/video_mem/ram_reg_13376_13439_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y110   core1/video_mem/ram_reg_13376_13439_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.493ns  (logic 0.583ns (39.060%)  route 0.910ns (60.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 10.233 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.630    10.233    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.459    10.692 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.296    10.988    clkd1/comp1/resetSignal
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.112 f  clkd1/comp1/count[-1]_i_2/O
                         net (fo=2, routed)           0.613    11.725    clkd1/nbc1/count_reg[0]_1
    SLICE_X66Y88         FDCE                                         f  clkd1/nbc1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.509    14.932    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X66Y88         FDCE (Recov_fdce_C_CLR)     -0.361    14.811    clkd1/nbc1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[-1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.493ns  (logic 0.583ns (39.060%)  route 0.910ns (60.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 10.233 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.630    10.233    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.459    10.692 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.296    10.988    clkd1/comp1/resetSignal
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.112 f  clkd1/comp1/count[-1]_i_2/O
                         net (fo=2, routed)           0.613    11.725    clkd1/nbc1/count_reg[0]_1
    SLICE_X66Y88         FDCE                                         f  clkd1/nbc1/count_reg[-1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.509    14.932    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X66Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.853    clkd1/nbc1/count_reg[-1]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  3.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.511ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[-1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.542%)  route 0.305ns (61.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.566     6.485    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.146     6.631 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.100     6.732    clkd1/comp1/resetSignal
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.045     6.777 f  clkd1/comp1/count[-1]_i_2/O
                         net (fo=2, routed)           0.204     6.981    clkd1/nbc1/count_reg[0]_1
    SLICE_X66Y88         FDCE                                         f  clkd1/nbc1/count_reg[-1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.838     2.003    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[-1]/C
                         clock pessimism             -0.501     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.470    clkd1/nbc1/count_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           6.981    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.542%)  route 0.305ns (61.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.566     6.485    clkd1/comp1/CLK
    SLICE_X65Y88         FDCE                                         r  clkd1/comp1/resetSignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.146     6.631 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.100     6.732    clkd1/comp1/resetSignal
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.045     6.777 f  clkd1/comp1/count[-1]_i_2/O
                         net (fo=2, routed)           0.204     6.981    clkd1/nbc1/count_reg[0]_1
    SLICE_X66Y88         FDCE                                         f  clkd1/nbc1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.838     2.003    clkd1/nbc1/CLK
    SLICE_X66Y88         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
                         clock pessimism             -0.501     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.470    clkd1/nbc1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           6.981    
  -------------------------------------------------------------------
                         slack                                  5.511    





