--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3963 paths analyzed, 800 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.260ns.
--------------------------------------------------------------------------------

Paths for end point in_port_3 (SLICE_X13Y25.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad/sel_0 (FF)
  Destination:          in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.793ns (Levels of Logic = 2)
  Clock Path Skew:      1.568ns (2.460 - 0.892)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad/sel_0 to in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.391   keypad/sel<1>
                                                       keypad/sel_0
    SLICE_X13Y25.C2      net (fanout=7)        7.494   keypad/sel<0>
    SLICE_X13Y25.C       Tilo                  0.259   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>_SW0
    SLICE_X13Y25.B4      net (fanout=1)        0.327   N3
    SLICE_X13Y25.CLK     Tas                   0.322   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>
                                                       in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (0.972ns logic, 7.821ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad/sel_1 (FF)
  Destination:          in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      1.568ns (2.460 - 0.892)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad/sel_1 to in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.BQ      Tcko                  0.391   keypad/sel<1>
                                                       keypad/sel_1
    SLICE_X13Y25.C6      net (fanout=5)        2.132   keypad/sel<1>
    SLICE_X13Y25.C       Tilo                  0.259   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>_SW0
    SLICE_X13Y25.B4      net (fanout=1)        0.327   N3
    SLICE_X13Y25.CLK     Tas                   0.322   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>
                                                       in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.972ns logic, 2.459ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point Val0_2 (SLICE_X25Y13.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X18Y29.C5      net (fanout=7)        0.852   processor/bank
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.340   Val0<3>
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.527ns logic, 4.198ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X18Y29.A5      net (fanout=7)        0.967   processor/bank
    SLICE_X18Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X19Y28.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X19Y28.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A5      net (fanout=16)       1.511   port_id<0>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.340   Val0<3>
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.527ns logic, 3.602ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X18Y29.A5      net (fanout=7)        0.967   processor/bank
    SLICE_X18Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X19Y28.D4      net (fanout=2)        0.404   processor/sy<1>
    SLICE_X19Y28.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X24Y13.A3      net (fanout=16)       1.433   port_id<1>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.340   Val0<3>
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.415ns logic, 3.522ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point Val0_1 (SLICE_X25Y13.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X18Y29.C5      net (fanout=7)        0.852   processor/bank
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.324   Val0<3>
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.511ns logic, 4.198ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X18Y29.A5      net (fanout=7)        0.967   processor/bank
    SLICE_X18Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X19Y28.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X19Y28.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A5      net (fanout=16)       1.511   port_id<0>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.324   Val0<3>
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (1.511ns logic, 3.602ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X18Y29.A5      net (fanout=7)        0.967   processor/bank
    SLICE_X18Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X19Y28.D4      net (fanout=2)        0.404   processor/sy<1>
    SLICE_X19Y28.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X24Y13.A3      net (fanout=16)       1.433   port_id<1>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.324   Val0<3>
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.399ns logic, 3.522ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point in_port_2 (SLICE_X13Y25.A1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_1 (FF)
  Destination:          in_port_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.851ns (2.692 - 0.841)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_1 to in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.BQ      Tcko                  0.368   keypad/sel<1>
                                                       keypad/sel_1
    SLICE_X17Y25.B5      net (fanout=5)        0.192   keypad/sel<1>
    SLICE_X17Y25.BMUX    Tilo                  0.294   keypad/sel<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>_SW0
    SLICE_X13Y25.A1      net (fanout=1)        0.761   N5
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.292   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>
                                                       in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.954ns logic, 0.953ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_0 (FF)
  Destination:          in_port_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.851ns (2.692 - 0.841)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_0 to in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.368   keypad/sel<1>
                                                       keypad/sel_0
    SLICE_X17Y25.B1      net (fanout=7)        0.422   keypad/sel<0>
    SLICE_X17Y25.BMUX    Tilo                  0.294   keypad/sel<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>_SW0
    SLICE_X13Y25.A1      net (fanout=1)        0.761   N5
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.292   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>
                                                       in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.954ns logic, 1.183ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[3].upper_stack.pointer_flop (SLICE_X16Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[3].upper_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.004ns (0.044 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[3].upper_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X16Y30.SR      net (fanout=9)        0.143   processor/internal_reset
    SLICE_X16Y30.CLK     Tcksr       (-Th)    -0.001   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.201ns logic, 0.143ns route)
                                                       (58.4% logic, 41.6% route)
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[2].upper_stack.pointer_flop (SLICE_X16Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[2].upper_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.004ns (0.044 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[2].upper_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X16Y30.SR      net (fanout=9)        0.143   processor/internal_reset
    SLICE_X16Y30.CLK     Tcksr       (-Th)    -0.014   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.214ns logic, 0.143ns route)
                                                       (59.9% logic, 40.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6837 paths analyzed, 789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.189ns.
--------------------------------------------------------------------------------

Paths for end point Val0_2 (SLICE_X25Y13.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C1      net (fanout=7)        1.784   instruction<4>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.340   Val0<3>
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (2.969ns logic, 5.130ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C2      net (fanout=7)        1.724   instruction<5>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.340   Val0<3>
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      8.039ns (2.969ns logic, 5.070ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C3      net (fanout=7)        1.583   instruction<6>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.340   Val0<3>
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (2.969ns logic, 4.929ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point Val0_1 (SLICE_X25Y13.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C1      net (fanout=7)        1.784   instruction<4>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.324   Val0<3>
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.083ns (2.953ns logic, 5.130ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C2      net (fanout=7)        1.724   instruction<5>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.324   Val0<3>
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.023ns (2.953ns logic, 5.070ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C3      net (fanout=7)        1.583   instruction<6>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.324   Val0<3>
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (2.953ns logic, 4.929ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point Val0_3 (SLICE_X25Y13.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.075ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C1      net (fanout=7)        1.784   instruction<4>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.316   Val0<3>
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      8.075ns (2.945ns logic, 5.130ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C2      net (fanout=7)        1.724   instruction<5>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.316   Val0<3>
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (2.945ns logic, 5.070ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.435 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X18Y29.C3      net (fanout=7)        1.583   instruction<6>
    SLICE_X18Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X19Y28.C3      net (fanout=2)        0.878   processor/sy<2>
    SLICE_X19Y28.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X24Y13.A2      net (fanout=12)       1.750   port_id<2>
    SLICE_X24Y13.A       Tilo                  0.205   Val1<3>
                                                       _n0073_inv1
    SLICE_X25Y13.CE      net (fanout=1)        0.718   _n0073_inv
    SLICE_X25Y13.CLK     Tceck                 0.316   Val0<3>
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (2.945ns logic, 4.929ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMA (SLICE_X18Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[4].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[4].pc_flop to processor/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.234   processor/KCPSM6_PC1
                                                       processor/address_loop[4].pc_flop
    SLICE_X18Y32.AX      net (fanout=3)        0.250   address<4>
    SLICE_X18Y32.CLK     Tdh         (-Th)     0.120   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.114ns logic, 0.250ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMB (SLICE_X18Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[6].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[6].pc_flop to processor/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.CQ      Tcko                  0.234   processor/KCPSM6_PC1
                                                       processor/address_loop[6].pc_flop
    SLICE_X18Y32.BX      net (fanout=3)        0.331   address<6>
    SLICE_X18Y32.CLK     Tdh         (-Th)     0.111   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.123ns logic, 0.331ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA (SLICE_X14Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/spm_enable_flop (FF)
  Destination:          processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/spm_enable_flop to processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.198   processor/KCPSM6_STROBES
                                                       processor/spm_enable_flop
    SLICE_X14Y28.CE      net (fanout=2)        0.151   processor/spm_enable
    SLICE_X14Y28.CLK     Tckce       (-Th)    -0.112   processor/KCPSM6_SPM1
                                                       processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.310ns logic, 0.151ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SIMPLE/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: SIMPLE/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.189|         |         |         |
row<0>         |    2.928|         |         |         |
row<1>         |    2.928|         |         |         |
row<2>         |    2.928|         |         |         |
row<3>         |    2.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.825|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.825|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.825|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.825|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10800 paths, 0 nets, and 862 connections

Design statistics:
   Minimum period:   8.189ns{1}   (Maximum frequency: 122.115MHz)
   Maximum path delay from/to any node:   7.260ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 12 22:53:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



