============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 16:11:09 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.361391s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (44.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 4 trigger nets, 4 data nets.
KIT-1004 : Chipwatcher code = 1000101010110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=46) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=46) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=46)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=46)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25666/14 useful/useless nets, 15039/12 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-1032 : 25513/8 useful/useless nets, 15282/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25497/16 useful/useless nets, 15270/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.236350s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (51.8%)

RUN-1004 : used memory is 305 MB, reserved memory is 282 MB, peak memory is 307 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 25671/2 useful/useless nets, 15444/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82250, tnet num: 17223, tinst num: 15443, tnode num: 96027, tedge num: 134354.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 113 (4.14), #lev = 5 (2.44)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (4.26), #lev = 5 (2.39)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 333 instances into 110 LUTs, name keeping = 80%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 192 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.269107s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (54.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 313 MB, peak memory is 440 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.643335s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (54.0%)

RUN-1004 : used memory is 325 MB, reserved memory is 313 MB, peak memory is 440 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24865/1 useful/useless nets, 14570/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (109 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14570 instances
RUN-0007 : 8720 luts, 2804 seqs, 1939 mslices, 980 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 24865 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 14533 nets have 2 pins
RUN-1001 : 8864 nets have [3 - 5] pins
RUN-1001 : 817 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1334     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     439     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14568 instances, 8720 luts, 2804 seqs, 2919 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80405, tnet num: 16415, tinst num: 14568, tnode num: 93264, tedge num: 131762.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.209133s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (58.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.34767e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14568.
PHY-3001 : Level 1 #clusters 1933.
PHY-3001 : End clustering;  0.123323s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14093e+06, overlap = 788.344
PHY-3002 : Step(2): len = 1.02451e+06, overlap = 881.406
PHY-3002 : Step(3): len = 697577, overlap = 1154.78
PHY-3002 : Step(4): len = 601977, overlap = 1247.62
PHY-3002 : Step(5): len = 480257, overlap = 1393.62
PHY-3002 : Step(6): len = 402642, overlap = 1512.56
PHY-3002 : Step(7): len = 329299, overlap = 1618.12
PHY-3002 : Step(8): len = 284961, overlap = 1672.03
PHY-3002 : Step(9): len = 236650, overlap = 1708.03
PHY-3002 : Step(10): len = 212780, overlap = 1758.53
PHY-3002 : Step(11): len = 182171, overlap = 1804.5
PHY-3002 : Step(12): len = 165332, overlap = 1819.91
PHY-3002 : Step(13): len = 145993, overlap = 1816.47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65344e-07
PHY-3002 : Step(14): len = 150772, overlap = 1828.59
PHY-3002 : Step(15): len = 167521, overlap = 1827.03
PHY-3002 : Step(16): len = 156028, overlap = 1808.06
PHY-3002 : Step(17): len = 159025, overlap = 1758.69
PHY-3002 : Step(18): len = 146508, overlap = 1783.78
PHY-3002 : Step(19): len = 147145, overlap = 1798.31
PHY-3002 : Step(20): len = 138513, overlap = 1801.94
PHY-3002 : Step(21): len = 137569, overlap = 1770.78
PHY-3002 : Step(22): len = 131395, overlap = 1789.88
PHY-3002 : Step(23): len = 131234, overlap = 1788.56
PHY-3002 : Step(24): len = 128791, overlap = 1789.84
PHY-3002 : Step(25): len = 129255, overlap = 1782.84
PHY-3002 : Step(26): len = 126937, overlap = 1799.22
PHY-3002 : Step(27): len = 126728, overlap = 1796.81
PHY-3002 : Step(28): len = 126156, overlap = 1778.88
PHY-3002 : Step(29): len = 126078, overlap = 1768.72
PHY-3002 : Step(30): len = 125520, overlap = 1777.72
PHY-3002 : Step(31): len = 125742, overlap = 1753.19
PHY-3002 : Step(32): len = 124395, overlap = 1729.47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.30689e-07
PHY-3002 : Step(33): len = 134868, overlap = 1672.62
PHY-3002 : Step(34): len = 149478, overlap = 1637.47
PHY-3002 : Step(35): len = 149493, overlap = 1604.69
PHY-3002 : Step(36): len = 152510, overlap = 1593.78
PHY-3002 : Step(37): len = 152198, overlap = 1550.31
PHY-3002 : Step(38): len = 153216, overlap = 1535.31
PHY-3002 : Step(39): len = 150581, overlap = 1567.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46138e-06
PHY-3002 : Step(40): len = 166649, overlap = 1554
PHY-3002 : Step(41): len = 181088, overlap = 1571.53
PHY-3002 : Step(42): len = 184735, overlap = 1516.44
PHY-3002 : Step(43): len = 190237, overlap = 1439.34
PHY-3002 : Step(44): len = 189531, overlap = 1473.56
PHY-3002 : Step(45): len = 190702, overlap = 1465.22
PHY-3002 : Step(46): len = 186756, overlap = 1459.72
PHY-3002 : Step(47): len = 184231, overlap = 1438.59
PHY-3002 : Step(48): len = 182470, overlap = 1413.19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92275e-06
PHY-3002 : Step(49): len = 200721, overlap = 1353.78
PHY-3002 : Step(50): len = 210073, overlap = 1334.25
PHY-3002 : Step(51): len = 211065, overlap = 1310.72
PHY-3002 : Step(52): len = 212806, overlap = 1289.81
PHY-3002 : Step(53): len = 212943, overlap = 1262.47
PHY-3002 : Step(54): len = 214895, overlap = 1246.66
PHY-3002 : Step(55): len = 211829, overlap = 1260.41
PHY-3002 : Step(56): len = 212175, overlap = 1257.88
PHY-3002 : Step(57): len = 211534, overlap = 1246.53
PHY-3002 : Step(58): len = 212801, overlap = 1229.88
PHY-3002 : Step(59): len = 209980, overlap = 1245.47
PHY-3002 : Step(60): len = 210830, overlap = 1258.19
PHY-3002 : Step(61): len = 209298, overlap = 1266.41
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.84551e-06
PHY-3002 : Step(62): len = 224967, overlap = 1216.94
PHY-3002 : Step(63): len = 235882, overlap = 1219.97
PHY-3002 : Step(64): len = 238349, overlap = 1174.81
PHY-3002 : Step(65): len = 240856, overlap = 1167.88
PHY-3002 : Step(66): len = 244009, overlap = 1128.16
PHY-3002 : Step(67): len = 245602, overlap = 1135.44
PHY-3002 : Step(68): len = 241919, overlap = 1162.03
PHY-3002 : Step(69): len = 240580, overlap = 1143.06
PHY-3002 : Step(70): len = 240397, overlap = 1145.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.1691e-05
PHY-3002 : Step(71): len = 255864, overlap = 1121.81
PHY-3002 : Step(72): len = 269568, overlap = 1134.16
PHY-3002 : Step(73): len = 273656, overlap = 1084.78
PHY-3002 : Step(74): len = 277191, overlap = 1046.38
PHY-3002 : Step(75): len = 281068, overlap = 1012.25
PHY-3002 : Step(76): len = 283253, overlap = 1006.53
PHY-3002 : Step(77): len = 281659, overlap = 1009.75
PHY-3002 : Step(78): len = 283300, overlap = 999.344
PHY-3002 : Step(79): len = 285053, overlap = 981.5
PHY-3002 : Step(80): len = 286145, overlap = 938.562
PHY-3002 : Step(81): len = 282911, overlap = 928.594
PHY-3002 : Step(82): len = 282315, overlap = 904.625
PHY-3002 : Step(83): len = 282134, overlap = 885.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.3382e-05
PHY-3002 : Step(84): len = 300408, overlap = 840.969
PHY-3002 : Step(85): len = 312036, overlap = 820.062
PHY-3002 : Step(86): len = 314790, overlap = 763.344
PHY-3002 : Step(87): len = 315948, overlap = 783
PHY-3002 : Step(88): len = 317531, overlap = 783.562
PHY-3002 : Step(89): len = 318325, overlap = 793.719
PHY-3002 : Step(90): len = 317266, overlap = 796.812
PHY-3002 : Step(91): len = 317020, overlap = 809
PHY-3002 : Step(92): len = 316802, overlap = 802.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.67641e-05
PHY-3002 : Step(93): len = 330463, overlap = 766.125
PHY-3002 : Step(94): len = 339346, overlap = 760.094
PHY-3002 : Step(95): len = 341397, overlap = 770.688
PHY-3002 : Step(96): len = 342047, overlap = 750.156
PHY-3002 : Step(97): len = 342834, overlap = 720.5
PHY-3002 : Step(98): len = 344450, overlap = 714.531
PHY-3002 : Step(99): len = 345228, overlap = 718.094
PHY-3002 : Step(100): len = 347104, overlap = 678.562
PHY-3002 : Step(101): len = 347210, overlap = 678.469
PHY-3002 : Step(102): len = 346936, overlap = 669.25
PHY-3002 : Step(103): len = 345342, overlap = 665.75
PHY-3002 : Step(104): len = 345077, overlap = 651.812
PHY-3002 : Step(105): len = 344820, overlap = 648.969
PHY-3002 : Step(106): len = 345075, overlap = 649.969
PHY-3002 : Step(107): len = 344198, overlap = 636.562
PHY-3002 : Step(108): len = 343756, overlap = 627.094
PHY-3002 : Step(109): len = 343538, overlap = 645.219
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.35281e-05
PHY-3002 : Step(110): len = 354688, overlap = 623.031
PHY-3002 : Step(111): len = 361144, overlap = 594.312
PHY-3002 : Step(112): len = 363180, overlap = 593.688
PHY-3002 : Step(113): len = 363672, overlap = 604.844
PHY-3002 : Step(114): len = 365497, overlap = 613.469
PHY-3002 : Step(115): len = 367827, overlap = 619.688
PHY-3002 : Step(116): len = 367687, overlap = 610.75
PHY-3002 : Step(117): len = 367718, overlap = 589.875
PHY-3002 : Step(118): len = 368028, overlap = 606.219
PHY-3002 : Step(119): len = 368561, overlap = 579.906
PHY-3002 : Step(120): len = 368110, overlap = 575.969
PHY-3002 : Step(121): len = 368217, overlap = 562.75
PHY-3002 : Step(122): len = 368572, overlap = 566.188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000187056
PHY-3002 : Step(123): len = 375033, overlap = 563.156
PHY-3002 : Step(124): len = 380052, overlap = 554.594
PHY-3002 : Step(125): len = 381219, overlap = 544.656
PHY-3002 : Step(126): len = 381351, overlap = 542.688
PHY-3002 : Step(127): len = 381653, overlap = 530.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000339407
PHY-3002 : Step(128): len = 385567, overlap = 525
PHY-3002 : Step(129): len = 388049, overlap = 517.469
PHY-3002 : Step(130): len = 389291, overlap = 512.031
PHY-3002 : Step(131): len = 390776, overlap = 492.406
PHY-3002 : Step(132): len = 392995, overlap = 495.5
PHY-3002 : Step(133): len = 395744, overlap = 478.375
PHY-3002 : Step(134): len = 396755, overlap = 471.156
PHY-3002 : Step(135): len = 398221, overlap = 460.562
PHY-3002 : Step(136): len = 399563, overlap = 474.438
PHY-3002 : Step(137): len = 401185, overlap = 462.219
PHY-3002 : Step(138): len = 401709, overlap = 449.125
PHY-3002 : Step(139): len = 401882, overlap = 448.625
PHY-3002 : Step(140): len = 401490, overlap = 454.156
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000633092
PHY-3002 : Step(141): len = 403559, overlap = 442.219
PHY-3002 : Step(142): len = 404777, overlap = 439.875
PHY-3002 : Step(143): len = 404868, overlap = 437.938
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00106371
PHY-3002 : Step(144): len = 406173, overlap = 437.062
PHY-3002 : Step(145): len = 408080, overlap = 434.406
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 567592, over cnt = 1730(4%), over = 15606, worst = 342
PHY-1001 : End global iterations;  0.415906s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (26.3%)

PHY-1001 : Congestion index: top1 = 138.64, top5 = 95.26, top10 = 75.88, top15 = 64.79.
PHY-3001 : End congestion estimation;  0.680064s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (34.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.364631s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (64.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.49345e-05
PHY-3002 : Step(146): len = 437828, overlap = 399.094
PHY-3002 : Step(147): len = 438161, overlap = 391.688
PHY-3002 : Step(148): len = 429656, overlap = 374.969
PHY-3002 : Step(149): len = 417059, overlap = 362.625
PHY-3002 : Step(150): len = 417462, overlap = 349.438
PHY-3002 : Step(151): len = 412106, overlap = 356.625
PHY-3002 : Step(152): len = 412141, overlap = 346.719
PHY-3002 : Step(153): len = 405801, overlap = 342.719
PHY-3002 : Step(154): len = 405812, overlap = 347.562
PHY-3002 : Step(155): len = 401345, overlap = 344.781
PHY-3002 : Step(156): len = 401859, overlap = 339.438
PHY-3002 : Step(157): len = 399745, overlap = 336.562
PHY-3002 : Step(158): len = 400070, overlap = 337.094
PHY-3002 : Step(159): len = 400981, overlap = 333.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000149869
PHY-3002 : Step(160): len = 403180, overlap = 329.156
PHY-3002 : Step(161): len = 404198, overlap = 332.562
PHY-3002 : Step(162): len = 408440, overlap = 323.875
PHY-3002 : Step(163): len = 408440, overlap = 323.875
PHY-3002 : Step(164): len = 406833, overlap = 321.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000299738
PHY-3002 : Step(165): len = 412615, overlap = 322.906
PHY-3002 : Step(166): len = 415819, overlap = 321.844
PHY-3002 : Step(167): len = 420911, overlap = 317.25
PHY-3002 : Step(168): len = 423878, overlap = 314.094
PHY-3002 : Step(169): len = 427274, overlap = 307.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000599476
PHY-3002 : Step(170): len = 427327, overlap = 311.844
PHY-3002 : Step(171): len = 428180, overlap = 314.062
PHY-3002 : Step(172): len = 429672, overlap = 314.031
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 113/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 560328, over cnt = 2297(6%), over = 15853, worst = 177
PHY-1001 : End global iterations;  0.499971s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 117.48, top5 = 82.70, top10 = 69.08, top15 = 61.29.
PHY-3001 : End congestion estimation;  0.772145s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (62.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390801s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (56.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20406e-05
PHY-3002 : Step(173): len = 435325, overlap = 714.219
PHY-3002 : Step(174): len = 439889, overlap = 617
PHY-3002 : Step(175): len = 431246, overlap = 520
PHY-3002 : Step(176): len = 427065, overlap = 471.906
PHY-3002 : Step(177): len = 423800, overlap = 435.406
PHY-3002 : Step(178): len = 408753, overlap = 441.25
PHY-3002 : Step(179): len = 407616, overlap = 435.938
PHY-3002 : Step(180): len = 398546, overlap = 438.906
PHY-3002 : Step(181): len = 397505, overlap = 444.469
PHY-3002 : Step(182): len = 392606, overlap = 459.344
PHY-3002 : Step(183): len = 389186, overlap = 466
PHY-3002 : Step(184): len = 388924, overlap = 467.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.40813e-05
PHY-3002 : Step(185): len = 395505, overlap = 430
PHY-3002 : Step(186): len = 396335, overlap = 426.219
PHY-3002 : Step(187): len = 399998, overlap = 409.906
PHY-3002 : Step(188): len = 400902, overlap = 413.219
PHY-3002 : Step(189): len = 402232, overlap = 410.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128163
PHY-3002 : Step(190): len = 407034, overlap = 393.719
PHY-3002 : Step(191): len = 407784, overlap = 390.969
PHY-3002 : Step(192): len = 415172, overlap = 361.625
PHY-3002 : Step(193): len = 417038, overlap = 359.812
PHY-3002 : Step(194): len = 419301, overlap = 352.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000256325
PHY-3002 : Step(195): len = 421965, overlap = 337.469
PHY-3002 : Step(196): len = 423727, overlap = 336.312
PHY-3002 : Step(197): len = 426292, overlap = 336.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000446011
PHY-3002 : Step(198): len = 427729, overlap = 318.219
PHY-3002 : Step(199): len = 430046, overlap = 315
PHY-3002 : Step(200): len = 437036, overlap = 311.969
PHY-3002 : Step(201): len = 442403, overlap = 305.75
PHY-3002 : Step(202): len = 443573, overlap = 290
PHY-3002 : Step(203): len = 443347, overlap = 283.969
PHY-3002 : Step(204): len = 442651, overlap = 279.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000892021
PHY-3002 : Step(205): len = 443973, overlap = 278.344
PHY-3002 : Step(206): len = 445079, overlap = 282.094
PHY-3002 : Step(207): len = 446075, overlap = 287.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80405, tnet num: 16415, tinst num: 14568, tnode num: 93264, tedge num: 131762.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.032606s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (57.5%)

RUN-1004 : used memory is 535 MB, reserved memory is 517 MB, peak memory is 573 MB
OPT-1001 : Total overflow 853.28 peak overflow 7.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 675/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633672, over cnt = 3018(8%), over = 15893, worst = 48
PHY-1001 : End global iterations;  0.681960s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 77.95, top5 = 63.71, top10 = 56.82, top15 = 52.72.
PHY-1001 : End incremental global routing;  0.899391s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (59.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412580s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (53.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.594453s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (57.8%)

OPT-1001 : Current memory(MB): used = 552, reserve = 535, peak = 573.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17083/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633672, over cnt = 3018(8%), over = 15893, worst = 48
PHY-1002 : len = 744920, over cnt = 2735(7%), over = 9070, worst = 48
PHY-1002 : len = 830264, over cnt = 1517(4%), over = 4410, worst = 42
PHY-1002 : len = 901600, over cnt = 817(2%), over = 1780, worst = 41
PHY-1002 : len = 952584, over cnt = 40(0%), over = 101, worst = 40
PHY-1001 : End global iterations;  1.634804s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (87.0%)

PHY-1001 : Congestion index: top1 = 66.10, top5 = 57.24, top10 = 53.39, top15 = 50.95.
OPT-1001 : End congestion update;  1.876512s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (83.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.312757s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (40.0%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.189392s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (77.1%)

OPT-1001 : Current memory(MB): used = 559, reserve = 542, peak = 573.
OPT-1001 : End physical optimization;  4.950729s wall, 3.281250s user + 0.000000s system = 3.281250s CPU (66.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8720 LUT to BLE ...
SYN-4008 : Packed 8720 LUT and 1241 SEQ to BLE.
SYN-4003 : Packing 1563 remaining SEQ's ...
SYN-4005 : Packed 1318 SEQ with LUT/SLICE
SYN-4006 : 6253 single LUT's are left
SYN-4006 : 245 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8965/12553 primitive instances ...
PHY-3001 : End packing;  0.608142s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (48.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7799 instances
RUN-1001 : 3836 mslices, 3836 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 23811 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 13197 nets have 2 pins
RUN-1001 : 9052 nets have [3 - 5] pins
RUN-1001 : 888 nets have [6 - 10] pins
RUN-1001 : 341 nets have [11 - 20] pins
RUN-1001 : 225 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7797 instances, 7672 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 456642, Over = 420
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12479/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 897360, over cnt = 2229(6%), over = 3560, worst = 40
PHY-1002 : len = 900968, over cnt = 1603(4%), over = 2192, worst = 7
PHY-1002 : len = 916072, over cnt = 642(1%), over = 794, worst = 6
PHY-1002 : len = 925072, over cnt = 242(0%), over = 261, worst = 3
PHY-1002 : len = 937048, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  1.421228s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 64.74, top5 = 56.45, top10 = 52.67, top15 = 50.18.
PHY-3001 : End congestion estimation;  1.740285s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (53.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77485, tnet num: 15361, tinst num: 7797, tnode num: 88271, tedge num: 129528.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.212612s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (54.1%)

RUN-1004 : used memory is 592 MB, reserved memory is 577 MB, peak memory is 592 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.683817s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (57.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.41587e-05
PHY-3002 : Step(208): len = 438316, overlap = 414.75
PHY-3002 : Step(209): len = 435937, overlap = 427.75
PHY-3002 : Step(210): len = 427001, overlap = 448.75
PHY-3002 : Step(211): len = 423169, overlap = 459
PHY-3002 : Step(212): len = 414973, overlap = 484.75
PHY-3002 : Step(213): len = 410762, overlap = 502.25
PHY-3002 : Step(214): len = 408443, overlap = 513.5
PHY-3002 : Step(215): len = 404969, overlap = 523.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.83174e-05
PHY-3002 : Step(216): len = 414076, overlap = 497
PHY-3002 : Step(217): len = 419962, overlap = 484.25
PHY-3002 : Step(218): len = 426137, overlap = 461.25
PHY-3002 : Step(219): len = 427897, overlap = 453.5
PHY-3002 : Step(220): len = 429063, overlap = 449.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.66347e-05
PHY-3002 : Step(221): len = 441052, overlap = 424.75
PHY-3002 : Step(222): len = 445336, overlap = 419
PHY-3002 : Step(223): len = 453251, overlap = 403.5
PHY-3002 : Step(224): len = 454067, overlap = 403
PHY-3002 : Step(225): len = 452290, overlap = 400
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.453732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 706884
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 715/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 934288, over cnt = 3433(9%), over = 6262, worst = 9
PHY-1002 : len = 957536, over cnt = 2297(6%), over = 3615, worst = 7
PHY-1002 : len = 986296, over cnt = 931(2%), over = 1368, worst = 7
PHY-1002 : len = 1.00667e+06, over cnt = 92(0%), over = 125, worst = 4
PHY-1002 : len = 1.00912e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.678913s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (72.9%)

PHY-1001 : Congestion index: top1 = 62.35, top5 = 57.73, top10 = 54.76, top15 = 52.44.
PHY-3001 : End congestion estimation;  3.021391s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (71.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448688s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (69.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.89466e-05
PHY-3002 : Step(226): len = 591905, overlap = 176.75
PHY-3002 : Step(227): len = 563871, overlap = 218.5
PHY-3002 : Step(228): len = 536411, overlap = 220.5
PHY-3002 : Step(229): len = 523104, overlap = 224.75
PHY-3002 : Step(230): len = 514053, overlap = 221.5
PHY-3002 : Step(231): len = 507421, overlap = 218.25
PHY-3002 : Step(232): len = 504049, overlap = 216.5
PHY-3002 : Step(233): len = 501094, overlap = 218
PHY-3002 : Step(234): len = 499849, overlap = 219
PHY-3002 : Step(235): len = 498269, overlap = 217.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177893
PHY-3002 : Step(236): len = 509358, overlap = 206.5
PHY-3002 : Step(237): len = 518422, overlap = 198.25
PHY-3002 : Step(238): len = 522291, overlap = 195.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000344963
PHY-3002 : Step(239): len = 528593, overlap = 194
PHY-3002 : Step(240): len = 541365, overlap = 186
PHY-3002 : Step(241): len = 551931, overlap = 178.75
PHY-3002 : Step(242): len = 553380, overlap = 178
PHY-3002 : Step(243): len = 554103, overlap = 178
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 605260, Over = 0
PHY-3001 : Spreading special nets. 59 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.045874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 88 instances has been re-located, deltaX = 26, deltaY = 50, maxDist = 3.
PHY-3001 : Final: Len = 606600, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77485, tnet num: 15361, tinst num: 7797, tnode num: 88271, tedge num: 129528.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.342885s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (60.5%)

RUN-1004 : used memory is 589 MB, reserved memory is 579 MB, peak memory is 623 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2188/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840136, over cnt = 3471(9%), over = 6108, worst = 8
PHY-1002 : len = 864632, over cnt = 2200(6%), over = 3273, worst = 8
PHY-1002 : len = 892360, over cnt = 816(2%), over = 1147, worst = 8
PHY-1002 : len = 905960, over cnt = 207(0%), over = 258, worst = 5
PHY-1002 : len = 911920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.733016s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (77.2%)

PHY-1001 : Congestion index: top1 = 59.74, top5 = 55.06, top10 = 51.67, top15 = 49.32.
PHY-1001 : End incremental global routing;  3.041175s wall, 2.265625s user + 0.031250s system = 2.296875s CPU (75.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.534082s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (70.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.902140s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (73.3%)

OPT-1001 : Current memory(MB): used = 605, reserve = 594, peak = 623.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14371/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 911920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128283s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.5%)

PHY-1001 : Congestion index: top1 = 59.74, top5 = 55.06, top10 = 51.67, top15 = 49.32.
OPT-1001 : End congestion update;  0.450060s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394727s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (55.4%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.844923s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (48.1%)

OPT-1001 : Current memory(MB): used = 612, reserve = 600, peak = 623.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404197s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (38.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14371/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 911920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132488s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.2%)

PHY-1001 : Congestion index: top1 = 59.74, top5 = 55.06, top10 = 51.67, top15 = 49.32.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412670s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.496072s wall, 4.718750s user + 0.062500s system = 4.781250s CPU (63.8%)

RUN-1003 : finish command "place" in  32.547239s wall, 16.484375s user + 0.593750s system = 17.078125s CPU (52.5%)

RUN-1004 : used memory is 541 MB, reserved memory is 526 MB, peak memory is 623 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.342058s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (112.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 528 MB, peak memory is 623 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7799 instances
RUN-1001 : 3836 mslices, 3836 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 23811 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 13197 nets have 2 pins
RUN-1001 : 9052 nets have [3 - 5] pins
RUN-1001 : 888 nets have [6 - 10] pins
RUN-1001 : 341 nets have [11 - 20] pins
RUN-1001 : 225 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77485, tnet num: 15361, tinst num: 7797, tnode num: 88271, tedge num: 129528.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.239581s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (47.9%)

RUN-1004 : used memory is 560 MB, reserved memory is 546 MB, peak memory is 623 MB
PHY-1001 : 3836 mslices, 3836 lslices, 101 pads, 17 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 826888, over cnt = 3469(9%), over = 6334, worst = 8
PHY-1002 : len = 854920, over cnt = 2193(6%), over = 3346, worst = 8
PHY-1002 : len = 870088, over cnt = 1402(3%), over = 2077, worst = 8
PHY-1002 : len = 906768, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 907480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.489332s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (69.7%)

PHY-1001 : Congestion index: top1 = 60.43, top5 = 54.80, top10 = 51.65, top15 = 49.19.
PHY-1001 : End global routing;  2.820849s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (68.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 617, reserve = 606, peak = 623.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 889, reserve = 881, peak = 889.
PHY-1001 : End build detailed router design. 3.025904s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (50.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 164144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.575144s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (41.7%)

PHY-1001 : Current memory(MB): used = 923, reserve = 915, peak = 923.
PHY-1001 : End phase 1; 1.581911s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (41.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.8541e+06, over cnt = 2766(0%), over = 2780, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 934, reserve = 926, peak = 934.
PHY-1001 : End initial routed; 18.575706s wall, 6.828125s user + 0.062500s system = 6.890625s CPU (37.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14770(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.079187s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (30.8%)

PHY-1001 : Current memory(MB): used = 952, reserve = 945, peak = 952.
PHY-1001 : End phase 2; 20.654975s wall, 7.468750s user + 0.062500s system = 7.531250s CPU (36.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.8541e+06, over cnt = 2766(0%), over = 2780, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.075599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.74842e+06, over cnt = 1414(0%), over = 1416, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.438628s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (94.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.72277e+06, over cnt = 357(0%), over = 357, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.577121s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (77.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.72407e+06, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.567425s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (57.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.72619e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.415337s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.72753e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.334430s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72791e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.376927s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72798e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.417327s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (26.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.72797e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.161392s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.72806e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.166028s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (56.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14770(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.540    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.047372s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (31.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 685 feed throughs used by 382 nets
PHY-1001 : End commit to database; 1.781232s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (34.2%)

PHY-1001 : Current memory(MB): used = 1049, reserve = 1045, peak = 1049.
PHY-1001 : End phase 3; 10.598049s wall, 5.984375s user + 0.000000s system = 5.984375s CPU (56.5%)

PHY-1003 : Routed, final wirelength = 2.72806e+06
PHY-1001 : Current memory(MB): used = 1054, reserve = 1050, peak = 1054.
PHY-1001 : End export database. 0.046443s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  36.231761s wall, 15.640625s user + 0.078125s system = 15.718750s CPU (43.4%)

RUN-1003 : finish command "route" in  40.872334s wall, 18.484375s user + 0.140625s system = 18.625000s CPU (45.6%)

RUN-1004 : used memory is 988 MB, reserved memory is 984 MB, peak memory is 1054 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14919   out of  19600   76.12%
#reg                     2896   out of  19600   14.78%
#le                     15160
  #lut only             12264   out of  15160   80.90%
  #reg only               241   out of  15160    1.59%
  #lut&reg               2655   out of  15160   17.51%
#dsp                        3   out of     29   10.34%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2138
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    244
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    178
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#5        config_inst_syn_9                        GCLK               config             config_inst.jtck               69
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15160  |14304   |615     |2912    |17      |3       |
|  ISP                               |AHBISP                                      |8227   |7909    |220     |610     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7641   |7533    |76      |273     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1775   |1769    |6       |25      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1770   |1764    |6       |22      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1781   |1775    |6       |27      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |53     |47      |6       |32      |2       |0       |
|    u_demosaic                      |demosaic                                    |463    |265     |132     |260     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |122    |63      |29      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |86     |37      |27      |58      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |94     |55      |33      |58      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |137    |100     |35      |57      |0       |0       |
|    u_gamma                         |gamma                                       |29     |29      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |8      |8       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |6      |6       |0       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |16     |16      |0       |16      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |38     |38      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |30     |28      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |6      |6       |0       |5       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |15     |15      |0       |12      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |591    |475     |102     |274     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |261    |226     |34      |134     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |744    |558     |103     |379     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |388    |245     |60      |257     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |142    |76      |18      |115     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |10     |7       |0       |10      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |27      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |147    |94      |18      |116     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |21     |21      |0       |20      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |17      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |26      |0       |32      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |356    |313     |43      |122     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |52     |43      |9       |20      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |94     |94      |0       |15      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |46     |42      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |93     |75      |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |71     |59      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |4975   |4911    |56      |1337    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |154    |89      |65      |31      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |325    |220     |69      |175     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |325    |220     |69      |175     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |107    |71      |0       |91      |0       |0       |
|        reg_inst                    |register                                    |105    |69      |0       |90      |0       |0       |
|        tap_inst                    |tap                                         |2      |2       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                     |218    |149     |69      |84      |0       |0       |
|        bus_inst                    |bus_top                                     |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |128    |91      |37      |52      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13150  
    #2          2       7902   
    #3          3        595   
    #4          4        555   
    #5        5-10       948   
    #6        11-50      477   
    #7       51-100      26    
    #8       101-500     43    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.744306s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (95.8%)

RUN-1004 : used memory is 989 MB, reserved memory is 985 MB, peak memory is 1054 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77485, tnet num: 15361, tinst num: 7797, tnode num: 88271, tedge num: 129528.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.201690s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (65.0%)

RUN-1004 : used memory is 993 MB, reserved memory is 989 MB, peak memory is 1054 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2ea58944cd835445b13db2e96e82402498a7b80187f2c9c08cf9520fdfb5ea2a -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7797
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23811, pip num: 181805
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 685
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3176 valid insts, and 481302 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110111000101010110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.495850s wall, 107.656250s user + 1.218750s system = 108.875000s CPU (410.9%)

RUN-1004 : used memory is 1090 MB, reserved memory is 1091 MB, peak memory is 1263 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_161109.log"
