

================================================================
== Synthesis Summary Report of 'model'
================================================================
+ General Information: 
    * Date:           Mon Dec 26 15:29:38 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        AAHLS_MNIST_GAN
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+----------+-----------+----------+----------+------+----------+-----------+----------+-----------+-------------+-----+
    |                Modules                | Issue|      | Latency  |  Latency  | Iteration|          | Trip |          |           |          |           |             |     |
    |                & Loops                | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count| Pipelined|   BRAM    |    DSP   |     FF    |     LUT     | URAM|
    +---------------------------------------+------+------+----------+-----------+----------+----------+------+----------+-----------+----------+-----------+-------------+-----+
    |+ model                                |     -|  0.00|  33825305|  3.383e+08|         -|  33825306|     -|        no|  261 (93%)|  92 (41%)|  8095 (7%)|  32665 (61%)|    -|
    | o VITIS_LOOP_85_1                     |     -|  7.30|  33825304|  3.383e+08|     61103|         -|  1000|        no|          -|         -|          -|            -|    -|
    |  + dataflow_in_loop_VITIS_LOOP_85_1*  |     -|  0.00|     61101|  6.110e+05|         -|     33798|     -|  dataflow|  261 (93%)|  92 (41%)|  6298 (5%)|  29557 (55%)|    -|
    |   + entry_proc                        |     -|  3.67|         0|      0.000|         -|         0|     -|        no|          -|         -|    2 (~0%)|     20 (~0%)|    -|
    |   + FC1                               |     -|  0.00|     33797|  3.380e+05|         -|     33797|     -|        no|    2 (~0%)|    5 (2%)|  828 (~0%)|    4984 (9%)|    -|
    |    o calculate                        |     -|  7.30|     33793|  3.379e+05|       132|         -|   256|        no|          -|         -|          -|            -|    -|
    |     + FC1_Pipeline_temp_sum           |     -|  0.00|       106|  1.060e+03|         -|       106|     -|        no|          -|   1 (~0%)|  129 (~0%)|    3343 (6%)|    -|
    |      o temp_sum                       |     -|  7.30|       104|  1.040e+03|         6|         1|   100|       yes|          -|         -|          -|            -|    -|
    |   + FC2                               |     -|  0.33|     20993|  2.099e+05|         -|     20993|     -|        no|    1 (~0%)|   19 (8%)|  1170 (1%)|  18480 (34%)|    -|
    |    o calculate                        |     -|  7.30|     20992|  2.099e+05|        41|         -|   512|        no|          -|         -|          -|            -|    -|
    |     + FC2_Pipeline_temp_sum           |     -|  3.30|        21|    210.000|         -|        21|     -|        no|          -|   16 (7%)|  527 (~0%)|  16784 (31%)|    -|
    |      o temp_sum                       |     -|  7.30|        19|    190.000|         5|         1|    16|       yes|          -|         -|          -|            -|    -|
    |   + FC3                               |     -|  0.00|      6309|  6.309e+04|         -|      6309|     -|        no|  258 (92%)|  68 (30%)|  2777 (2%)|    5174 (9%)|    -|
    |    + FC3_Pipeline_calculate_temp_sum  |     -|  0.00|      6298|  6.298e+04|         -|      6298|     -|        no|  258 (92%)|  67 (30%)|  2701 (2%)|    4854 (9%)|    -|
    |     o calculate_temp_sum              |     -|  7.30|      6296|  6.296e+04|        26|         1|  6272|       yes|          -|         -|          -|            -|    -|
    +---------------------------------------+------+------+----------+-----------+----------+----------+------+----------+-----------+----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_in_r  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_out_r | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | data_in_noise_1 | 0x10   | 32    | W      | Data signal of data_in_noise     |                                                                      |
| s_axi_control | data_in_noise_2 | 0x14   | 32    | W      | Data signal of data_in_noise     |                                                                      |
| s_axi_control | data_out_1      | 0x1c   | 32    | W      | Data signal of data_out          |                                                                      |
| s_axi_control | data_out_2      | 0x20   | 32    | W      | Data signal of data_out          |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------------+
| Argument      | Direction | Datatype            |
+---------------+-----------+---------------------+
| data_in_noise | in        | signed char const * |
| data_out      | out       | float*              |
+---------------+-----------+---------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| data_in_noise | m_axi_in_r    | interface |          |                                           |
| data_in_noise | s_axi_control | register  | offset   | name=data_in_noise_1 offset=0x10 range=32 |
| data_in_noise | s_axi_control | register  | offset   | name=data_in_noise_2 offset=0x14 range=32 |
| data_out      | m_axi_out_r   | interface |          |                                           |
| data_out      | s_axi_control | register  | offset   | name=data_out_1 offset=0x1c range=32      |
| data_out      | s_axi_control | register  | offset   | name=data_out_2 offset=0x20 range=32      |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+-------------------------------------+
| HW Interface | Loop      | Direction | Length | Width | Location                            |
+--------------+-----------+-----------+--------+-------+-------------------------------------+
| m_axi_in_r   | temp_sum  | read      | 100    | 8     | AAHLS_MNIST_GAN/src/model.cpp:13:13 |
| m_axi_out_r  | calculate | write     | 784    | 32    | AAHLS_MNIST_GAN/src/model.cpp:55:13 |
+--------------+-----------+-----------+--------+-------+-------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------+
| HW Interface | Variable | Loop      | Problem                                                                                                 | Resolution | Location                            |
+--------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------+
| m_axi_in     | input    | calculate | Could not analyze pattern                                                                               | 214-229    | AAHLS_MNIST_GAN/src/model.cpp:11:13 |
| m_axi_in     | input    | temp_sum  | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0    | 214-353    | AAHLS_MNIST_GAN/src/model.cpp:13:13 |
| m_axi_out    | output   | calculate | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | AAHLS_MNIST_GAN/src/model.cpp:55:13 |
+--------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                    | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+-----------------------------------------+-----+--------+-------------+------+--------+---------+
| + model                                 | 92  |        |             |      |        |         |
|  + dataflow_in_loop_VITIS_LOOP_85_1     | 92  |        |             |      |        |         |
|    i_c_channel_U                        | 5   |        | i_c_channel | fifo | srl    | 0       |
|   + FC1                                 | 5   |        |             |      |        |         |
|     mul_mul_10ns_7ns_17_4_1_U12         | 1   |        | mul_ln87    | mul  | dsp48  | 3       |
|     input_fu_392_p2                     | -   |        | input       | add  | fabric | 0       |
|     add_ln11_1_fu_416_p2                | -   |        | add_ln11_1  | add  | fabric | 0       |
|     add_ln11_fu_422_p2                  | -   |        | add_ln11    | add  | fabric | 0       |
|     sub_ln17_fu_451_p2                  | -   |        | sub_ln17    | sub  | fabric | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U10   | 3   |        | dc          | fmul | maxdsp | 3       |
|     data_V_3_fu_521_p2                  | -   |        | data_V_3    | add  | fabric | 0       |
|     add_ln346_fu_617_p2                 | -   |        | add_ln346   | add  | fabric | 0       |
|     sub_ln1512_fu_631_p2                | -   |        | sub_ln1512  | sub  | fabric | 0       |
|     result_V_4_fu_710_p2                | -   |        | result_V_4  | sub  | fabric | 0       |
|    + FC1_Pipeline_temp_sum              | 1   |        |             |      |        |         |
|      add_ln13_fu_136_p2                 | -   |        | add_ln13    | add  | fabric | 0       |
|      add_ln15_fu_146_p2                 | -   |        | add_ln15    | add  | fabric | 0       |
|      mac_muladd_8s_8s_22s_22_4_1_U3     | 1   |        | mul_ln15    | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_22s_22_4_1_U3     | 1   |        | sum_10      | add  | dsp48  | 3       |
|   + FC2                                 | 19  |        |             |      |        |         |
|     add_ln29_fu_895_p2                  | -   |        | add_ln29    | add  | fabric | 0       |
|     add_ln41_6_fu_1061_p2               | -   |        | add_ln41_6  | add  | fabric | 0       |
|     add_ln41_7_fu_1067_p2               | -   |        | add_ln41_7  | add  | fabric | 0       |
|     add_ln41_9_fu_1073_p2               | -   |        | add_ln41_9  | add  | fabric | 0       |
|     add_ln41_12_fu_1099_p2              | -   |        | add_ln41_12 | add  | fabric | 0       |
|     sum_fu_1133_p2                      | -   |        | sum         | add  | fabric | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U89   | 3   |        | dc          | fmul | maxdsp | 3       |
|     data_V_1_fu_1219_p2                 | -   |        | data_V_1    | add  | fabric | 0       |
|     add_ln346_fu_1315_p2                | -   |        | add_ln346   | add  | fabric | 0       |
|     sub_ln1512_fu_1329_p2               | -   |        | sub_ln1512  | sub  | fabric | 0       |
|     result_V_2_fu_1408_p2               | -   |        | result_V_2  | sub  | fabric | 0       |
|    + FC2_Pipeline_temp_sum              | 16  |        |             |      |        |         |
|      add_ln32_fu_808_p2                 | -   |        | add_ln32    | add  | fabric | 0       |
|      add_ln36_fu_818_p2                 | -   |        | add_ln36    | add  | fabric | 0       |
|      mac_muladd_8s_8s_20s_20_4_1_U31    | 1   |        | mul_ln36    | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U31    | 1   |        | add_ln36_16 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U32    | 1   |        | mul_ln36_1  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U32    | 1   |        | add_ln36_1  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U33    | 1   |        | mul_ln36_2  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U33    | 1   |        | add_ln36_2  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U34    | 1   |        | mul_ln36_3  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U34    | 1   |        | add_ln36_3  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U35    | 1   |        | mul_ln36_4  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U35    | 1   |        | add_ln36_4  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U36    | 1   |        | mul_ln36_5  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U36    | 1   |        | add_ln36_5  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U37    | 1   |        | mul_ln36_6  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U37    | 1   |        | add_ln36_6  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U38    | 1   |        | mul_ln36_7  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U38    | 1   |        | add_ln36_7  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U39    | 1   |        | mul_ln36_8  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U39    | 1   |        | add_ln36_8  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U40    | 1   |        | mul_ln36_9  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U40    | 1   |        | add_ln36_9  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U41    | 1   |        | mul_ln36_10 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U41    | 1   |        | add_ln36_10 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U42    | 1   |        | mul_ln36_11 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U42    | 1   |        | add_ln36_11 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U43    | 1   |        | mul_ln36_12 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U43    | 1   |        | add_ln36_12 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U44    | 1   |        | mul_ln36_13 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U44    | 1   |        | add_ln36_13 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U45    | 1   |        | mul_ln36_14 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U45    | 1   |        | add_ln36_14 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U46    | 1   |        | mul_ln36_15 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_20s_20_4_1_U46    | 1   |        | add_ln36_15 | add  | dsp48  | 3       |
|   + FC3                                 | 68  |        |             |      |        |         |
|     mul_mul_10ns_12ns_22_4_1_U302       | 1   |        | mul_ln89    | mul  | dsp48  | 3       |
|     output_fu_480_p2                    | -   |        | output      | add  | fabric | 0       |
|    + FC3_Pipeline_calculate_temp_sum    | 67  |        |             |      |        |         |
|      add_ln55_1_fu_2580_p2              | -   |        | add_ln55_1  | add  | fabric | 0       |
|      add_ln55_fu_2592_p2                | -   |        | add_ln55    | add  | fabric | 0       |
|      add_ln62_fu_2657_p2                | -   |        | add_ln62    | add  | fabric | 0       |
|      mac_muladd_8s_8s_19s_19_4_1_U136   | 1   |        | mul_ln62    | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U136   | 1   |        | sum         | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U137   | 1   |        | mul_ln62_1  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U137   | 1   |        | add_ln62_1  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U138   | 1   |        | mul_ln62_2  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U138   | 1   |        | add_ln62_2  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U142   | 1   |        | mul_ln62_3  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U142   | 1   |        | add_ln62_3  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U139   | 1   |        | mul_ln62_4  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U139   | 1   |        | add_ln62_4  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U140   | 1   |        | mul_ln62_5  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U140   | 1   |        | add_ln62_5  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U141   | 1   |        | mul_ln62_6  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U141   | 1   |        | add_ln62_6  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U143   | 1   |        | mul_ln62_7  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U143   | 1   |        | add_ln62_7  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U144   | 1   |        | mul_ln62_8  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U144   | 1   |        | add_ln62_8  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U145   | 1   |        | mul_ln62_9  | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U145   | 1   |        | add_ln62_9  | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U146   | 1   |        | mul_ln62_10 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U146   | 1   |        | add_ln62_10 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U147   | 1   |        | mul_ln62_11 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U147   | 1   |        | add_ln62_11 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U148   | 1   |        | mul_ln62_12 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U148   | 1   |        | add_ln62_12 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_18s_18_4_1_U149   | 1   |        | mul_ln62_13 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_18s_18_4_1_U149   | 1   |        | add_ln62_13 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U150   | 1   |        | mul_ln62_14 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U150   | 1   |        | add_ln62_14 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U151   | 1   |        | mul_ln62_15 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U151   | 1   |        | add_ln62_15 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U157   | 1   |        | mul_ln62_16 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U157   | 1   |        | add_ln62_16 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U152   | 1   |        | mul_ln62_17 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U152   | 1   |        | add_ln62_17 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U153   | 1   |        | mul_ln62_18 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U153   | 1   |        | add_ln62_18 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U158   | 1   |        | mul_ln62_19 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U158   | 1   |        | add_ln62_19 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U159   | 1   |        | mul_ln62_20 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U159   | 1   |        | add_ln62_20 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U160   | 1   |        | mul_ln62_21 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U160   | 1   |        | add_ln62_21 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U161   | 1   |        | mul_ln62_22 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U161   | 1   |        | add_ln62_22 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U162   | 1   |        | mul_ln62_23 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U162   | 1   |        | add_ln62_23 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U163   | 1   |        | mul_ln62_24 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U163   | 1   |        | add_ln62_24 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U164   | 1   |        | mul_ln62_25 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U164   | 1   |        | add_ln62_25 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U165   | 1   |        | mul_ln62_26 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U165   | 1   |        | add_ln62_26 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U166   | 1   |        | mul_ln62_27 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U166   | 1   |        | add_ln62_27 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U167   | 1   |        | mul_ln62_28 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U167   | 1   |        | add_ln62_28 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U154   | 1   |        | mul_ln62_29 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U154   | 1   |        | add_ln62_29 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U155   | 1   |        | mul_ln62_30 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U155   | 1   |        | add_ln62_30 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U156   | 1   |        | mul_ln62_31 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U156   | 1   |        | add_ln62_31 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U168   | 1   |        | mul_ln62_32 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U168   | 1   |        | add_ln62_32 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U169   | 1   |        | mul_ln62_33 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U169   | 1   |        | add_ln62_33 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U170   | 1   |        | mul_ln62_34 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U170   | 1   |        | add_ln62_34 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U171   | 1   |        | mul_ln62_35 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U171   | 1   |        | add_ln62_35 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_18s_18_4_1_U172   | 1   |        | mul_ln62_36 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_18s_18_4_1_U172   | 1   |        | add_ln62_36 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U173   | 1   |        | mul_ln62_37 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U173   | 1   |        | add_ln62_37 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U174   | 1   |        | mul_ln62_38 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U174   | 1   |        | add_ln62_38 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U175   | 1   |        | mul_ln62_39 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U175   | 1   |        | add_ln62_39 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U192   | 1   |        | mul_ln62_40 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U192   | 1   |        | add_ln62_40 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U193   | 1   |        | mul_ln62_41 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U193   | 1   |        | add_ln62_41 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U194   | 1   |        | mul_ln62_42 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U194   | 1   |        | add_ln62_42 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U195   | 1   |        | mul_ln62_43 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U195   | 1   |        | add_ln62_43 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U196   | 1   |        | mul_ln62_44 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U196   | 1   |        | add_ln62_44 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U197   | 1   |        | mul_ln62_45 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U197   | 1   |        | add_ln62_45 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U198   | 1   |        | mul_ln62_46 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U198   | 1   |        | add_ln62_46 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U199   | 1   |        | mul_ln62_47 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U199   | 1   |        | add_ln62_47 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U176   | 1   |        | mul_ln62_48 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U176   | 1   |        | add_ln62_48 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U177   | 1   |        | mul_ln62_49 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U177   | 1   |        | add_ln62_49 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U178   | 1   |        | mul_ln62_50 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U178   | 1   |        | add_ln62_50 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U179   | 1   |        | mul_ln62_51 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U179   | 1   |        | add_ln62_51 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U180   | 1   |        | mul_ln62_52 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U180   | 1   |        | add_ln62_52 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U181   | 1   |        | mul_ln62_53 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U181   | 1   |        | add_ln62_53 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U182   | 1   |        | mul_ln62_54 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U182   | 1   |        | add_ln62_54 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U183   | 1   |        | mul_ln62_55 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U183   | 1   |        | add_ln62_55 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U184   | 1   |        | mul_ln62_56 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U184   | 1   |        | add_ln62_56 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U185   | 1   |        | mul_ln62_57 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U185   | 1   |        | add_ln62_57 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U186   | 1   |        | mul_ln62_58 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U186   | 1   |        | add_ln62_58 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U187   | 1   |        | mul_ln62_59 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U187   | 1   |        | add_ln62_59 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U188   | 1   |        | mul_ln62_60 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U188   | 1   |        | add_ln62_60 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U189   | 1   |        | mul_ln62_61 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U189   | 1   |        | add_ln62_61 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U190   | 1   |        | mul_ln62_62 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_19s_19_4_1_U190   | 1   |        | add_ln62_62 | add  | dsp48  | 3       |
|      mac_muladd_8s_8s_18s_18_4_1_U191   | 1   |        | mul_ln62_63 | mul  | dsp48  | 3       |
|      mac_muladd_8s_8s_18s_18_4_1_U191   | 1   |        | add_ln62_63 | add  | dsp48  | 3       |
|      add_ln58_fu_2620_p2                | -   |        | add_ln58    | add  | fabric | 0       |
|      add_ln67_6_fu_3755_p2              | -   |        | add_ln67_6  | add  | fabric | 0       |
|      add_ln67_10_fu_3499_p2             | -   |        | add_ln67_10 | add  | fabric | 0       |
|      add_ln67_11_fu_3505_p2             | -   |        | add_ln67_11 | add  | fabric | 0       |
|      add_ln67_12_fu_3514_p2             | -   |        | add_ln67_12 | add  | fabric | 0       |
|      add_ln67_13_fu_3776_p2             | -   |        | add_ln67_13 | add  | fabric | 0       |
|      add_ln67_16_fu_3792_p2             | -   |        | add_ln67_16 | add  | fabric | 0       |
|      add_ln67_18_fu_4121_p2             | -   |        | add_ln67_18 | add  | fabric | 0       |
|      add_ln67_19_fu_4131_p2             | -   |        | add_ln67_19 | add  | fabric | 0       |
|      add_ln67_20_fu_4141_p2             | -   |        | add_ln67_20 | add  | fabric | 0       |
|      add_ln67_22_fu_4147_p2             | -   |        | add_ln67_22 | add  | fabric | 0       |
|      add_ln67_23_fu_4157_p2             | -   |        | add_ln67_23 | add  | fabric | 0       |
|      add_ln67_24_fu_4167_p2             | -   |        | add_ln67_24 | add  | fabric | 0       |
|      add_ln67_25_fu_4173_p2             | -   |        | add_ln67_25 | add  | fabric | 0       |
|      add_ln67_28_fu_4186_p2             | -   |        | add_ln67_28 | add  | fabric | 0       |
|      add_ln67_29_fu_4399_p2             | -   |        | add_ln67_29 | add  | fabric | 0       |
|      add_ln67_31_fu_4673_p2             | -   |        | add_ln67_31 | add  | fabric | 0       |
|      add_ln67_32_fu_4415_p2             | -   |        | add_ln67_32 | add  | fabric | 0       |
|      add_ln67_34_fu_4421_p2             | -   |        | add_ln67_34 | add  | fabric | 0       |
|      add_ln67_35_fu_4431_p2             | -   |        | add_ln67_35 | add  | fabric | 0       |
|      add_ln67_36_fu_4441_p2             | -   |        | add_ln67_36 | add  | fabric | 0       |
|      add_ln67_38_fu_4697_p2             | -   |        | add_ln67_38 | add  | fabric | 0       |
|      add_ln67_39_fu_4707_p2             | -   |        | add_ln67_39 | add  | fabric | 0       |
|      add_ln67_40_fu_4717_p2             | -   |        | add_ln67_40 | add  | fabric | 0       |
|      add_ln67_41_fu_4723_p2             | -   |        | add_ln67_41 | add  | fabric | 0       |
|      add_ln67_42_fu_4733_p2             | -   |        | add_ln67_42 | add  | fabric | 0       |
|      add_ln67_43_fu_4743_p2             | -   |        | add_ln67_43 | add  | fabric | 0       |
|      add_ln67_44_fu_4838_p2             | -   |        | add_ln67_44 | add  | fabric | 0       |
|      add_ln67_46_fu_4447_p2             | -   |        | add_ln67_46 | add  | fabric | 0       |
|      add_ln67_47_fu_4457_p2             | -   |        | add_ln67_47 | add  | fabric | 0       |
|      add_ln67_48_fu_4467_p2             | -   |        | add_ln67_48 | add  | fabric | 0       |
|      add_ln67_49_fu_4473_p2             | -   |        | add_ln67_49 | add  | fabric | 0       |
|      add_ln67_50_fu_4483_p2             | -   |        | add_ln67_50 | add  | fabric | 0       |
|      add_ln67_51_fu_4493_p2             | -   |        | add_ln67_51 | add  | fabric | 0       |
|      add_ln67_52_fu_4755_p2             | -   |        | add_ln67_52 | add  | fabric | 0       |
|      add_ln67_53_fu_4499_p2             | -   |        | add_ln67_53 | add  | fabric | 0       |
|      add_ln67_54_fu_4509_p2             | -   |        | add_ln67_54 | add  | fabric | 0       |
|      add_ln67_55_fu_4519_p2             | -   |        | add_ln67_55 | add  | fabric | 0       |
|      add_ln67_56_fu_4525_p2             | -   |        | add_ln67_56 | add  | fabric | 0       |
|      add_ln67_57_fu_4531_p2             | -   |        | add_ln67_57 | add  | fabric | 0       |
|      add_ln67_58_fu_4541_p2             | -   |        | add_ln67_58 | add  | fabric | 0       |
|      add_ln67_59_fu_4774_p2             | -   |        | add_ln67_59 | add  | fabric | 0       |
|      add_ln67_60_fu_4784_p2             | -   |        | add_ln67_60 | add  | fabric | 0       |
|      add_ln67_61_fu_4794_p2             | -   |        | add_ln67_61 | add  | fabric | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U132 | 3   |        | out         | fmul | maxdsp | 3       |
+-----------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------+------+------+--------+---------------------+---------+--------+---------+
| Name                                 | BRAM | URAM | Pragma | Variable            | Storage | Impl   | Latency |
+--------------------------------------+------+------+--------+---------------------+---------+--------+---------+
| + model                              | 261  | 0    |        |                     |         |        |         |
|  + dataflow_in_loop_VITIS_LOOP_85_1  | 261  | 0    |        |                     |         |        |         |
|    data_out_c_U                      | -    | -    |        | data_out_c          | fifo    | srl    | 0       |
|    fc1_out_U                         | -    | -    |        | fc1_out             | ram_s2p | auto   | 1       |
|    fc1_out_1_U                       | -    | -    |        | fc1_out_1           | ram_s2p | auto   | 1       |
|    fc1_out_2_U                       | -    | -    |        | fc1_out_2           | ram_s2p | auto   | 1       |
|    fc1_out_3_U                       | -    | -    |        | fc1_out_3           | ram_s2p | auto   | 1       |
|    fc1_out_4_U                       | -    | -    |        | fc1_out_4           | ram_s2p | auto   | 1       |
|    fc1_out_5_U                       | -    | -    |        | fc1_out_5           | ram_s2p | auto   | 1       |
|    fc1_out_6_U                       | -    | -    |        | fc1_out_6           | ram_s2p | auto   | 1       |
|    fc1_out_7_U                       | -    | -    |        | fc1_out_7           | ram_s2p | auto   | 1       |
|    fc2_out_U                         | -    | -    |        | fc2_out             | ram_s2p | auto   | 1       |
|    fc2_out_1_U                       | -    | -    |        | fc2_out_1           | ram_s2p | auto   | 1       |
|    fc2_out_2_U                       | -    | -    |        | fc2_out_2           | ram_s2p | auto   | 1       |
|    fc2_out_3_U                       | -    | -    |        | fc2_out_3           | ram_s2p | auto   | 1       |
|    fc2_out_4_U                       | -    | -    |        | fc2_out_4           | ram_s2p | auto   | 1       |
|    fc2_out_5_U                       | -    | -    |        | fc2_out_5           | ram_s2p | auto   | 1       |
|    fc2_out_6_U                       | -    | -    |        | fc2_out_6           | ram_s2p | auto   | 1       |
|    fc2_out_7_U                       | -    | -    |        | fc2_out_7           | ram_s2p | auto   | 1       |
|    fc2_out_8_U                       | -    | -    |        | fc2_out_8           | ram_s2p | auto   | 1       |
|    fc2_out_9_U                       | -    | -    |        | fc2_out_9           | ram_s2p | auto   | 1       |
|    fc2_out_10_U                      | -    | -    |        | fc2_out_10          | ram_s2p | auto   | 1       |
|    fc2_out_11_U                      | -    | -    |        | fc2_out_11          | ram_s2p | auto   | 1       |
|    fc2_out_12_U                      | -    | -    |        | fc2_out_12          | ram_s2p | auto   | 1       |
|    fc2_out_13_U                      | -    | -    |        | fc2_out_13          | ram_s2p | auto   | 1       |
|    fc2_out_14_U                      | -    | -    |        | fc2_out_14          | ram_s2p | auto   | 1       |
|    fc2_out_15_U                      | -    | -    |        | fc2_out_15          | ram_s2p | auto   | 1       |
|    fc2_out_16_U                      | -    | -    |        | fc2_out_16          | ram_s2p | auto   | 1       |
|    fc2_out_17_U                      | -    | -    |        | fc2_out_17          | ram_s2p | auto   | 1       |
|    fc2_out_18_U                      | -    | -    |        | fc2_out_18          | ram_s2p | auto   | 1       |
|    fc2_out_19_U                      | -    | -    |        | fc2_out_19          | ram_s2p | auto   | 1       |
|    fc2_out_20_U                      | -    | -    |        | fc2_out_20          | ram_s2p | auto   | 1       |
|    fc2_out_21_U                      | -    | -    |        | fc2_out_21          | ram_s2p | auto   | 1       |
|    fc2_out_22_U                      | -    | -    |        | fc2_out_22          | ram_s2p | auto   | 1       |
|    fc2_out_23_U                      | -    | -    |        | fc2_out_23          | ram_s2p | auto   | 1       |
|    fc2_out_24_U                      | -    | -    |        | fc2_out_24          | ram_s2p | auto   | 1       |
|    fc2_out_25_U                      | -    | -    |        | fc2_out_25          | ram_s2p | auto   | 1       |
|    fc2_out_26_U                      | -    | -    |        | fc2_out_26          | ram_s2p | auto   | 1       |
|    fc2_out_27_U                      | -    | -    |        | fc2_out_27          | ram_s2p | auto   | 1       |
|    fc2_out_28_U                      | -    | -    |        | fc2_out_28          | ram_s2p | auto   | 1       |
|    fc2_out_29_U                      | -    | -    |        | fc2_out_29          | ram_s2p | auto   | 1       |
|    fc2_out_30_U                      | -    | -    |        | fc2_out_30          | ram_s2p | auto   | 1       |
|    fc2_out_31_U                      | -    | -    |        | fc2_out_31          | ram_s2p | auto   | 1       |
|   + FC1                              | 2    | 0    |        |                     |         |        |         |
|     fc1_sum_merge_U                  | 1    | -    |        | fc1_sum_merge       | rom_1p  | auto   | 1       |
|     fc1_scale_merge_U                | 1    | -    |        | fc1_scale_merge     | rom_1p  | auto   | 1       |
|     mask_table_U                     | -    | -    |        | mask_table          | rom_1p  | auto   | 1       |
|     one_half_table_U                 | -    | -    |        | one_half_table      | rom_1p  | auto   | 1       |
|    + FC1_Pipeline_temp_sum           | 0    | 0    |        |                     |         |        |         |
|      fc1_weight_U                    | -    | -    | pragma | fc1_weight          | rom_1p  | lutram | 1       |
|   + FC2                              | 1    | 0    |        |                     |         |        |         |
|     fc2_scale_merge_U                | 1    | -    |        | fc2_scale_merge     | rom_1p  | auto   | 1       |
|     mask_table1_U                    | -    | -    |        | mask_table1         | rom_1p  | auto   | 1       |
|     one_half_table2_U                | -    | -    |        | one_half_table2     | rom_1p  | auto   | 1       |
|    + FC2_Pipeline_temp_sum           | 0    | 0    |        |                     |         |        |         |
|      p_ZL10fc2_weight_0_U            | -    | -    | pragma | p_ZL10fc2_weight_0  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_1_U            | -    | -    | pragma | p_ZL10fc2_weight_1  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_2_U            | -    | -    | pragma | p_ZL10fc2_weight_2  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_3_U            | -    | -    | pragma | p_ZL10fc2_weight_3  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_4_U            | -    | -    | pragma | p_ZL10fc2_weight_4  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_5_U            | -    | -    | pragma | p_ZL10fc2_weight_5  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_6_U            | -    | -    | pragma | p_ZL10fc2_weight_6  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_7_U            | -    | -    | pragma | p_ZL10fc2_weight_7  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_8_U            | -    | -    | pragma | p_ZL10fc2_weight_8  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_9_U            | -    | -    | pragma | p_ZL10fc2_weight_9  | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_10_U           | -    | -    | pragma | p_ZL10fc2_weight_10 | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_11_U           | -    | -    | pragma | p_ZL10fc2_weight_11 | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_12_U           | -    | -    | pragma | p_ZL10fc2_weight_12 | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_13_U           | -    | -    | pragma | p_ZL10fc2_weight_13 | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_14_U           | -    | -    | pragma | p_ZL10fc2_weight_14 | rom_1p  | lutram | 1       |
|      p_ZL10fc2_weight_15_U           | -    | -    | pragma | p_ZL10fc2_weight_15 | rom_1p  | lutram | 1       |
|   + FC3                              | 258  | 0    |        |                     |         |        |         |
|    + FC3_Pipeline_calculate_temp_sum | 258  | 0    |        |                     |         |        |         |
|      p_ZL10fc3_weight_0_U            | 4    | -    | pragma | p_ZL10fc3_weight_0  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_1_U            | 4    | -    | pragma | p_ZL10fc3_weight_1  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_2_U            | 4    | -    | pragma | p_ZL10fc3_weight_2  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_3_U            | 4    | -    | pragma | p_ZL10fc3_weight_3  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_4_U            | 4    | -    | pragma | p_ZL10fc3_weight_4  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_5_U            | 4    | -    | pragma | p_ZL10fc3_weight_5  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_6_U            | 4    | -    | pragma | p_ZL10fc3_weight_6  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_7_U            | 4    | -    | pragma | p_ZL10fc3_weight_7  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_8_U            | 4    | -    | pragma | p_ZL10fc3_weight_8  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_9_U            | 4    | -    | pragma | p_ZL10fc3_weight_9  | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_10_U           | 4    | -    | pragma | p_ZL10fc3_weight_10 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_11_U           | 4    | -    | pragma | p_ZL10fc3_weight_11 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_12_U           | 4    | -    | pragma | p_ZL10fc3_weight_12 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_13_U           | 4    | -    | pragma | p_ZL10fc3_weight_13 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_14_U           | 4    | -    | pragma | p_ZL10fc3_weight_14 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_15_U           | 4    | -    | pragma | p_ZL10fc3_weight_15 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_16_U           | 4    | -    | pragma | p_ZL10fc3_weight_16 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_17_U           | 4    | -    | pragma | p_ZL10fc3_weight_17 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_18_U           | 4    | -    | pragma | p_ZL10fc3_weight_18 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_19_U           | 4    | -    | pragma | p_ZL10fc3_weight_19 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_20_U           | 4    | -    | pragma | p_ZL10fc3_weight_20 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_21_U           | 4    | -    | pragma | p_ZL10fc3_weight_21 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_22_U           | 4    | -    | pragma | p_ZL10fc3_weight_22 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_23_U           | 4    | -    | pragma | p_ZL10fc3_weight_23 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_24_U           | 4    | -    | pragma | p_ZL10fc3_weight_24 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_25_U           | 4    | -    | pragma | p_ZL10fc3_weight_25 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_26_U           | 4    | -    | pragma | p_ZL10fc3_weight_26 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_27_U           | 4    | -    | pragma | p_ZL10fc3_weight_27 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_28_U           | 4    | -    | pragma | p_ZL10fc3_weight_28 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_29_U           | 4    | -    | pragma | p_ZL10fc3_weight_29 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_30_U           | 4    | -    | pragma | p_ZL10fc3_weight_30 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_31_U           | 4    | -    | pragma | p_ZL10fc3_weight_31 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_32_U           | 4    | -    | pragma | p_ZL10fc3_weight_32 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_33_U           | 4    | -    | pragma | p_ZL10fc3_weight_33 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_34_U           | 4    | -    | pragma | p_ZL10fc3_weight_34 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_35_U           | 4    | -    | pragma | p_ZL10fc3_weight_35 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_36_U           | 4    | -    | pragma | p_ZL10fc3_weight_36 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_37_U           | 4    | -    | pragma | p_ZL10fc3_weight_37 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_38_U           | 4    | -    | pragma | p_ZL10fc3_weight_38 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_39_U           | 4    | -    | pragma | p_ZL10fc3_weight_39 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_40_U           | 4    | -    | pragma | p_ZL10fc3_weight_40 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_41_U           | 4    | -    | pragma | p_ZL10fc3_weight_41 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_42_U           | 4    | -    | pragma | p_ZL10fc3_weight_42 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_43_U           | 4    | -    | pragma | p_ZL10fc3_weight_43 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_44_U           | 4    | -    | pragma | p_ZL10fc3_weight_44 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_45_U           | 4    | -    | pragma | p_ZL10fc3_weight_45 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_46_U           | 4    | -    | pragma | p_ZL10fc3_weight_46 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_47_U           | 4    | -    | pragma | p_ZL10fc3_weight_47 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_48_U           | 4    | -    | pragma | p_ZL10fc3_weight_48 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_49_U           | 4    | -    | pragma | p_ZL10fc3_weight_49 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_50_U           | 4    | -    | pragma | p_ZL10fc3_weight_50 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_51_U           | 4    | -    | pragma | p_ZL10fc3_weight_51 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_52_U           | 4    | -    | pragma | p_ZL10fc3_weight_52 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_53_U           | 4    | -    | pragma | p_ZL10fc3_weight_53 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_54_U           | 4    | -    | pragma | p_ZL10fc3_weight_54 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_55_U           | 4    | -    | pragma | p_ZL10fc3_weight_55 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_56_U           | 4    | -    | pragma | p_ZL10fc3_weight_56 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_57_U           | 4    | -    | pragma | p_ZL10fc3_weight_57 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_58_U           | 4    | -    | pragma | p_ZL10fc3_weight_58 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_59_U           | 4    | -    | pragma | p_ZL10fc3_weight_59 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_60_U           | 4    | -    | pragma | p_ZL10fc3_weight_60 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_61_U           | 4    | -    | pragma | p_ZL10fc3_weight_61 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_62_U           | 4    | -    | pragma | p_ZL10fc3_weight_62 | rom_1p  | bram   | 1       |
|      p_ZL10fc3_weight_63_U           | 4    | -    | pragma | p_ZL10fc3_weight_63 | rom_1p  | bram   | 1       |
|      fc3_scale_merge_U               | 2    | -    |        | fc3_scale_merge     | rom_1p  | auto   | 1       |
+--------------------------------------+------+------+--------+---------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+--------------------------------------------------------------+----------------------------------------------------------+
| Type         | Options                                                      | Location                                                 |
+--------------+--------------------------------------------------------------+----------------------------------------------------------+
| inline       | off                                                          | AAHLS_MNIST_GAN/src/model.cpp:8 in fc1                   |
| bind_storage | variable=fc1_weight type=ROM_1P impl=LUTRAM                  | AAHLS_MNIST_GAN/src/model.cpp:9 in fc1, fc1_weight       |
| pipeline     | II=1                                                         | AAHLS_MNIST_GAN/src/model.cpp:14 in fc1                  |
| inline       | off                                                          | AAHLS_MNIST_GAN/src/model.cpp:26 in fc2                  |
| bind_storage | variable=fc2_weight type=ROM_1P impl=LUTRAM                  | AAHLS_MNIST_GAN/src/model.cpp:27 in fc2, fc2_weight      |
| pipeline     | II=1                                                         | AAHLS_MNIST_GAN/src/model.cpp:33 in fc2                  |
| unroll       |                                                              | AAHLS_MNIST_GAN/src/model.cpp:35 in fc2                  |
| unroll       |                                                              | AAHLS_MNIST_GAN/src/model.cpp:40 in fc2                  |
| inline       | off                                                          | AAHLS_MNIST_GAN/src/model.cpp:52 in fc3                  |
| bind_storage | variable=fc3_weight type=ROM_1P impl=BRAM                    | AAHLS_MNIST_GAN/src/model.cpp:53 in fc3, fc3_weight      |
| pipeline     | II=1                                                         | AAHLS_MNIST_GAN/src/model.cpp:59 in fc3                  |
| unroll       |                                                              | AAHLS_MNIST_GAN/src/model.cpp:61 in fc3                  |
| unroll       |                                                              | AAHLS_MNIST_GAN/src/model.cpp:66 in fc3                  |
| interface    | m_axi port=data_in_noise bundle=in offset=slave depth=100000 | AAHLS_MNIST_GAN/src/model.cpp:77 in model, data_in_noise |
| interface    | m_axi port=data_out bundle=out offset=slave depth=784000     | AAHLS_MNIST_GAN/src/model.cpp:78 in model, data_out      |
| interface    | s_axilite port=data_in_noise bundle=control                  | AAHLS_MNIST_GAN/src/model.cpp:79 in model, data_in_noise |
| interface    | s_axilite port=data_out bundle=control                       | AAHLS_MNIST_GAN/src/model.cpp:80 in model, data_out      |
| interface    | s_axilite port=return bundle=control                         | AAHLS_MNIST_GAN/src/model.cpp:81 in model, return        |
| dataflow     |                                                              | AAHLS_MNIST_GAN/src/model.cpp:86 in model                |
+--------------+--------------------------------------------------------------+----------------------------------------------------------+

* Inferred Pragmas
+-------------------------------------------+-----------------+----------------------------------------------+---------------------------+
| Source Pragma                             | Inferred Pragma | Options                                      | Location                  |
+-------------------------------------------+-----------------+----------------------------------------------+---------------------------+
| pipeline AAHLS_MNIST_GAN/src/model.cpp:33 | array_partition | dim=1 type=cyclic factor=8 variable=fc1_out  | variable fc1_out in model |
| pipeline AAHLS_MNIST_GAN/src/model.cpp:59 | array_partition | dim=1 type=cyclic factor=32 variable=fc2_out | variable fc2_out in model |
+-------------------------------------------+-----------------+----------------------------------------------+---------------------------+


