$date
	Sun Aug 18 11:56:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_circuit2_test $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module M1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % w1 $end
$var wire 1 ! Y $end
$scope module G1 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % o2 $end
$upscope $end
$scope module G2 $end
$var wire 1 " i0 $end
$var wire 1 % i1 $end
$var wire 1 ! o3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1$
#40
0$
1#
#60
1!
1%
1$
#80
0%
0$
0#
1"
#100
1$
#120
0$
1#
#140
1%
1$
