
obj/STM32F4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046c8  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  08004850  08004850  0000c850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08004858  08004858  0000c858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         0000055c  20000000  0800485c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000298  20000560  08004db8  00010560  2**3
                  ALLOC
  6 ._user_heap_stack 00000400  200007f8  08004db8  000107f8  2**0
                  ALLOC
  7 .ARM.attributes 00000035  00000000  00000000  0001055c  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b6ec  00000000  00000000  00010591  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c26  00000000  00000000  0001bc7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000046f2  00000000  00000000  0001d8a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c30  00000000  00000000  00021f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b18  00000000  00000000  00022bc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003e39  00000000  00000000  000236dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004034  00000000  00000000  00027516  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000030  00000000  00000000  0002b54a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002a60  00000000  00000000  0002b57c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 5460 	movw	r4, #1376	; 0x560
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f644 0038 	movw	r0, #18488	; 0x4838
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f644 0038 	movw	r0, #18488	; 0x4838
 80001c4:	f240 5164 	movw	r1, #1380	; 0x564
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 505c 	movw	r0, #1372	; 0x55c
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <__libc_init_array>:
 80001f0:	b570      	push	{r4, r5, r6, lr}
 80001f2:	f644 0650 	movw	r6, #18512	; 0x4850
 80001f6:	f644 0550 	movw	r5, #18512	; 0x4850
 80001fa:	f6c0 0600 	movt	r6, #2048	; 0x800
 80001fe:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000202:	1b76      	subs	r6, r6, r5
 8000204:	10b6      	asrs	r6, r6, #2
 8000206:	d006      	beq.n	8000216 <__libc_init_array+0x26>
 8000208:	2400      	movs	r4, #0
 800020a:	f855 3b04 	ldr.w	r3, [r5], #4
 800020e:	3401      	adds	r4, #1
 8000210:	4798      	blx	r3
 8000212:	42a6      	cmp	r6, r4
 8000214:	d1f9      	bne.n	800020a <__libc_init_array+0x1a>
 8000216:	f644 0658 	movw	r6, #18520	; 0x4858
 800021a:	f644 0550 	movw	r5, #18512	; 0x4850
 800021e:	f6c0 0600 	movt	r6, #2048	; 0x800
 8000222:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000226:	1b76      	subs	r6, r6, r5
 8000228:	f004 fb06 	bl	8004838 <_init>
 800022c:	10b6      	asrs	r6, r6, #2
 800022e:	d006      	beq.n	800023e <__libc_init_array+0x4e>
 8000230:	2400      	movs	r4, #0
 8000232:	f855 3b04 	ldr.w	r3, [r5], #4
 8000236:	3401      	adds	r4, #1
 8000238:	4798      	blx	r3
 800023a:	42a6      	cmp	r6, r4
 800023c:	d1f9      	bne.n	8000232 <__libc_init_array+0x42>
 800023e:	bd70      	pop	{r4, r5, r6, pc}

08000240 <malloc>:
 8000240:	f240 0300 	movw	r3, #0
 8000244:	4601      	mov	r1, r0
 8000246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800024a:	6818      	ldr	r0, [r3, #0]
 800024c:	f000 b808 	b.w	8000260 <_malloc_r>

08000250 <free>:
 8000250:	f240 0300 	movw	r3, #0
 8000254:	4601      	mov	r1, r0
 8000256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800025a:	6818      	ldr	r0, [r3, #0]
 800025c:	f000 bc28 	b.w	8000ab0 <_free_r>

08000260 <_malloc_r>:
 8000260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000264:	f101 040b 	add.w	r4, r1, #11
 8000268:	2c16      	cmp	r4, #22
 800026a:	b083      	sub	sp, #12
 800026c:	4606      	mov	r6, r0
 800026e:	d930      	bls.n	80002d2 <_malloc_r+0x72>
 8000270:	f024 0407 	bic.w	r4, r4, #7
 8000274:	0fe3      	lsrs	r3, r4, #31
 8000276:	428c      	cmp	r4, r1
 8000278:	bf2c      	ite	cs
 800027a:	4619      	movcs	r1, r3
 800027c:	f043 0101 	orrcc.w	r1, r3, #1
 8000280:	2900      	cmp	r1, #0
 8000282:	d12f      	bne.n	80002e4 <_malloc_r+0x84>
 8000284:	4630      	mov	r0, r6
 8000286:	f001 f9cb 	bl	8001620 <__malloc_lock>
 800028a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800028e:	d22d      	bcs.n	80002ec <_malloc_r+0x8c>
 8000290:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8000294:	f240 05f4 	movw	r5, #244	; 0xf4
 8000298:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800029c:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
 80002a0:	68d3      	ldr	r3, [r2, #12]
 80002a2:	4293      	cmp	r3, r2
 80002a4:	f000 8223 	beq.w	80006ee <_malloc_r+0x48e>
 80002a8:	685c      	ldr	r4, [r3, #4]
 80002aa:	f103 0708 	add.w	r7, r3, #8
 80002ae:	68da      	ldr	r2, [r3, #12]
 80002b0:	4630      	mov	r0, r6
 80002b2:	f024 0403 	bic.w	r4, r4, #3
 80002b6:	6899      	ldr	r1, [r3, #8]
 80002b8:	191b      	adds	r3, r3, r4
 80002ba:	685c      	ldr	r4, [r3, #4]
 80002bc:	60ca      	str	r2, [r1, #12]
 80002be:	f044 0401 	orr.w	r4, r4, #1
 80002c2:	6091      	str	r1, [r2, #8]
 80002c4:	605c      	str	r4, [r3, #4]
 80002c6:	f001 f9b5 	bl	8001634 <__malloc_unlock>
 80002ca:	4638      	mov	r0, r7
 80002cc:	b003      	add	sp, #12
 80002ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002d2:	2300      	movs	r3, #0
 80002d4:	2410      	movs	r4, #16
 80002d6:	428c      	cmp	r4, r1
 80002d8:	bf2c      	ite	cs
 80002da:	4619      	movcs	r1, r3
 80002dc:	f043 0101 	orrcc.w	r1, r3, #1
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d0cf      	beq.n	8000284 <_malloc_r+0x24>
 80002e4:	230c      	movs	r3, #12
 80002e6:	2700      	movs	r7, #0
 80002e8:	6033      	str	r3, [r6, #0]
 80002ea:	e7ee      	b.n	80002ca <_malloc_r+0x6a>
 80002ec:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 80002f0:	bf04      	itt	eq
 80002f2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 80002f6:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 80002fa:	f040 808c 	bne.w	8000416 <_malloc_r+0x1b6>
 80002fe:	f240 05f4 	movw	r5, #244	; 0xf4
 8000302:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8000306:	1869      	adds	r1, r5, r1
 8000308:	68cf      	ldr	r7, [r1, #12]
 800030a:	42b9      	cmp	r1, r7
 800030c:	d106      	bne.n	800031c <_malloc_r+0xbc>
 800030e:	e00d      	b.n	800032c <_malloc_r+0xcc>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f280 8181 	bge.w	8000618 <_malloc_r+0x3b8>
 8000316:	68ff      	ldr	r7, [r7, #12]
 8000318:	42b9      	cmp	r1, r7
 800031a:	d007      	beq.n	800032c <_malloc_r+0xcc>
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	f023 0303 	bic.w	r3, r3, #3
 8000322:	1b1a      	subs	r2, r3, r4
 8000324:	2a0f      	cmp	r2, #15
 8000326:	ddf3      	ble.n	8000310 <_malloc_r+0xb0>
 8000328:	f10e 3eff 	add.w	lr, lr, #4294967295
 800032c:	f10e 0e01 	add.w	lr, lr, #1
 8000330:	f240 00f4 	movw	r0, #244	; 0xf4
 8000334:	692f      	ldr	r7, [r5, #16]
 8000336:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800033a:	f100 0208 	add.w	r2, r0, #8
 800033e:	4297      	cmp	r7, r2
 8000340:	bf08      	it	eq
 8000342:	6843      	ldreq	r3, [r0, #4]
 8000344:	d026      	beq.n	8000394 <_malloc_r+0x134>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	f023 0c03 	bic.w	ip, r3, #3
 800034c:	ebc4 030c 	rsb	r3, r4, ip
 8000350:	2b0f      	cmp	r3, #15
 8000352:	f300 819c 	bgt.w	800068e <_malloc_r+0x42e>
 8000356:	2b00      	cmp	r3, #0
 8000358:	6142      	str	r2, [r0, #20]
 800035a:	6102      	str	r2, [r0, #16]
 800035c:	f280 8095 	bge.w	800048a <_malloc_r+0x22a>
 8000360:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8000364:	f080 8173 	bcs.w	800064e <_malloc_r+0x3ee>
 8000368:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800036c:	f04f 0801 	mov.w	r8, #1
 8000370:	6843      	ldr	r3, [r0, #4]
 8000372:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
 8000376:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800037a:	fa08 f80c 	lsl.w	r8, r8, ip
 800037e:	60f9      	str	r1, [r7, #12]
 8000380:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8000384:	ea48 0303 	orr.w	r3, r8, r3
 8000388:	6043      	str	r3, [r0, #4]
 800038a:	f8c7 c008 	str.w	ip, [r7, #8]
 800038e:	f8cc 700c 	str.w	r7, [ip, #12]
 8000392:	608f      	str	r7, [r1, #8]
 8000394:	2701      	movs	r7, #1
 8000396:	ea4f 01ae 	mov.w	r1, lr, asr #2
 800039a:	fa07 f701 	lsl.w	r7, r7, r1
 800039e:	429f      	cmp	r7, r3
 80003a0:	d87e      	bhi.n	80004a0 <_malloc_r+0x240>
 80003a2:	423b      	tst	r3, r7
 80003a4:	d106      	bne.n	80003b4 <_malloc_r+0x154>
 80003a6:	f02e 0e03 	bic.w	lr, lr, #3
 80003aa:	007f      	lsls	r7, r7, #1
 80003ac:	f10e 0e04 	add.w	lr, lr, #4
 80003b0:	423b      	tst	r3, r7
 80003b2:	d0fa      	beq.n	80003aa <_malloc_r+0x14a>
 80003b4:	eb05 09ce 	add.w	r9, r5, lr, lsl #3
 80003b8:	46f0      	mov	r8, lr
 80003ba:	46cc      	mov	ip, r9
 80003bc:	f8dc 000c 	ldr.w	r0, [ip, #12]
 80003c0:	4584      	cmp	ip, r0
 80003c2:	d107      	bne.n	80003d4 <_malloc_r+0x174>
 80003c4:	e174      	b.n	80006b0 <_malloc_r+0x450>
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	f280 819b 	bge.w	8000702 <_malloc_r+0x4a2>
 80003cc:	68c0      	ldr	r0, [r0, #12]
 80003ce:	4584      	cmp	ip, r0
 80003d0:	f000 816e 	beq.w	80006b0 <_malloc_r+0x450>
 80003d4:	6841      	ldr	r1, [r0, #4]
 80003d6:	f021 0103 	bic.w	r1, r1, #3
 80003da:	1b0b      	subs	r3, r1, r4
 80003dc:	2b0f      	cmp	r3, #15
 80003de:	ddf2      	ble.n	80003c6 <_malloc_r+0x166>
 80003e0:	4607      	mov	r7, r0
 80003e2:	1901      	adds	r1, r0, r4
 80003e4:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 80003e8:	f044 0801 	orr.w	r8, r4, #1
 80003ec:	f857 4f08 	ldr.w	r4, [r7, #8]!
 80003f0:	f043 0c01 	orr.w	ip, r3, #1
 80003f4:	f8c0 8004 	str.w	r8, [r0, #4]
 80003f8:	4630      	mov	r0, r6
 80003fa:	f8c1 c004 	str.w	ip, [r1, #4]
 80003fe:	f8c4 e00c 	str.w	lr, [r4, #12]
 8000402:	f8ce 4008 	str.w	r4, [lr, #8]
 8000406:	6169      	str	r1, [r5, #20]
 8000408:	6129      	str	r1, [r5, #16]
 800040a:	60ca      	str	r2, [r1, #12]
 800040c:	608a      	str	r2, [r1, #8]
 800040e:	50cb      	str	r3, [r1, r3]
 8000410:	f001 f910 	bl	8001634 <__malloc_unlock>
 8000414:	e759      	b.n	80002ca <_malloc_r+0x6a>
 8000416:	f1be 0f04 	cmp.w	lr, #4
 800041a:	bf9e      	ittt	ls
 800041c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8000420:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8000424:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000428:	f67f af69 	bls.w	80002fe <_malloc_r+0x9e>
 800042c:	f1be 0f14 	cmp.w	lr, #20
 8000430:	bf9c      	itt	ls
 8000432:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8000436:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 800043a:	f67f af60 	bls.w	80002fe <_malloc_r+0x9e>
 800043e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8000442:	bf9e      	ittt	ls
 8000444:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8000448:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 800044c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000450:	f67f af55 	bls.w	80002fe <_malloc_r+0x9e>
 8000454:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8000458:	bf9e      	ittt	ls
 800045a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 800045e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8000462:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000466:	f67f af4a 	bls.w	80002fe <_malloc_r+0x9e>
 800046a:	f240 5354 	movw	r3, #1364	; 0x554
 800046e:	459e      	cmp	lr, r3
 8000470:	bf95      	itete	ls
 8000472:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8000476:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 800047a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 800047e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8000482:	bf98      	it	ls
 8000484:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000488:	e739      	b.n	80002fe <_malloc_r+0x9e>
 800048a:	eb07 030c 	add.w	r3, r7, ip
 800048e:	4630      	mov	r0, r6
 8000490:	3708      	adds	r7, #8
 8000492:	685a      	ldr	r2, [r3, #4]
 8000494:	f042 0201 	orr.w	r2, r2, #1
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	f001 f8cb 	bl	8001634 <__malloc_unlock>
 800049e:	e714      	b.n	80002ca <_malloc_r+0x6a>
 80004a0:	68af      	ldr	r7, [r5, #8]
 80004a2:	f240 03f4 	movw	r3, #244	; 0xf4
 80004a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	f022 0803 	bic.w	r8, r2, #3
 80004b0:	4544      	cmp	r4, r8
 80004b2:	ebc4 0208 	rsb	r2, r4, r8
 80004b6:	bf94      	ite	ls
 80004b8:	2100      	movls	r1, #0
 80004ba:	2101      	movhi	r1, #1
 80004bc:	2a0f      	cmp	r2, #15
 80004be:	bfd8      	it	le
 80004c0:	f041 0101 	orrle.w	r1, r1, #1
 80004c4:	2900      	cmp	r1, #0
 80004c6:	f000 80b5 	beq.w	8000634 <_malloc_r+0x3d4>
 80004ca:	f240 5a7c 	movw	sl, #1404	; 0x57c
 80004ce:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80004d2:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 80004d6:	3201      	adds	r2, #1
 80004d8:	f8da 3000 	ldr.w	r3, [sl]
 80004dc:	4423      	add	r3, r4
 80004de:	bf08      	it	eq
 80004e0:	f103 0b10 	addeq.w	fp, r3, #16
 80004e4:	d006      	beq.n	80004f4 <_malloc_r+0x294>
 80004e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80004ea:	330f      	adds	r3, #15
 80004ec:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
 80004f0:	f023 0b1f 	bic.w	fp, r3, #31
 80004f4:	4630      	mov	r0, r6
 80004f6:	4659      	mov	r1, fp
 80004f8:	f001 f84a 	bl	8001590 <_sbrk_r>
 80004fc:	1c42      	adds	r2, r0, #1
 80004fe:	4681      	mov	r9, r0
 8000500:	f000 8131 	beq.w	8000766 <_malloc_r+0x506>
 8000504:	eb07 0308 	add.w	r3, r7, r8
 8000508:	4283      	cmp	r3, r0
 800050a:	f200 8106 	bhi.w	800071a <_malloc_r+0x4ba>
 800050e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8000512:	454b      	cmp	r3, r9
 8000514:	445a      	add	r2, fp
 8000516:	f8ca 2004 	str.w	r2, [sl, #4]
 800051a:	f000 8131 	beq.w	8000780 <_malloc_r+0x520>
 800051e:	f8d5 0408 	ldr.w	r0, [r5, #1032]	; 0x408
 8000522:	f240 01f4 	movw	r1, #244	; 0xf4
 8000526:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800052a:	3001      	adds	r0, #1
 800052c:	4630      	mov	r0, r6
 800052e:	bf17      	itett	ne
 8000530:	ebc3 0309 	rsbne	r3, r3, r9
 8000534:	f8c1 9408 	streq.w	r9, [r1, #1032]	; 0x408
 8000538:	18d2      	addne	r2, r2, r3
 800053a:	f8ca 2004 	strne.w	r2, [sl, #4]
 800053e:	f019 0307 	ands.w	r3, r9, #7
 8000542:	bf1f      	itttt	ne
 8000544:	f1c3 0208 	rsbne	r2, r3, #8
 8000548:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800054c:	4491      	addne	r9, r2
 800054e:	f103 0208 	addne.w	r2, r3, #8
 8000552:	eb09 030b 	add.w	r3, r9, fp
 8000556:	bf08      	it	eq
 8000558:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800055c:	051b      	lsls	r3, r3, #20
 800055e:	0d1b      	lsrs	r3, r3, #20
 8000560:	ebc3 0b02 	rsb	fp, r3, r2
 8000564:	4659      	mov	r1, fp
 8000566:	f001 f813 	bl	8001590 <_sbrk_r>
 800056a:	1c43      	adds	r3, r0, #1
 800056c:	f000 811d 	beq.w	80007aa <_malloc_r+0x54a>
 8000570:	ebc9 0100 	rsb	r1, r9, r0
 8000574:	4459      	add	r1, fp
 8000576:	f041 0101 	orr.w	r1, r1, #1
 800057a:	f8da 2004 	ldr.w	r2, [sl, #4]
 800057e:	42af      	cmp	r7, r5
 8000580:	f240 537c 	movw	r3, #1404	; 0x57c
 8000584:	f8c5 9008 	str.w	r9, [r5, #8]
 8000588:	445a      	add	r2, fp
 800058a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800058e:	f8c9 1004 	str.w	r1, [r9, #4]
 8000592:	f8ca 2004 	str.w	r2, [sl, #4]
 8000596:	d019      	beq.n	80005cc <_malloc_r+0x36c>
 8000598:	f1b8 0f0f 	cmp.w	r8, #15
 800059c:	f240 80dd 	bls.w	800075a <_malloc_r+0x4fa>
 80005a0:	f1a8 010c 	sub.w	r1, r8, #12
 80005a4:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80005a8:	f021 0107 	bic.w	r1, r1, #7
 80005ac:	f04f 0e05 	mov.w	lr, #5
 80005b0:	1878      	adds	r0, r7, r1
 80005b2:	290f      	cmp	r1, #15
 80005b4:	f00c 0c01 	and.w	ip, ip, #1
 80005b8:	ea41 0c0c 	orr.w	ip, r1, ip
 80005bc:	f8c7 c004 	str.w	ip, [r7, #4]
 80005c0:	f8c0 e004 	str.w	lr, [r0, #4]
 80005c4:	f8c0 e008 	str.w	lr, [r0, #8]
 80005c8:	f200 80e6 	bhi.w	8000798 <_malloc_r+0x538>
 80005cc:	f240 537c 	movw	r3, #1404	; 0x57c
 80005d0:	f8da 102c 	ldr.w	r1, [sl, #44]	; 0x2c
 80005d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d8:	68af      	ldr	r7, [r5, #8]
 80005da:	428a      	cmp	r2, r1
 80005dc:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
 80005e0:	bf88      	it	hi
 80005e2:	62da      	strhi	r2, [r3, #44]	; 0x2c
 80005e4:	f240 537c 	movw	r3, #1404	; 0x57c
 80005e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ec:	428a      	cmp	r2, r1
 80005ee:	bf88      	it	hi
 80005f0:	631a      	strhi	r2, [r3, #48]	; 0x30
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f023 0303 	bic.w	r3, r3, #3
 80005f8:	429c      	cmp	r4, r3
 80005fa:	ebc4 0203 	rsb	r2, r4, r3
 80005fe:	bf94      	ite	ls
 8000600:	2300      	movls	r3, #0
 8000602:	2301      	movhi	r3, #1
 8000604:	2a0f      	cmp	r2, #15
 8000606:	bfd8      	it	le
 8000608:	f043 0301 	orrle.w	r3, r3, #1
 800060c:	b193      	cbz	r3, 8000634 <_malloc_r+0x3d4>
 800060e:	4630      	mov	r0, r6
 8000610:	2700      	movs	r7, #0
 8000612:	f001 f80f 	bl	8001634 <__malloc_unlock>
 8000616:	e658      	b.n	80002ca <_malloc_r+0x6a>
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	68b9      	ldr	r1, [r7, #8]
 800061e:	4630      	mov	r0, r6
 8000620:	685c      	ldr	r4, [r3, #4]
 8000622:	3708      	adds	r7, #8
 8000624:	60ca      	str	r2, [r1, #12]
 8000626:	f044 0401 	orr.w	r4, r4, #1
 800062a:	6091      	str	r1, [r2, #8]
 800062c:	605c      	str	r4, [r3, #4]
 800062e:	f001 f801 	bl	8001634 <__malloc_unlock>
 8000632:	e64a      	b.n	80002ca <_malloc_r+0x6a>
 8000634:	193b      	adds	r3, r7, r4
 8000636:	f042 0201 	orr.w	r2, r2, #1
 800063a:	f044 0401 	orr.w	r4, r4, #1
 800063e:	4630      	mov	r0, r6
 8000640:	607c      	str	r4, [r7, #4]
 8000642:	3708      	adds	r7, #8
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	60ab      	str	r3, [r5, #8]
 8000648:	f000 fff4 	bl	8001634 <__malloc_unlock>
 800064c:	e63d      	b.n	80002ca <_malloc_r+0x6a>
 800064e:	ea4f 235c 	mov.w	r3, ip, lsr #9
 8000652:	2b04      	cmp	r3, #4
 8000654:	d95c      	bls.n	8000710 <_malloc_r+0x4b0>
 8000656:	2b14      	cmp	r3, #20
 8000658:	d878      	bhi.n	800074c <_malloc_r+0x4ec>
 800065a:	335b      	adds	r3, #91	; 0x5b
 800065c:	00d8      	lsls	r0, r3, #3
 800065e:	1828      	adds	r0, r5, r0
 8000660:	f240 08f4 	movw	r8, #244	; 0xf4
 8000664:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8000668:	6881      	ldr	r1, [r0, #8]
 800066a:	4281      	cmp	r1, r0
 800066c:	d103      	bne.n	8000676 <_malloc_r+0x416>
 800066e:	e060      	b.n	8000732 <_malloc_r+0x4d2>
 8000670:	6889      	ldr	r1, [r1, #8]
 8000672:	4288      	cmp	r0, r1
 8000674:	d004      	beq.n	8000680 <_malloc_r+0x420>
 8000676:	684b      	ldr	r3, [r1, #4]
 8000678:	f023 0303 	bic.w	r3, r3, #3
 800067c:	459c      	cmp	ip, r3
 800067e:	d3f7      	bcc.n	8000670 <_malloc_r+0x410>
 8000680:	68c8      	ldr	r0, [r1, #12]
 8000682:	686b      	ldr	r3, [r5, #4]
 8000684:	60f8      	str	r0, [r7, #12]
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	60cf      	str	r7, [r1, #12]
 800068a:	6087      	str	r7, [r0, #8]
 800068c:	e682      	b.n	8000394 <_malloc_r+0x134>
 800068e:	1939      	adds	r1, r7, r4
 8000690:	f043 0501 	orr.w	r5, r3, #1
 8000694:	6141      	str	r1, [r0, #20]
 8000696:	f044 0401 	orr.w	r4, r4, #1
 800069a:	6101      	str	r1, [r0, #16]
 800069c:	4630      	mov	r0, r6
 800069e:	607c      	str	r4, [r7, #4]
 80006a0:	3708      	adds	r7, #8
 80006a2:	60ca      	str	r2, [r1, #12]
 80006a4:	608a      	str	r2, [r1, #8]
 80006a6:	604d      	str	r5, [r1, #4]
 80006a8:	50cb      	str	r3, [r1, r3]
 80006aa:	f000 ffc3 	bl	8001634 <__malloc_unlock>
 80006ae:	e60c      	b.n	80002ca <_malloc_r+0x6a>
 80006b0:	f108 0801 	add.w	r8, r8, #1
 80006b4:	f10c 0c08 	add.w	ip, ip, #8
 80006b8:	f018 0f03 	tst.w	r8, #3
 80006bc:	f47f ae7e 	bne.w	80003bc <_malloc_r+0x15c>
 80006c0:	464b      	mov	r3, r9
 80006c2:	f01e 0f03 	tst.w	lr, #3
 80006c6:	f1a3 0108 	sub.w	r1, r3, #8
 80006ca:	f10e 3eff 	add.w	lr, lr, #4294967295
 80006ce:	d079      	beq.n	80007c4 <_malloc_r+0x564>
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	428b      	cmp	r3, r1
 80006d4:	d0f5      	beq.n	80006c2 <_malloc_r+0x462>
 80006d6:	686b      	ldr	r3, [r5, #4]
 80006d8:	007f      	lsls	r7, r7, #1
 80006da:	429f      	cmp	r7, r3
 80006dc:	f63f aee0 	bhi.w	80004a0 <_malloc_r+0x240>
 80006e0:	2f00      	cmp	r7, #0
 80006e2:	f43f aedd 	beq.w	80004a0 <_malloc_r+0x240>
 80006e6:	421f      	tst	r7, r3
 80006e8:	d071      	beq.n	80007ce <_malloc_r+0x56e>
 80006ea:	46c6      	mov	lr, r8
 80006ec:	e662      	b.n	80003b4 <_malloc_r+0x154>
 80006ee:	f103 0208 	add.w	r2, r3, #8
 80006f2:	695b      	ldr	r3, [r3, #20]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	bf08      	it	eq
 80006f8:	f10e 0e02 	addeq.w	lr, lr, #2
 80006fc:	f43f ae18 	beq.w	8000330 <_malloc_r+0xd0>
 8000700:	e5d2      	b.n	80002a8 <_malloc_r+0x48>
 8000702:	4607      	mov	r7, r0
 8000704:	1843      	adds	r3, r0, r1
 8000706:	68c2      	ldr	r2, [r0, #12]
 8000708:	4630      	mov	r0, r6
 800070a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800070e:	e5d4      	b.n	80002ba <_malloc_r+0x5a>
 8000710:	ea4f 139c 	mov.w	r3, ip, lsr #6
 8000714:	3338      	adds	r3, #56	; 0x38
 8000716:	00d8      	lsls	r0, r3, #3
 8000718:	e7a1      	b.n	800065e <_malloc_r+0x3fe>
 800071a:	42af      	cmp	r7, r5
 800071c:	f240 02f4 	movw	r2, #244	; 0xf4
 8000720:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000724:	f43f aef3 	beq.w	800050e <_malloc_r+0x2ae>
 8000728:	6897      	ldr	r7, [r2, #8]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f023 0303 	bic.w	r3, r3, #3
 8000730:	e762      	b.n	80005f8 <_malloc_r+0x398>
 8000732:	f04f 0901 	mov.w	r9, #1
 8000736:	f8d8 c004 	ldr.w	ip, [r8, #4]
 800073a:	109b      	asrs	r3, r3, #2
 800073c:	4608      	mov	r0, r1
 800073e:	fa09 f303 	lsl.w	r3, r9, r3
 8000742:	ea43 030c 	orr.w	r3, r3, ip
 8000746:	f8c8 3004 	str.w	r3, [r8, #4]
 800074a:	e79b      	b.n	8000684 <_malloc_r+0x424>
 800074c:	2b54      	cmp	r3, #84	; 0x54
 800074e:	d80f      	bhi.n	8000770 <_malloc_r+0x510>
 8000750:	ea4f 331c 	mov.w	r3, ip, lsr #12
 8000754:	336e      	adds	r3, #110	; 0x6e
 8000756:	00d8      	lsls	r0, r3, #3
 8000758:	e781      	b.n	800065e <_malloc_r+0x3fe>
 800075a:	2301      	movs	r3, #1
 800075c:	464f      	mov	r7, r9
 800075e:	f8c9 3004 	str.w	r3, [r9, #4]
 8000762:	2300      	movs	r3, #0
 8000764:	e748      	b.n	80005f8 <_malloc_r+0x398>
 8000766:	68af      	ldr	r7, [r5, #8]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f023 0303 	bic.w	r3, r3, #3
 800076e:	e743      	b.n	80005f8 <_malloc_r+0x398>
 8000770:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8000774:	d81d      	bhi.n	80007b2 <_malloc_r+0x552>
 8000776:	ea4f 33dc 	mov.w	r3, ip, lsr #15
 800077a:	3377      	adds	r3, #119	; 0x77
 800077c:	00d8      	lsls	r0, r3, #3
 800077e:	e76e      	b.n	800065e <_malloc_r+0x3fe>
 8000780:	0519      	lsls	r1, r3, #20
 8000782:	0d09      	lsrs	r1, r1, #20
 8000784:	2900      	cmp	r1, #0
 8000786:	f47f aeca 	bne.w	800051e <_malloc_r+0x2be>
 800078a:	68ab      	ldr	r3, [r5, #8]
 800078c:	eb0b 0108 	add.w	r1, fp, r8
 8000790:	f041 0101 	orr.w	r1, r1, #1
 8000794:	6059      	str	r1, [r3, #4]
 8000796:	e719      	b.n	80005cc <_malloc_r+0x36c>
 8000798:	4630      	mov	r0, r6
 800079a:	f107 0108 	add.w	r1, r7, #8
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	f000 f986 	bl	8000ab0 <_free_r>
 80007a4:	9b01      	ldr	r3, [sp, #4]
 80007a6:	685a      	ldr	r2, [r3, #4]
 80007a8:	e710      	b.n	80005cc <_malloc_r+0x36c>
 80007aa:	2101      	movs	r1, #1
 80007ac:	f04f 0b00 	mov.w	fp, #0
 80007b0:	e6e3      	b.n	800057a <_malloc_r+0x31a>
 80007b2:	f240 5154 	movw	r1, #1364	; 0x554
 80007b6:	428b      	cmp	r3, r1
 80007b8:	d80d      	bhi.n	80007d6 <_malloc_r+0x576>
 80007ba:	ea4f 439c 	mov.w	r3, ip, lsr #18
 80007be:	337c      	adds	r3, #124	; 0x7c
 80007c0:	00d8      	lsls	r0, r3, #3
 80007c2:	e74c      	b.n	800065e <_malloc_r+0x3fe>
 80007c4:	686b      	ldr	r3, [r5, #4]
 80007c6:	ea23 0307 	bic.w	r3, r3, r7
 80007ca:	606b      	str	r3, [r5, #4]
 80007cc:	e784      	b.n	80006d8 <_malloc_r+0x478>
 80007ce:	007f      	lsls	r7, r7, #1
 80007d0:	f108 0804 	add.w	r8, r8, #4
 80007d4:	e787      	b.n	80006e6 <_malloc_r+0x486>
 80007d6:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 80007da:	237e      	movs	r3, #126	; 0x7e
 80007dc:	e73f      	b.n	800065e <_malloc_r+0x3fe>
 80007de:	bf00      	nop

080007e0 <memcpy>:
 80007e0:	2a03      	cmp	r2, #3
 80007e2:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80007e6:	d809      	bhi.n	80007fc <memcpy+0x1c>
 80007e8:	b12a      	cbz	r2, 80007f6 <memcpy+0x16>
 80007ea:	2300      	movs	r3, #0
 80007ec:	5ccc      	ldrb	r4, [r1, r3]
 80007ee:	54c4      	strb	r4, [r0, r3]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d1fa      	bne.n	80007ec <memcpy+0xc>
 80007f6:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80007fa:	4770      	bx	lr
 80007fc:	0785      	lsls	r5, r0, #30
 80007fe:	4402      	add	r2, r0
 8000800:	4603      	mov	r3, r0
 8000802:	d005      	beq.n	8000810 <memcpy+0x30>
 8000804:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000808:	f803 4b01 	strb.w	r4, [r3], #1
 800080c:	079c      	lsls	r4, r3, #30
 800080e:	d1f9      	bne.n	8000804 <memcpy+0x24>
 8000810:	f011 0503 	ands.w	r5, r1, #3
 8000814:	d042      	beq.n	800089c <memcpy+0xbc>
 8000816:	1ad4      	subs	r4, r2, r3
 8000818:	426e      	negs	r6, r5
 800081a:	2c03      	cmp	r4, #3
 800081c:	598f      	ldr	r7, [r1, r6]
 800081e:	dd12      	ble.n	8000846 <memcpy+0x66>
 8000820:	f1c5 0c04 	rsb	ip, r5, #4
 8000824:	00ed      	lsls	r5, r5, #3
 8000826:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800082a:	3104      	adds	r1, #4
 800082c:	fa27 f805 	lsr.w	r8, r7, r5
 8000830:	598c      	ldr	r4, [r1, r6]
 8000832:	4627      	mov	r7, r4
 8000834:	fa04 f40c 	lsl.w	r4, r4, ip
 8000838:	ea44 0408 	orr.w	r4, r4, r8
 800083c:	f843 4b04 	str.w	r4, [r3], #4
 8000840:	1ad4      	subs	r4, r2, r3
 8000842:	2c03      	cmp	r4, #3
 8000844:	dcf1      	bgt.n	800082a <memcpy+0x4a>
 8000846:	429a      	cmp	r2, r3
 8000848:	d9d5      	bls.n	80007f6 <memcpy+0x16>
 800084a:	2200      	movs	r2, #0
 800084c:	5c8d      	ldrb	r5, [r1, r2]
 800084e:	549d      	strb	r5, [r3, r2]
 8000850:	3201      	adds	r2, #1
 8000852:	42a2      	cmp	r2, r4
 8000854:	d1fa      	bne.n	800084c <memcpy+0x6c>
 8000856:	e7ce      	b.n	80007f6 <memcpy+0x16>
 8000858:	680c      	ldr	r4, [r1, #0]
 800085a:	601c      	str	r4, [r3, #0]
 800085c:	684c      	ldr	r4, [r1, #4]
 800085e:	605c      	str	r4, [r3, #4]
 8000860:	688c      	ldr	r4, [r1, #8]
 8000862:	609c      	str	r4, [r3, #8]
 8000864:	68cc      	ldr	r4, [r1, #12]
 8000866:	60dc      	str	r4, [r3, #12]
 8000868:	690c      	ldr	r4, [r1, #16]
 800086a:	611c      	str	r4, [r3, #16]
 800086c:	694c      	ldr	r4, [r1, #20]
 800086e:	615c      	str	r4, [r3, #20]
 8000870:	698c      	ldr	r4, [r1, #24]
 8000872:	619c      	str	r4, [r3, #24]
 8000874:	69cc      	ldr	r4, [r1, #28]
 8000876:	61dc      	str	r4, [r3, #28]
 8000878:	6a0c      	ldr	r4, [r1, #32]
 800087a:	621c      	str	r4, [r3, #32]
 800087c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800087e:	625c      	str	r4, [r3, #36]	; 0x24
 8000880:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8000882:	629c      	str	r4, [r3, #40]	; 0x28
 8000884:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8000886:	62dc      	str	r4, [r3, #44]	; 0x2c
 8000888:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 800088a:	631c      	str	r4, [r3, #48]	; 0x30
 800088c:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 800088e:	635c      	str	r4, [r3, #52]	; 0x34
 8000890:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8000892:	639c      	str	r4, [r3, #56]	; 0x38
 8000894:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8000896:	3140      	adds	r1, #64	; 0x40
 8000898:	63dc      	str	r4, [r3, #60]	; 0x3c
 800089a:	3340      	adds	r3, #64	; 0x40
 800089c:	1ad4      	subs	r4, r2, r3
 800089e:	2c3f      	cmp	r4, #63	; 0x3f
 80008a0:	dcda      	bgt.n	8000858 <memcpy+0x78>
 80008a2:	e00a      	b.n	80008ba <memcpy+0xda>
 80008a4:	680c      	ldr	r4, [r1, #0]
 80008a6:	601c      	str	r4, [r3, #0]
 80008a8:	684c      	ldr	r4, [r1, #4]
 80008aa:	605c      	str	r4, [r3, #4]
 80008ac:	688c      	ldr	r4, [r1, #8]
 80008ae:	609c      	str	r4, [r3, #8]
 80008b0:	68cc      	ldr	r4, [r1, #12]
 80008b2:	3110      	adds	r1, #16
 80008b4:	60dc      	str	r4, [r3, #12]
 80008b6:	3310      	adds	r3, #16
 80008b8:	1ad4      	subs	r4, r2, r3
 80008ba:	2c0f      	cmp	r4, #15
 80008bc:	dcf2      	bgt.n	80008a4 <memcpy+0xc4>
 80008be:	e004      	b.n	80008ca <memcpy+0xea>
 80008c0:	f851 4b04 	ldr.w	r4, [r1], #4
 80008c4:	f843 4b04 	str.w	r4, [r3], #4
 80008c8:	1ad4      	subs	r4, r2, r3
 80008ca:	2c03      	cmp	r4, #3
 80008cc:	dcf8      	bgt.n	80008c0 <memcpy+0xe0>
 80008ce:	e7ba      	b.n	8000846 <memcpy+0x66>

080008d0 <memset>:
 80008d0:	2a03      	cmp	r2, #3
 80008d2:	b2c9      	uxtb	r1, r1
 80008d4:	b470      	push	{r4, r5, r6}
 80008d6:	d807      	bhi.n	80008e8 <memset+0x18>
 80008d8:	b122      	cbz	r2, 80008e4 <memset+0x14>
 80008da:	2300      	movs	r3, #0
 80008dc:	54c1      	strb	r1, [r0, r3]
 80008de:	3301      	adds	r3, #1
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d1fb      	bne.n	80008dc <memset+0xc>
 80008e4:	bc70      	pop	{r4, r5, r6}
 80008e6:	4770      	bx	lr
 80008e8:	0785      	lsls	r5, r0, #30
 80008ea:	4402      	add	r2, r0
 80008ec:	4603      	mov	r3, r0
 80008ee:	d003      	beq.n	80008f8 <memset+0x28>
 80008f0:	f803 1b01 	strb.w	r1, [r3], #1
 80008f4:	079c      	lsls	r4, r3, #30
 80008f6:	d1fb      	bne.n	80008f0 <memset+0x20>
 80008f8:	020c      	lsls	r4, r1, #8
 80008fa:	1ad5      	subs	r5, r2, r3
 80008fc:	1864      	adds	r4, r4, r1
 80008fe:	0426      	lsls	r6, r4, #16
 8000900:	2d3f      	cmp	r5, #63	; 0x3f
 8000902:	4434      	add	r4, r6
 8000904:	dd1a      	ble.n	800093c <memset+0x6c>
 8000906:	601c      	str	r4, [r3, #0]
 8000908:	605c      	str	r4, [r3, #4]
 800090a:	609c      	str	r4, [r3, #8]
 800090c:	60dc      	str	r4, [r3, #12]
 800090e:	611c      	str	r4, [r3, #16]
 8000910:	615c      	str	r4, [r3, #20]
 8000912:	619c      	str	r4, [r3, #24]
 8000914:	61dc      	str	r4, [r3, #28]
 8000916:	621c      	str	r4, [r3, #32]
 8000918:	625c      	str	r4, [r3, #36]	; 0x24
 800091a:	629c      	str	r4, [r3, #40]	; 0x28
 800091c:	62dc      	str	r4, [r3, #44]	; 0x2c
 800091e:	631c      	str	r4, [r3, #48]	; 0x30
 8000920:	635c      	str	r4, [r3, #52]	; 0x34
 8000922:	639c      	str	r4, [r3, #56]	; 0x38
 8000924:	63dc      	str	r4, [r3, #60]	; 0x3c
 8000926:	3340      	adds	r3, #64	; 0x40
 8000928:	1ad5      	subs	r5, r2, r3
 800092a:	2d3f      	cmp	r5, #63	; 0x3f
 800092c:	dceb      	bgt.n	8000906 <memset+0x36>
 800092e:	e005      	b.n	800093c <memset+0x6c>
 8000930:	601c      	str	r4, [r3, #0]
 8000932:	605c      	str	r4, [r3, #4]
 8000934:	609c      	str	r4, [r3, #8]
 8000936:	60dc      	str	r4, [r3, #12]
 8000938:	3310      	adds	r3, #16
 800093a:	1ad5      	subs	r5, r2, r3
 800093c:	2d0f      	cmp	r5, #15
 800093e:	dcf7      	bgt.n	8000930 <memset+0x60>
 8000940:	e002      	b.n	8000948 <memset+0x78>
 8000942:	f843 4b04 	str.w	r4, [r3], #4
 8000946:	1ad5      	subs	r5, r2, r3
 8000948:	2d03      	cmp	r5, #3
 800094a:	dcfa      	bgt.n	8000942 <memset+0x72>
 800094c:	4293      	cmp	r3, r2
 800094e:	d2c9      	bcs.n	80008e4 <memset+0x14>
 8000950:	f803 1b01 	strb.w	r1, [r3], #1
 8000954:	4293      	cmp	r3, r2
 8000956:	d1fb      	bne.n	8000950 <memset+0x80>
 8000958:	e7c4      	b.n	80008e4 <memset+0x14>
 800095a:	bf00      	nop

0800095c <strncpy>:
 800095c:	ea41 0300 	orr.w	r3, r1, r0
 8000960:	f013 0f03 	tst.w	r3, #3
 8000964:	4603      	mov	r3, r0
 8000966:	b470      	push	{r4, r5, r6}
 8000968:	bf14      	ite	ne
 800096a:	2400      	movne	r4, #0
 800096c:	2401      	moveq	r4, #1
 800096e:	2a03      	cmp	r2, #3
 8000970:	bf94      	ite	ls
 8000972:	2400      	movls	r4, #0
 8000974:	f004 0401 	andhi.w	r4, r4, #1
 8000978:	460d      	mov	r5, r1
 800097a:	b9c4      	cbnz	r4, 80009ae <strncpy+0x52>
 800097c:	b1aa      	cbz	r2, 80009aa <strncpy+0x4e>
 800097e:	780c      	ldrb	r4, [r1, #0]
 8000980:	3a01      	subs	r2, #1
 8000982:	f803 4b01 	strb.w	r4, [r3], #1
 8000986:	b14c      	cbz	r4, 800099c <strncpy+0x40>
 8000988:	461c      	mov	r4, r3
 800098a:	b172      	cbz	r2, 80009aa <strncpy+0x4e>
 800098c:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 8000990:	3a01      	subs	r2, #1
 8000992:	f804 6b01 	strb.w	r6, [r4], #1
 8000996:	4623      	mov	r3, r4
 8000998:	2e00      	cmp	r6, #0
 800099a:	d1f6      	bne.n	800098a <strncpy+0x2e>
 800099c:	b12a      	cbz	r2, 80009aa <strncpy+0x4e>
 800099e:	189a      	adds	r2, r3, r2
 80009a0:	2100      	movs	r1, #0
 80009a2:	f803 1b01 	strb.w	r1, [r3], #1
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d1fb      	bne.n	80009a2 <strncpy+0x46>
 80009aa:	bc70      	pop	{r4, r5, r6}
 80009ac:	4770      	bx	lr
 80009ae:	4629      	mov	r1, r5
 80009b0:	f855 4b04 	ldr.w	r4, [r5], #4
 80009b4:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
 80009b8:	ea26 0604 	bic.w	r6, r6, r4
 80009bc:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 80009c0:	d1dc      	bne.n	800097c <strncpy+0x20>
 80009c2:	3a04      	subs	r2, #4
 80009c4:	f843 4b04 	str.w	r4, [r3], #4
 80009c8:	2a03      	cmp	r2, #3
 80009ca:	d8f0      	bhi.n	80009ae <strncpy+0x52>
 80009cc:	4629      	mov	r1, r5
 80009ce:	e7d5      	b.n	800097c <strncpy+0x20>

080009d0 <atexit>:
 80009d0:	4601      	mov	r1, r0
 80009d2:	2000      	movs	r0, #0
 80009d4:	4602      	mov	r2, r0
 80009d6:	4603      	mov	r3, r0
 80009d8:	f000 b932 	b.w	8000c40 <__register_exitproc>

080009dc <__libc_fini_array>:
 80009dc:	b538      	push	{r3, r4, r5, lr}
 80009de:	f644 045c 	movw	r4, #18524	; 0x485c
 80009e2:	f644 0558 	movw	r5, #18520	; 0x4858
 80009e6:	f6c0 0400 	movt	r4, #2048	; 0x800
 80009ea:	f6c0 0500 	movt	r5, #2048	; 0x800
 80009ee:	1b64      	subs	r4, r4, r5
 80009f0:	10a4      	asrs	r4, r4, #2
 80009f2:	d006      	beq.n	8000a02 <__libc_fini_array+0x26>
 80009f4:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 80009f8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80009fc:	4798      	blx	r3
 80009fe:	3c01      	subs	r4, #1
 8000a00:	d1fa      	bne.n	80009f8 <__libc_fini_array+0x1c>
 8000a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000a06:	f003 bf1d 	b.w	8004844 <_fini>
 8000a0a:	bf00      	nop

08000a0c <_malloc_trim_r>:
 8000a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a0e:	f240 04f4 	movw	r4, #244	; 0xf4
 8000a12:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000a16:	460f      	mov	r7, r1
 8000a18:	4605      	mov	r5, r0
 8000a1a:	f000 fe01 	bl	8001620 <__malloc_lock>
 8000a1e:	68a3      	ldr	r3, [r4, #8]
 8000a20:	4628      	mov	r0, r5
 8000a22:	685e      	ldr	r6, [r3, #4]
 8000a24:	f026 0603 	bic.w	r6, r6, #3
 8000a28:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
 8000a2c:	330f      	adds	r3, #15
 8000a2e:	1bdf      	subs	r7, r3, r7
 8000a30:	0b3f      	lsrs	r7, r7, #12
 8000a32:	3f01      	subs	r7, #1
 8000a34:	033f      	lsls	r7, r7, #12
 8000a36:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8000a3a:	db07      	blt.n	8000a4c <_malloc_trim_r+0x40>
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f000 fda7 	bl	8001590 <_sbrk_r>
 8000a42:	68a3      	ldr	r3, [r4, #8]
 8000a44:	199b      	adds	r3, r3, r6
 8000a46:	4298      	cmp	r0, r3
 8000a48:	4628      	mov	r0, r5
 8000a4a:	d003      	beq.n	8000a54 <_malloc_trim_r+0x48>
 8000a4c:	f000 fdf2 	bl	8001634 <__malloc_unlock>
 8000a50:	2000      	movs	r0, #0
 8000a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a54:	4279      	negs	r1, r7
 8000a56:	f000 fd9b 	bl	8001590 <_sbrk_r>
 8000a5a:	3001      	adds	r0, #1
 8000a5c:	d010      	beq.n	8000a80 <_malloc_trim_r+0x74>
 8000a5e:	f240 5380 	movw	r3, #1408	; 0x580
 8000a62:	68a1      	ldr	r1, [r4, #8]
 8000a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a68:	1bf6      	subs	r6, r6, r7
 8000a6a:	4628      	mov	r0, r5
 8000a6c:	f046 0601 	orr.w	r6, r6, #1
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	604e      	str	r6, [r1, #4]
 8000a74:	1bd7      	subs	r7, r2, r7
 8000a76:	601f      	str	r7, [r3, #0]
 8000a78:	f000 fddc 	bl	8001634 <__malloc_unlock>
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a80:	2100      	movs	r1, #0
 8000a82:	4628      	mov	r0, r5
 8000a84:	f000 fd84 	bl	8001590 <_sbrk_r>
 8000a88:	68a3      	ldr	r3, [r4, #8]
 8000a8a:	1ac2      	subs	r2, r0, r3
 8000a8c:	2a0f      	cmp	r2, #15
 8000a8e:	dd0d      	ble.n	8000aac <_malloc_trim_r+0xa0>
 8000a90:	f240 44fc 	movw	r4, #1276	; 0x4fc
 8000a94:	f240 5180 	movw	r1, #1408	; 0x580
 8000a98:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000a9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000aa0:	f042 0201 	orr.w	r2, r2, #1
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	6823      	ldr	r3, [r4, #0]
 8000aa8:	1ac0      	subs	r0, r0, r3
 8000aaa:	6008      	str	r0, [r1, #0]
 8000aac:	4628      	mov	r0, r5
 8000aae:	e7cd      	b.n	8000a4c <_malloc_trim_r+0x40>

08000ab0 <_free_r>:
 8000ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ab2:	460d      	mov	r5, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	2900      	cmp	r1, #0
 8000ab8:	d075      	beq.n	8000ba6 <_free_r+0xf6>
 8000aba:	f000 fdb1 	bl	8001620 <__malloc_lock>
 8000abe:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8000ac2:	f240 00f4 	movw	r0, #244	; 0xf4
 8000ac6:	f1a5 0108 	sub.w	r1, r5, #8
 8000aca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000ace:	f026 0301 	bic.w	r3, r6, #1
 8000ad2:	18ca      	adds	r2, r1, r3
 8000ad4:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8000ad8:	6857      	ldr	r7, [r2, #4]
 8000ada:	4594      	cmp	ip, r2
 8000adc:	f027 0703 	bic.w	r7, r7, #3
 8000ae0:	d07e      	beq.n	8000be0 <_free_r+0x130>
 8000ae2:	f016 0601 	ands.w	r6, r6, #1
 8000ae6:	6057      	str	r7, [r2, #4]
 8000ae8:	d04d      	beq.n	8000b86 <_free_r+0xd6>
 8000aea:	2600      	movs	r6, #0
 8000aec:	19d5      	adds	r5, r2, r7
 8000aee:	686d      	ldr	r5, [r5, #4]
 8000af0:	f015 0f01 	tst.w	r5, #1
 8000af4:	d106      	bne.n	8000b04 <_free_r+0x54>
 8000af6:	19db      	adds	r3, r3, r7
 8000af8:	6895      	ldr	r5, [r2, #8]
 8000afa:	2e00      	cmp	r6, #0
 8000afc:	d064      	beq.n	8000bc8 <_free_r+0x118>
 8000afe:	68d2      	ldr	r2, [r2, #12]
 8000b00:	60ea      	str	r2, [r5, #12]
 8000b02:	6095      	str	r5, [r2, #8]
 8000b04:	f043 0201 	orr.w	r2, r3, #1
 8000b08:	50cb      	str	r3, [r1, r3]
 8000b0a:	604a      	str	r2, [r1, #4]
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d135      	bne.n	8000b7c <_free_r+0xcc>
 8000b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b14:	d348      	bcc.n	8000ba8 <_free_r+0xf8>
 8000b16:	099e      	lsrs	r6, r3, #6
 8000b18:	0a5a      	lsrs	r2, r3, #9
 8000b1a:	3638      	adds	r6, #56	; 0x38
 8000b1c:	00f5      	lsls	r5, r6, #3
 8000b1e:	2a04      	cmp	r2, #4
 8000b20:	d916      	bls.n	8000b50 <_free_r+0xa0>
 8000b22:	f102 065b 	add.w	r6, r2, #91	; 0x5b
 8000b26:	00f5      	lsls	r5, r6, #3
 8000b28:	2a14      	cmp	r2, #20
 8000b2a:	d911      	bls.n	8000b50 <_free_r+0xa0>
 8000b2c:	0b1e      	lsrs	r6, r3, #12
 8000b2e:	366e      	adds	r6, #110	; 0x6e
 8000b30:	00f5      	lsls	r5, r6, #3
 8000b32:	2a54      	cmp	r2, #84	; 0x54
 8000b34:	d90c      	bls.n	8000b50 <_free_r+0xa0>
 8000b36:	0bde      	lsrs	r6, r3, #15
 8000b38:	3677      	adds	r6, #119	; 0x77
 8000b3a:	00f5      	lsls	r5, r6, #3
 8000b3c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8000b40:	d906      	bls.n	8000b50 <_free_r+0xa0>
 8000b42:	f240 5554 	movw	r5, #1364	; 0x554
 8000b46:	42aa      	cmp	r2, r5
 8000b48:	d874      	bhi.n	8000c34 <_free_r+0x184>
 8000b4a:	0c9e      	lsrs	r6, r3, #18
 8000b4c:	367c      	adds	r6, #124	; 0x7c
 8000b4e:	00f5      	lsls	r5, r6, #3
 8000b50:	1940      	adds	r0, r0, r5
 8000b52:	f240 05f4 	movw	r5, #244	; 0xf4
 8000b56:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8000b5a:	6882      	ldr	r2, [r0, #8]
 8000b5c:	4282      	cmp	r2, r0
 8000b5e:	d103      	bne.n	8000b68 <_free_r+0xb8>
 8000b60:	e05f      	b.n	8000c22 <_free_r+0x172>
 8000b62:	6892      	ldr	r2, [r2, #8]
 8000b64:	4290      	cmp	r0, r2
 8000b66:	d004      	beq.n	8000b72 <_free_r+0xc2>
 8000b68:	6855      	ldr	r5, [r2, #4]
 8000b6a:	f025 0503 	bic.w	r5, r5, #3
 8000b6e:	42ab      	cmp	r3, r5
 8000b70:	d3f7      	bcc.n	8000b62 <_free_r+0xb2>
 8000b72:	68d3      	ldr	r3, [r2, #12]
 8000b74:	60cb      	str	r3, [r1, #12]
 8000b76:	608a      	str	r2, [r1, #8]
 8000b78:	60d1      	str	r1, [r2, #12]
 8000b7a:	6099      	str	r1, [r3, #8]
 8000b7c:	4620      	mov	r0, r4
 8000b7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8000b82:	f000 bd57 	b.w	8001634 <__malloc_unlock>
 8000b86:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8000b8a:	f100 0c08 	add.w	ip, r0, #8
 8000b8e:	1b49      	subs	r1, r1, r5
 8000b90:	195b      	adds	r3, r3, r5
 8000b92:	688d      	ldr	r5, [r1, #8]
 8000b94:	4565      	cmp	r5, ip
 8000b96:	d042      	beq.n	8000c1e <_free_r+0x16e>
 8000b98:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8000b9c:	f8c5 c00c 	str.w	ip, [r5, #12]
 8000ba0:	f8cc 5008 	str.w	r5, [ip, #8]
 8000ba4:	e7a2      	b.n	8000aec <_free_r+0x3c>
 8000ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ba8:	08db      	lsrs	r3, r3, #3
 8000baa:	2501      	movs	r5, #1
 8000bac:	6846      	ldr	r6, [r0, #4]
 8000bae:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8000bb2:	109b      	asrs	r3, r3, #2
 8000bb4:	fa05 f303 	lsl.w	r3, r5, r3
 8000bb8:	60ca      	str	r2, [r1, #12]
 8000bba:	6895      	ldr	r5, [r2, #8]
 8000bbc:	4333      	orrs	r3, r6
 8000bbe:	6043      	str	r3, [r0, #4]
 8000bc0:	608d      	str	r5, [r1, #8]
 8000bc2:	60e9      	str	r1, [r5, #12]
 8000bc4:	6091      	str	r1, [r2, #8]
 8000bc6:	e7d9      	b.n	8000b7c <_free_r+0xcc>
 8000bc8:	4f1c      	ldr	r7, [pc, #112]	; (8000c3c <_free_r+0x18c>)
 8000bca:	42bd      	cmp	r5, r7
 8000bcc:	d197      	bne.n	8000afe <_free_r+0x4e>
 8000bce:	6141      	str	r1, [r0, #20]
 8000bd0:	f043 0201 	orr.w	r2, r3, #1
 8000bd4:	6101      	str	r1, [r0, #16]
 8000bd6:	60cd      	str	r5, [r1, #12]
 8000bd8:	608d      	str	r5, [r1, #8]
 8000bda:	604a      	str	r2, [r1, #4]
 8000bdc:	50cb      	str	r3, [r1, r3]
 8000bde:	e7cd      	b.n	8000b7c <_free_r+0xcc>
 8000be0:	07f2      	lsls	r2, r6, #31
 8000be2:	443b      	add	r3, r7
 8000be4:	d407      	bmi.n	8000bf6 <_free_r+0x146>
 8000be6:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8000bea:	1a89      	subs	r1, r1, r2
 8000bec:	189b      	adds	r3, r3, r2
 8000bee:	688d      	ldr	r5, [r1, #8]
 8000bf0:	68ca      	ldr	r2, [r1, #12]
 8000bf2:	60ea      	str	r2, [r5, #12]
 8000bf4:	6095      	str	r5, [r2, #8]
 8000bf6:	f240 5200 	movw	r2, #1280	; 0x500
 8000bfa:	f043 0501 	orr.w	r5, r3, #1
 8000bfe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000c02:	604d      	str	r5, [r1, #4]
 8000c04:	6081      	str	r1, [r0, #8]
 8000c06:	6812      	ldr	r2, [r2, #0]
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d3b7      	bcc.n	8000b7c <_free_r+0xcc>
 8000c0c:	f240 537c 	movw	r3, #1404	; 0x57c
 8000c10:	4620      	mov	r0, r4
 8000c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c16:	6819      	ldr	r1, [r3, #0]
 8000c18:	f7ff fef8 	bl	8000a0c <_malloc_trim_r>
 8000c1c:	e7ae      	b.n	8000b7c <_free_r+0xcc>
 8000c1e:	2601      	movs	r6, #1
 8000c20:	e764      	b.n	8000aec <_free_r+0x3c>
 8000c22:	2701      	movs	r7, #1
 8000c24:	6868      	ldr	r0, [r5, #4]
 8000c26:	10b6      	asrs	r6, r6, #2
 8000c28:	4613      	mov	r3, r2
 8000c2a:	fa07 f606 	lsl.w	r6, r7, r6
 8000c2e:	4330      	orrs	r0, r6
 8000c30:	6068      	str	r0, [r5, #4]
 8000c32:	e79f      	b.n	8000b74 <_free_r+0xc4>
 8000c34:	f44f 757c 	mov.w	r5, #1008	; 0x3f0
 8000c38:	267e      	movs	r6, #126	; 0x7e
 8000c3a:	e789      	b.n	8000b50 <_free_r+0xa0>
 8000c3c:	200000fc 	.word	0x200000fc

08000c40 <__register_exitproc>:
 8000c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c44:	f244 74b0 	movw	r4, #18352	; 0x47b0
 8000c48:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000c4c:	b084      	sub	sp, #16
 8000c4e:	4605      	mov	r5, r0
 8000c50:	6826      	ldr	r6, [r4, #0]
 8000c52:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8000c54:	2c00      	cmp	r4, #0
 8000c56:	d042      	beq.n	8000cde <__register_exitproc+0x9e>
 8000c58:	6860      	ldr	r0, [r4, #4]
 8000c5a:	281f      	cmp	r0, #31
 8000c5c:	dd1a      	ble.n	8000c94 <__register_exitproc+0x54>
 8000c5e:	f240 2041 	movw	r0, #577	; 0x241
 8000c62:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c66:	b920      	cbnz	r0, 8000c72 <__register_exitproc+0x32>
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295
 8000c6c:	b004      	add	sp, #16
 8000c6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c72:	208c      	movs	r0, #140	; 0x8c
 8000c74:	9103      	str	r1, [sp, #12]
 8000c76:	9202      	str	r2, [sp, #8]
 8000c78:	9301      	str	r3, [sp, #4]
 8000c7a:	f7ff fae1 	bl	8000240 <malloc>
 8000c7e:	9903      	ldr	r1, [sp, #12]
 8000c80:	9a02      	ldr	r2, [sp, #8]
 8000c82:	9b01      	ldr	r3, [sp, #4]
 8000c84:	4604      	mov	r4, r0
 8000c86:	2800      	cmp	r0, #0
 8000c88:	d0ee      	beq.n	8000c68 <__register_exitproc+0x28>
 8000c8a:	6cb0      	ldr	r0, [r6, #72]	; 0x48
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	e884 0081 	stmia.w	r4, {r0, r7}
 8000c92:	64b4      	str	r4, [r6, #72]	; 0x48
 8000c94:	b1dd      	cbz	r5, 8000cce <__register_exitproc+0x8e>
 8000c96:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8000c9a:	b320      	cbz	r0, 8000ce6 <__register_exitproc+0xa6>
 8000c9c:	f8d0 8100 	ldr.w	r8, [r0, #256]	; 0x100
 8000ca0:	6866      	ldr	r6, [r4, #4]
 8000ca2:	2701      	movs	r7, #1
 8000ca4:	2d02      	cmp	r5, #2
 8000ca6:	f106 0c20 	add.w	ip, r6, #32
 8000caa:	fa07 f706 	lsl.w	r7, r7, r6
 8000cae:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8000cb2:	ea48 0207 	orr.w	r2, r8, r7
 8000cb6:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
 8000cba:	bf08      	it	eq
 8000cbc:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 8000cc0:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8000cc4:	bf04      	itt	eq
 8000cc6:	431f      	orreq	r7, r3
 8000cc8:	f8c0 7104 	streq.w	r7, [r0, #260]	; 0x104
 8000ccc:	e000      	b.n	8000cd0 <__register_exitproc+0x90>
 8000cce:	6866      	ldr	r6, [r4, #4]
 8000cd0:	1cb3      	adds	r3, r6, #2
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	3601      	adds	r6, #1
 8000cd6:	6066      	str	r6, [r4, #4]
 8000cd8:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8000cdc:	e7c6      	b.n	8000c6c <__register_exitproc+0x2c>
 8000cde:	f106 044c 	add.w	r4, r6, #76	; 0x4c
 8000ce2:	64b4      	str	r4, [r6, #72]	; 0x48
 8000ce4:	e7b8      	b.n	8000c58 <__register_exitproc+0x18>
 8000ce6:	f240 2041 	movw	r0, #577	; 0x241
 8000cea:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cee:	2800      	cmp	r0, #0
 8000cf0:	d0ba      	beq.n	8000c68 <__register_exitproc+0x28>
 8000cf2:	f44f 7084 	mov.w	r0, #264	; 0x108
 8000cf6:	9103      	str	r1, [sp, #12]
 8000cf8:	9202      	str	r2, [sp, #8]
 8000cfa:	9301      	str	r3, [sp, #4]
 8000cfc:	f7ff faa0 	bl	8000240 <malloc>
 8000d00:	9903      	ldr	r1, [sp, #12]
 8000d02:	9a02      	ldr	r2, [sp, #8]
 8000d04:	9b01      	ldr	r3, [sp, #4]
 8000d06:	2800      	cmp	r0, #0
 8000d08:	d0ae      	beq.n	8000c68 <__register_exitproc+0x28>
 8000d0a:	2600      	movs	r6, #0
 8000d0c:	f8c0 6100 	str.w	r6, [r0, #256]	; 0x100
 8000d10:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 8000d14:	46b0      	mov	r8, r6
 8000d16:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8000d1a:	e7c1      	b.n	8000ca0 <__register_exitproc+0x60>

08000d1c <rb_getc>:
 * \param   rb    pointer to ringbuffer struct
 * \param   data  pointer to data byte
 * \return  number of bytes read (0 if buffer was empty)
 */
static inline int rb_getc(struct ringbuf *rb, char *data)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
    if (!rb->len)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d102      	bne.n	8000d34 <rb_getc+0x18>
        return 0;
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	e025      	b.n	8000d80 <rb_getc+0x64>

    vPortEnterCritical();
 8000d34:	f002 fbc2 	bl	80034bc <vPortEnterCritical>

    *data = rb->buf[rb->pos++];
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6819      	ldr	r1, [r3, #0]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	461a      	mov	r2, r3
 8000d42:	188a      	adds	r2, r1, r2
 8000d44:	7811      	ldrb	r1, [r2, #0]
 8000d46:	683a      	ldr	r2, [r7, #0]
 8000d48:	7011      	strb	r1, [r2, #0]
 8000d4a:	f103 0201 	add.w	r2, r3, #1
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	609a      	str	r2, [r3, #8]
	if (rb->pos >= rb->bufsize)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	db06      	blt.n	8000d6c <rb_getc+0x50>
		rb->pos -= rb->bufsize;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689a      	ldr	r2, [r3, #8]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	1ad2      	subs	r2, r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
	rb->len--;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	60da      	str	r2, [r3, #12]

    vPortExitCritical();
 8000d78:	f002 fbb6 	bl	80034e8 <vPortExitCritical>
    return 1;
 8000d7c:	f04f 0301 	mov.w	r3, #1
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	f107 0708 	add.w	r7, r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop

08000d8c <rb_putc>:
 * \param   rb    pointer to ringbuffer struct
 * \param   data  pointer to data byte
 * \return  number of bytes written (0 if buffer was full)
 */
static inline int rb_putc(struct ringbuf *rb, const char data)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	70fb      	strb	r3, [r7, #3]
    if (rb->len >= rb->bufsize)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	68da      	ldr	r2, [r3, #12]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	db02      	blt.n	8000daa <rb_putc+0x1e>
        return 0;
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e021      	b.n	8000dee <rb_putc+0x62>

    vPortEnterCritical();
 8000daa:	f002 fb87 	bl	80034bc <vPortEnterCritical>

	int i = rb->pos + rb->len;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	689a      	ldr	r2, [r3, #8]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	18d3      	adds	r3, r2, r3
 8000db8:	60fb      	str	r3, [r7, #12]
	if (i >= rb->bufsize)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	dc04      	bgt.n	8000dce <rb_putc+0x42>
		i -= rb->bufsize;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	68fa      	ldr	r2, [r7, #12]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	60fb      	str	r3, [r7, #12]

	rb->buf[i] = data;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	78fa      	ldrb	r2, [r7, #3]
 8000dd8:	701a      	strb	r2, [r3, #0]
	rb->len++;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	f103 0201 	add.w	r2, r3, #1
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	60da      	str	r2, [r3, #12]

    vPortExitCritical();
 8000de6:	f002 fb7f 	bl	80034e8 <vPortExitCritical>
    return 1;
 8000dea:	f04f 0301 	mov.w	r3, #1
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	f107 0710 	add.w	r7, r7, #16
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <USART1_IRQHandler>:
    uint32_t    tx_bytes;
} uart_stats;


void USART1_IRQHandler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
    if (USART1->SR & USART_SR_RXNE) {
 8000dfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e02:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	f003 0320 	and.w	r3, r3, #32
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d029      	beq.n	8000e66 <USART1_IRQHandler+0x6e>
        if (!rb_putc(&rx_buf, USART1->DR))
 8000e12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e16:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e1a:	889b      	ldrh	r3, [r3, #4]
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	f240 5004 	movw	r0, #1284	; 0x504
 8000e24:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f7ff ffaf 	bl	8000d8c <rb_putc>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d10c      	bne.n	8000e4e <USART1_IRQHandler+0x56>
            uart_stats.rx_overrun++;
 8000e34:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f103 0201 	add.w	r2, r3, #1
 8000e42:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	e00b      	b.n	8000e66 <USART1_IRQHandler+0x6e>
        else
            uart_stats.rx_bytes++;
 8000e4e:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f103 0201 	add.w	r2, r3, #1
 8000e5c:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e64:	605a      	str	r2, [r3, #4]
    }

    if (USART1->SR & USART_SR_TXE) {
 8000e66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e6a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d02c      	beq.n	8000ed4 <USART1_IRQHandler+0xdc>
        char c;
        if (rb_getc(&tx_buf, &c)) {
 8000e7a:	f240 5014 	movw	r0, #1300	; 0x514
 8000e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e82:	f107 0307 	add.w	r3, r7, #7
 8000e86:	4619      	mov	r1, r3
 8000e88:	f7ff ff48 	bl	8000d1c <rb_getc>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <USART1_IRQHandler+0xa8>
            // send a queued byte
            //
            USART1->DR = c;
 8000e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e96:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e9a:	79fa      	ldrb	r2, [r7, #7]
 8000e9c:	809a      	strh	r2, [r3, #4]
 8000e9e:	e00d      	b.n	8000ebc <USART1_IRQHandler+0xc4>
        }
        else {
            // nothing to send, disable interrupt
            //
            USART1->CR1 &= ~USART_CR1_TXEIE;
 8000ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000ea8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000eac:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000eb0:	8992      	ldrh	r2, [r2, #12]
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eb8:	b292      	uxth	r2, r2
 8000eba:	819a      	strh	r2, [r3, #12]
        }
        uart_stats.tx_bytes++;
 8000ebc:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f103 0201 	add.w	r2, r3, #1
 8000eca:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8000ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed2:	609a      	str	r2, [r3, #8]
    }
}
 8000ed4:	f107 0708 	add.w	r7, r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <get_us_time>:
 *   this function must be called at least
 *   once every 65ms to work correctly.
 *
 */
uint64_t get_us_time()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
    static uint16_t t0;
    static uint64_t tickcount;

    vPortEnterCritical();
 8000ee2:	f002 faeb 	bl	80034bc <vPortEnterCritical>

    int t = TIM7->CNT;
 8000ee6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000eea:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef0:	607b      	str	r3, [r7, #4]
    if (t < t0)
 8000ef2:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8000ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dd03      	ble.n	8000f0c <get_us_time+0x30>
        t += 0x10000;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000f0a:	607b      	str	r3, [r7, #4]

    tickcount += t - t0;
 8000f0c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8000f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	1ad1      	subs	r1, r2, r3
 8000f1a:	460a      	mov	r2, r1
 8000f1c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000f20:	f240 61c0 	movw	r1, #1728	; 0x6c0
 8000f24:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000f28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f2c:	1880      	adds	r0, r0, r2
 8000f2e:	eb41 0103 	adc.w	r1, r1, r3
 8000f32:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8000f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f3a:	e9c3 0100 	strd	r0, r1, [r3]
    t0 = t;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f4a:	801a      	strh	r2, [r3, #0]

    vPortExitCritical();
 8000f4c:	f002 facc 	bl	80034e8 <vPortExitCritical>

    return tickcount;
 8000f50:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8000f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f58:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f107 0708 	add.w	r7, r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <init_us_timer>:
/**
 * Set up TIM7 as a 16bit, microsecond-timer.
 *
 */
void init_us_timer()
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;
    RCC_GetClocksFreq(&RCC_Clocks);
 8000f6e:	463b      	mov	r3, r7
 8000f70:	4618      	mov	r0, r3
 8000f72:	f002 fd8d 	bl	8003a90 <RCC_GetClocksFreq>

    RCC->APB1ENR |= RCC_APB1Periph_TIM7;
 8000f76:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f7e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f82:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000f86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f88:	f042 0220 	orr.w	r2, r2, #32
 8000f8c:	641a      	str	r2, [r3, #64]	; 0x40
    TIM7->PSC = (RCC_Clocks.PCLK2_Frequency / 1000000) - 1;
 8000f8e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f92:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f96:	68f9      	ldr	r1, [r7, #12]
 8000f98:	f64d 6283 	movw	r2, #56963	; 0xde83
 8000f9c:	f2c4 321b 	movt	r2, #17179	; 0x431b
 8000fa0:	fba2 0201 	umull	r0, r2, r2, r1
 8000fa4:	ea4f 4292 	mov.w	r2, r2, lsr #18
 8000fa8:	b292      	uxth	r2, r2
 8000faa:	f102 32ff 	add.w	r2, r2, #4294967295
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	851a      	strh	r2, [r3, #40]	; 0x28
    TIM7->ARR = 0xFFFF;
 8000fb2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fb6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000fba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fbe:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM7->CR1 = TIM_CR1_CEN;
 8000fc0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fc4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000fc8:	f04f 0201 	mov.w	r2, #1
 8000fcc:	801a      	strh	r2, [r3, #0]
}
 8000fce:	f107 0710 	add.w	r7, r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop

08000fd8 <main>:
  * @brief  Main program.
  * @param  None
  * @retval None
  */
int main(void)
{ 
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af04      	add	r7, sp, #16
	/* create a pipe for MEMS->TIM4 data exchange */
	xQueue=xQueueCreate(1,queueSIZE*sizeof(uint8_t));
 8000fde:	f04f 0001 	mov.w	r0, #1
 8000fe2:	f04f 0106 	mov.w	r1, #6
 8000fe6:	f001 fe55 	bl	8002c94 <xQueueCreate>
 8000fea:	4602      	mov	r2, r0
 8000fec:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8000ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff4:	601a      	str	r2, [r3, #0]

	/* create semaphores... */
	vSemaphoreCreateBinary( xSemaphoreSW );
 8000ff6:	f04f 0001 	mov.w	r0, #1
 8000ffa:	f04f 0100 	mov.w	r1, #0
 8000ffe:	f001 fe49 	bl	8002c94 <xQueueCreate>
 8001002:	4602      	mov	r2, r0
 8001004:	f240 63c8 	movw	r3, #1736	; 0x6c8
 8001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	f240 63c8 	movw	r3, #1736	; 0x6c8
 8001012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00d      	beq.n	8001038 <main+0x60>
 800101c:	f240 63c8 	movw	r3, #1736	; 0x6c8
 8001020:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f04f 0100 	mov.w	r1, #0
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	f04f 0300 	mov.w	r3, #0
 8001034:	f001 fe96 	bl	8002d64 <xQueueGenericSend>

	/* ...and clean them up */
	if(xSemaphoreTake(xSemaphoreSW, ( portTickType ) 0) == pdTRUE);
 8001038:	f240 63c8 	movw	r3, #1736	; 0x6c8
 800103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f04f 0100 	mov.w	r1, #0
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	f001 ff18 	bl	8002e84 <xQueueGenericReceive>

	/* initialize hardware... */
	prvSetupHardware();
 8001054:	f000 fdc4 	bl	8001be0 <prvSetupHardware>
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED3", configMINIMAL_STACK_SIZE, (void *)LEDS[0],tskIDLE_PRIORITY, &xLED_Tasks[0] );
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED4", configMINIMAL_STACK_SIZE, (void *)LEDS[1],tskIDLE_PRIORITY, &xLED_Tasks[1] );
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED5", configMINIMAL_STACK_SIZE, (void *)LEDS[2],tskIDLE_PRIORITY, &xLED_Tasks[2] );
	//xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED6", configMINIMAL_STACK_SIZE, (void *)LEDS[3],tskIDLE_PRIORITY, &xLED_Tasks[3] );
	//xTaskCreate( vSWITCHTask, ( signed portCHAR * ) "SWITCH", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, NULL );
	xTaskCreate( vMEMSTask, ( signed portCHAR * ) "MEMS", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, &xMEMS_Task );
 8001058:	f04f 0300 	mov.w	r3, #0
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	f240 73d4 	movw	r3, #2004	; 0x7d4
 8001062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	9302      	str	r3, [sp, #8]
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	9303      	str	r3, [sp, #12]
 8001074:	f241 00a1 	movw	r0, #4257	; 0x10a1
 8001078:	f6c0 0000 	movt	r0, #2048	; 0x800
 800107c:	f244 7134 	movw	r1, #18228	; 0x4734
 8001080:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001084:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001088:	f04f 0300 	mov.w	r3, #0
 800108c:	f000 ff72 	bl	8001f74 <xTaskGenericCreate>
	//xTaskCreate( vBALANCETask, ( signed portCHAR * ) "BALANCE", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, &xBALANCE_Task );

	/* Start the scheduler. */
	vTaskStartScheduler();
 8001090:	f001 f846 	bl	8002120 <vTaskStartScheduler>

	/* Will only get here if there was not enough heap space to create the idle task. */
	return 0;  
 8001094:	f04f 0300 	mov.w	r3, #0
}
 8001098:	4618      	mov	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop

080010a0 <vMEMSTask>:

/*-----------------------------------------------------------*/

void vMEMSTask(void *pvParameters)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b088      	sub	sp, #32
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	/* queue for MEMS data length */
    volatile int *LED;
    LED = (int *) pvParameters;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	61bb      	str	r3, [r7, #24]


	uint8_t Buffer_x[1];
	uint8_t Buffer_y[1];
	uint8_t counter  = 0;
 80010ac:	f04f 0300 	mov.w	r3, #0
 80010b0:	77fb      	strb	r3, [r7, #31]
	__IO uint32_t TimingDelay = 0;
 80010b2:	f04f 0300 	mov.w	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
	__IO int8_t XOffset;
	__IO int8_t YOffset;


	int8_t temp1 = 0;
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	75fb      	strb	r3, [r7, #23]
	int8_t temp2 = 0;
 80010be:	f04f 0300 	mov.w	r3, #0
 80010c2:	75bb      	strb	r3, [r7, #22]

  	uint8_t TempAcceleration = 0;   
 80010c4:	f04f 0300 	mov.w	r3, #0
 80010c8:	757b      	strb	r3, [r7, #21]

	/* reset offset */


  	LIS302DL_Read(Buffer_x, LIS302DL_OUT_X_ADDR, 1);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4618      	mov	r0, r3
 80010d0:	f04f 0129 	mov.w	r1, #41	; 0x29
 80010d4:	f04f 0201 	mov.w	r2, #1
 80010d8:	f000 fbea 	bl	80018b0 <LIS302DL_Read>
	LIS302DL_Read(Buffer_y, LIS302DL_OUT_Y_ADDR, 1);
 80010dc:	f107 0310 	add.w	r3, r7, #16
 80010e0:	4618      	mov	r0, r3
 80010e2:	f04f 012b 	mov.w	r1, #43	; 0x2b
 80010e6:	f04f 0201 	mov.w	r2, #1
 80010ea:	f000 fbe1 	bl	80018b0 <LIS302DL_Read>
            
  	XOffset = Buffer_x[0];
 80010ee:	7d3b      	ldrb	r3, [r7, #20]
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	72fb      	strb	r3, [r7, #11]
  	YOffset = Buffer_y[0];
 80010f4:	7c3b      	ldrb	r3, [r7, #16]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	72bb      	strb	r3, [r7, #10]
 80010fa:	e000      	b.n	80010fe <vMEMSTask+0x5e>
        }
		counter = 0x00;

    }
  }
}
 80010fc:	bf00      	nop



for( ;; )
{
	counter++;
 80010fe:	7ffb      	ldrb	r3, [r7, #31]
 8001100:	f103 0301 	add.w	r3, r3, #1
 8001104:	77fb      	strb	r3, [r7, #31]
	if (counter == 10)
 8001106:	7ffb      	ldrb	r3, [r7, #31]
 8001108:	2b0a      	cmp	r3, #10
 800110a:	d1f7      	bne.n	80010fc <vMEMSTask+0x5c>
	{

  	LIS302DL_Read(Buffer_x, LIS302DL_OUT_X_ADDR, 1);
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4618      	mov	r0, r3
 8001112:	f04f 0129 	mov.w	r1, #41	; 0x29
 8001116:	f04f 0201 	mov.w	r2, #1
 800111a:	f000 fbc9 	bl	80018b0 <LIS302DL_Read>
	LIS302DL_Read(Buffer_y, LIS302DL_OUT_Y_ADDR, 1);
 800111e:	f107 0310 	add.w	r3, r7, #16
 8001122:	4618      	mov	r0, r3
 8001124:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8001128:	f04f 0201 	mov.w	r2, #1
 800112c:	f000 fbc0 	bl	80018b0 <LIS302DL_Read>

      /* Remove the offsets values from data */
      Buffer_x[0] -= XOffset;
 8001130:	7d3a      	ldrb	r2, [r7, #20]
 8001132:	7afb      	ldrb	r3, [r7, #11]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	b2db      	uxtb	r3, r3
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	b2db      	uxtb	r3, r3
 800113c:	753b      	strb	r3, [r7, #20]
      Buffer_y[0] -= YOffset;
 800113e:	7c3a      	ldrb	r2, [r7, #16]
 8001140:	7abb      	ldrb	r3, [r7, #10]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	b2db      	uxtb	r3, r3
 800114a:	743b      	strb	r3, [r7, #16]

      /* Update autoreload and capture compare registers value*/
      temp1 = ABS((int8_t)(Buffer_x[0]));
 800114c:	7d3b      	ldrb	r3, [r7, #20]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	b25b      	sxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	bfb8      	it	lt
 8001156:	425b      	neglt	r3, r3
 8001158:	75fb      	strb	r3, [r7, #23]
      temp2 = ABS((int8_t)(Buffer_y[0]));
 800115a:	7c3b      	ldrb	r3, [r7, #16]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	b25b      	sxtb	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	bfb8      	it	lt
 8001164:	425b      	neglt	r3, r3
 8001166:	75bb      	strb	r3, [r7, #22]
      TempAcceleration = MAX(temp1, temp2);
 8001168:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800116c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001170:	429a      	cmp	r2, r3
 8001172:	bfa8      	it	ge
 8001174:	4613      	movge	r3, r2
 8001176:	b2db      	uxtb	r3, r3
 8001178:	757b      	strb	r3, [r7, #21]
   /************************************************
	* buffer value error can work right

   *****************************************************/

	if(TempAcceleration != 0)
 800117a:	7d7b      	ldrb	r3, [r7, #21]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d0bd      	beq.n	80010fc <vMEMSTask+0x5c>
      {
	
        if ((int8_t)Buffer_x[0] < -G)
 8001180:	7d3b      	ldrb	r3, [r7, #20]
 8001182:	b2db      	uxtb	r3, r3
 8001184:	b25b      	sxtb	r3, r3
 8001186:	f113 0f02 	cmn.w	r3, #2
 800118a:	da1f      	bge.n	80011cc <vMEMSTask+0x12c>
        {
				STM_EVAL_LEDOn(LED4);
 800118c:	f04f 0000 	mov.w	r0, #0
 8001190:	f000 fa5a 	bl	8001648 <STM_EVAL_LEDOn>


                if ((int8_t)Buffer_x[0] <= G)
 8001194:	7d3b      	ldrb	r3, [r7, #20]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	b25b      	sxtb	r3, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	dc03      	bgt.n	80011a6 <vMEMSTask+0x106>
                {
                        STM_EVAL_LEDOff(LED3);
 800119e:	f04f 0001 	mov.w	r0, #1
 80011a2:	f000 fa6b 	bl	800167c <STM_EVAL_LEDOff>

                }

                if ((int8_t)Buffer_y[0] <= G)
 80011a6:	7c3b      	ldrb	r3, [r7, #16]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	dc03      	bgt.n	80011b8 <vMEMSTask+0x118>
                {
                       STM_EVAL_LEDOff(LED6);
 80011b0:	f04f 0003 	mov.w	r0, #3
 80011b4:	f000 fa62 	bl	800167c <STM_EVAL_LEDOff>
                }

                if ((int8_t)Buffer_y[0] >= -G)
 80011b8:	7c3b      	ldrb	r3, [r7, #16]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	f113 0f02 	cmn.w	r3, #2
 80011c2:	db03      	blt.n	80011cc <vMEMSTask+0x12c>
                {
                        STM_EVAL_LEDOff(LED5);
 80011c4:	f04f 0002 	mov.w	r0, #2
 80011c8:	f000 fa58 	bl	800167c <STM_EVAL_LEDOff>
                }

        }
        if ((int8_t)Buffer_x[0] > G)
 80011cc:	7d3b      	ldrb	r3, [r7, #20]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	dd20      	ble.n	8001218 <vMEMSTask+0x178>
        {
				STM_EVAL_LEDOn(LED5);
 80011d6:	f04f 0002 	mov.w	r0, #2
 80011da:	f000 fa35 	bl	8001648 <STM_EVAL_LEDOn>

                                if ((int8_t)Buffer_y[0] <= G)
 80011de:	7c3b      	ldrb	r3, [r7, #16]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	dc03      	bgt.n	80011f0 <vMEMSTask+0x150>
                                {
                                STM_EVAL_LEDOff(LED4);
 80011e8:	f04f 0000 	mov.w	r0, #0
 80011ec:	f000 fa46 	bl	800167c <STM_EVAL_LEDOff>
                                }

                                if ((int8_t)Buffer_y[0] >= -G)
 80011f0:	7c3b      	ldrb	r3, [r7, #16]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	f113 0f02 	cmn.w	r3, #2
 80011fa:	db03      	blt.n	8001204 <vMEMSTask+0x164>
                                {
                        		STM_EVAL_LEDOff(LED3);
 80011fc:	f04f 0001 	mov.w	r0, #1
 8001200:	f000 fa3c 	bl	800167c <STM_EVAL_LEDOff>
                                }

                                if ((int8_t)Buffer_x[0] >= -G)
 8001204:	7d3b      	ldrb	r3, [r7, #20]
 8001206:	b2db      	uxtb	r3, r3
 8001208:	b25b      	sxtb	r3, r3
 800120a:	f113 0f02 	cmn.w	r3, #2
 800120e:	db03      	blt.n	8001218 <vMEMSTask+0x178>
                                {
		                        STM_EVAL_LEDOff(LED6);
 8001210:	f04f 0003 	mov.w	r0, #3
 8001214:	f000 fa32 	bl	800167c <STM_EVAL_LEDOff>
                                }

        }
        if ((int8_t)Buffer_y[0] > G)
 8001218:	7c3b      	ldrb	r3, [r7, #16]
 800121a:	b2db      	uxtb	r3, r3
 800121c:	b25b      	sxtb	r3, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	dd20      	ble.n	8001264 <vMEMSTask+0x1c4>
        {

				STM_EVAL_LEDOn(LED3);
 8001222:	f04f 0001 	mov.w	r0, #1
 8001226:	f000 fa0f 	bl	8001648 <STM_EVAL_LEDOn>

                                if ((int8_t)Buffer_x[0] <= G)
 800122a:	7d3b      	ldrb	r3, [r7, #20]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	b25b      	sxtb	r3, r3
 8001230:	2b02      	cmp	r3, #2
 8001232:	dc03      	bgt.n	800123c <vMEMSTask+0x19c>
                                {
                                        STM_EVAL_LEDOff(LED4);
 8001234:	f04f 0000 	mov.w	r0, #0
 8001238:	f000 fa20 	bl	800167c <STM_EVAL_LEDOff>
                                }

                                if ((int8_t)Buffer_y[0] >= -G)
 800123c:	7c3b      	ldrb	r3, [r7, #16]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	b25b      	sxtb	r3, r3
 8001242:	f113 0f02 	cmn.w	r3, #2
 8001246:	db03      	blt.n	8001250 <vMEMSTask+0x1b0>
                                {
                                        STM_EVAL_LEDOff(LED5);
 8001248:	f04f 0002 	mov.w	r0, #2
 800124c:	f000 fa16 	bl	800167c <STM_EVAL_LEDOff>
                                }

                                if ((int8_t)Buffer_x[0] >= -G)
 8001250:	7d3b      	ldrb	r3, [r7, #20]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	b25b      	sxtb	r3, r3
 8001256:	f113 0f02 	cmn.w	r3, #2
 800125a:	db03      	blt.n	8001264 <vMEMSTask+0x1c4>
                                {
                                        STM_EVAL_LEDOff(LED6);
 800125c:	f04f 0003 	mov.w	r0, #3
 8001260:	f000 fa0c 	bl	800167c <STM_EVAL_LEDOff>
                                }

        }
        if ((int8_t)Buffer_y[0] < -G)
 8001264:	7c3b      	ldrb	r3, [r7, #16]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	b25b      	sxtb	r3, r3
 800126a:	f113 0f02 	cmn.w	r3, #2
 800126e:	da1f      	bge.n	80012b0 <vMEMSTask+0x210>
        {

			STM_EVAL_LEDOn(LED6);
 8001270:	f04f 0003 	mov.w	r0, #3
 8001274:	f000 f9e8 	bl	8001648 <STM_EVAL_LEDOn>

                                if ((int8_t)Buffer_x[0] <= G)
 8001278:	7d3b      	ldrb	r3, [r7, #20]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	b25b      	sxtb	r3, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	dc03      	bgt.n	800128a <vMEMSTask+0x1ea>
                                {
                                        STM_EVAL_LEDOff(LED3);
 8001282:	f04f 0001 	mov.w	r0, #1
 8001286:	f000 f9f9 	bl	800167c <STM_EVAL_LEDOff>
                                }

                                if ((int8_t)Buffer_y[0] <= G)
 800128a:	7c3b      	ldrb	r3, [r7, #16]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	b25b      	sxtb	r3, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	dc03      	bgt.n	800129c <vMEMSTask+0x1fc>
                                {
                               STM_EVAL_LEDOff(LED4);
 8001294:	f04f 0000 	mov.w	r0, #0
 8001298:	f000 f9f0 	bl	800167c <STM_EVAL_LEDOff>
                                }

                                if ((int8_t)Buffer_x[0] >= -G)
 800129c:	7d3b      	ldrb	r3, [r7, #20]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	b25b      	sxtb	r3, r3
 80012a2:	f113 0f02 	cmn.w	r3, #2
 80012a6:	db03      	blt.n	80012b0 <vMEMSTask+0x210>
                                {
                                STM_EVAL_LEDOff(LED5);
 80012a8:	f04f 0002 	mov.w	r0, #2
 80012ac:	f000 f9e6 	bl	800167c <STM_EVAL_LEDOff>
                                }
        }
		counter = 0x00;
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	77fb      	strb	r3, [r7, #31]

    }
  }
}
 80012b6:	e721      	b.n	80010fc <vMEMSTask+0x5c>

080012b8 <Reset_Handler>:
 80012b8:	2100      	movs	r1, #0
 80012ba:	f000 b804 	b.w	80012c6 <LoopCopyDataInit>

080012be <CopyDataInit>:
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <LoopFillZerobss+0x22>)
 80012c0:	585b      	ldr	r3, [r3, r1]
 80012c2:	5043      	str	r3, [r0, r1]
 80012c4:	3104      	adds	r1, #4

080012c6 <LoopCopyDataInit>:
 80012c6:	480f      	ldr	r0, [pc, #60]	; (8001304 <LoopFillZerobss+0x26>)
 80012c8:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <LoopFillZerobss+0x2a>)
 80012ca:	1842      	adds	r2, r0, r1
 80012cc:	429a      	cmp	r2, r3
 80012ce:	f4ff aff6 	bcc.w	80012be <CopyDataInit>
 80012d2:	4a0e      	ldr	r2, [pc, #56]	; (800130c <LoopFillZerobss+0x2e>)
 80012d4:	f000 b803 	b.w	80012de <LoopFillZerobss>

080012d8 <FillZerobss>:
 80012d8:	2300      	movs	r3, #0
 80012da:	f842 3b04 	str.w	r3, [r2], #4

080012de <LoopFillZerobss>:
 80012de:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <LoopFillZerobss+0x32>)
 80012e0:	429a      	cmp	r2, r3
 80012e2:	f4ff aff9 	bcc.w	80012d8 <FillZerobss>
 80012e6:	480b      	ldr	r0, [pc, #44]	; (8001314 <LoopFillZerobss+0x36>)
 80012e8:	6801      	ldr	r1, [r0, #0]
 80012ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80012ee:	6001      	str	r1, [r0, #0]
 80012f0:	f000 f814 	bl	800131c <SystemInit>
 80012f4:	f7fe ff7c 	bl	80001f0 <__libc_init_array>
 80012f8:	f7ff fe6e 	bl	8000fd8 <main>
 80012fc:	4770      	bx	lr
 80012fe:	0000      	.short	0x0000
 8001300:	0800485c 	.word	0x0800485c
 8001304:	20000000 	.word	0x20000000
 8001308:	2000055c 	.word	0x2000055c
 800130c:	20000560 	.word	0x20000560
 8001310:	200007f8 	.word	0x200007f8
 8001314:	e000ed88 	.word	0xe000ed88

08001318 <ADC_IRQHandler>:
 8001318:	f7ff bffe 	b.w	8001318 <ADC_IRQHandler>

0800131c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001320:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001324:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001328:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800132c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	f042 0201 	orr.w	r2, r2, #1
 8001336:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001338:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800133c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001346:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800134a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800134e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001352:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001356:	6812      	ldr	r2, [r2, #0]
 8001358:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800135c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001360:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001362:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001366:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800136a:	f243 0210 	movw	r2, #12304	; 0x3010
 800136e:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8001372:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001374:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001378:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800137c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001380:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800138a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800138c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001390:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800139a:	f000 f809 	bl	80013b0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800139e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80013a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013aa:	609a      	str	r2, [r3, #8]
#endif
}
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop

080013b0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80013b6:	f04f 0300 	mov.w	r3, #0
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	f04f 0300 	mov.w	r3, #0
 80013c0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80013c2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013ca:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80013ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80013d8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80013da:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e8:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f103 0301 	add.w	r3, r3, #1
 80013f0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d103      	bne.n	8001400 <SetSysClock+0x50>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80013fe:	d1ec      	bne.n	80013da <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001400:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001404:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 8001412:	f04f 0301 	mov.w	r3, #1
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	e002      	b.n	8001420 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800141a:	f04f 0300 	mov.w	r3, #0
 800141e:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	2b01      	cmp	r3, #1
 8001424:	f040 8082 	bne.w	800152c <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001428:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800142c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001430:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001434:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001438:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800143a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800143e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001440:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001444:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001448:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800144c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001456:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001458:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800145c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001460:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001464:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001468:	6892      	ldr	r2, [r2, #8]
 800146a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800146c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001470:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001474:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001478:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800147c:	6892      	ldr	r2, [r2, #8]
 800147e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001482:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001484:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001488:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800148c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001490:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001494:	6892      	ldr	r2, [r2, #8]
 8001496:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800149a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800149c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014a4:	f245 4208 	movw	r2, #21512	; 0x5408
 80014a8:	f2c0 7240 	movt	r2, #1856	; 0x740
 80014ac:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80014ae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014b6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80014ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80014c4:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80014c6:	bf00      	nop
 80014c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0f6      	beq.n	80014c8 <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80014da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80014de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014e2:	f240 6205 	movw	r2, #1541	; 0x605
 80014e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80014e8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014f0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80014f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014f8:	6892      	ldr	r2, [r2, #8]
 80014fa:	f022 0203 	bic.w	r2, r2, #3
 80014fe:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001500:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001504:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001508:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800150c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001510:	6892      	ldr	r2, [r2, #8]
 8001512:	f042 0202 	orr.w	r2, r2, #2
 8001516:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001518:	bf00      	nop
 800151a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800151e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	f003 030c 	and.w	r3, r3, #12
 8001528:	2b08      	cmp	r3, #8
 800152a:	d1f6      	bne.n	800151a <SetSysClock+0x16a>

/******************************************************************************/
/*                        I2S clock configuration                             */
/******************************************************************************/
  /* PLLI2S clock used as I2S clock source */
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 800152c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001530:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001534:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001538:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800153c:	6892      	ldr	r2, [r2, #8]
 800153e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001542:	609a      	str	r2, [r3, #8]

  /* Configure PLLI2S */
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 8001544:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001548:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800154c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001550:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Enable PLLI2S */
  RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 8001558:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800155c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001560:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001564:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800156e:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 8001570:	bf00      	nop
 8001572:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001576:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f6      	beq.n	8001572 <SetSysClock+0x1c2>
  {
  }
}
 8001584:	f107 070c 	add.w	r7, r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop

08001590 <_sbrk_r>:
    return 1;
}


void *_sbrk_r(struct _reent *r, ptrdiff_t incr)
{
 8001590:	b490      	push	{r4, r7}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
    extern char end;   // provided by the linker script

    if (__brkval == 0)
 800159a:	f240 73f4 	movw	r3, #2036	; 0x7f4
 800159e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d108      	bne.n	80015ba <_sbrk_r+0x2a>
        __brkval = &end;
 80015a8:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80015ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b0:	f240 72f8 	movw	r2, #2040	; 0x7f8
 80015b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80015b8:	601a      	str	r2, [r3, #0]

    if (__brkval + incr > (char*)__get_MSP() - __malloc_margin) {
 80015ba:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80015be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	18d2      	adds	r2, r2, r3
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 80015c8:	f3ef 8408 	mrs	r4, MSP
  return(result);
 80015cc:	4623      	mov	r3, r4
 80015ce:	4619      	mov	r1, r3
 80015d0:	f240 5328 	movw	r3, #1320	; 0x528
 80015d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	1acb      	subs	r3, r1, r3
 80015dc:	429a      	cmp	r2, r3
 80015de:	d906      	bls.n	80015ee <_sbrk_r+0x5e>
        r->_errno = ENOMEM;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f04f 020c 	mov.w	r2, #12
 80015e6:	601a      	str	r2, [r3, #0]
        return (void*)-1;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	e012      	b.n	8001614 <_sbrk_r+0x84>
    }

    void *ret = __brkval;
 80015ee:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80015f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	60fb      	str	r3, [r7, #12]
    __brkval += incr;
 80015fa:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80015fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	18d2      	adds	r2, r2, r3
 8001608:	f240 73f4 	movw	r3, #2036	; 0x7f4
 800160c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001610:	601a      	str	r2, [r3, #0]

    return ret;
 8001612:	68fb      	ldr	r3, [r7, #12]
}
 8001614:	4618      	mov	r0, r3
 8001616:	f107 0710 	add.w	r7, r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bc90      	pop	{r4, r7}
 800161e:	4770      	bx	lr

08001620 <__malloc_lock>:
    return -1;
}


void __malloc_lock(struct _reent *r)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
    vPortEnterCritical();
 8001628:	f001 ff48 	bl	80034bc <vPortEnterCritical>
}
 800162c:	f107 0708 	add.w	r7, r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <__malloc_unlock>:


void __malloc_unlock(struct _reent *r)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
    vPortExitCritical();
 800163c:	f001 ff54 	bl	80034e8 <vPortExitCritical>
}
 8001640:	f107 0708 	add.w	r7, r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8001652:	79fa      	ldrb	r2, [r7, #7]
 8001654:	f240 532c 	movw	r3, #1324	; 0x52c
 8001658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800165c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001660:	79f9      	ldrb	r1, [r7, #7]
 8001662:	f644 0314 	movw	r3, #18452	; 0x4814
 8001666:	f6c0 0300 	movt	r3, #2048	; 0x800
 800166a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800166e:	8313      	strh	r3, [r2, #24]
}
 8001670:	f107 070c 	add.w	r7, r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop

0800167c <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8001686:	79fa      	ldrb	r2, [r7, #7]
 8001688:	f240 532c 	movw	r3, #1324	; 0x52c
 800168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001690:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001694:	79f9      	ldrb	r1, [r7, #7]
 8001696:	f644 0314 	movw	r3, #18452	; 0x4814
 800169a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800169e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80016a2:	8353      	strh	r3, [r2, #26]
}
 80016a4:	f107 070c 	add.w	r7, r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop

080016b0 <STM_EVAL_PBInit>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	71fa      	strb	r2, [r7, #7]
 80016bc:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStructure;
  EXTI_InitTypeDef EXTI_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the BUTTON Clock */
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 80016be:	79fa      	ldrb	r2, [r7, #7]
 80016c0:	f644 0320 	movw	r3, #18464	; 0x4820
 80016c4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f04f 0101 	mov.w	r1, #1
 80016d2:	f002 fac3 	bl	8003c5c <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80016d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80016da:	f04f 0101 	mov.w	r1, #1
 80016de:	f002 fb11 	bl	8003d04 <RCC_APB2PeriphClockCmd>

  /* Configure Button pin as input */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80016e2:	f04f 0300 	mov.w	r3, #0
 80016e6:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 80016ee:	79fa      	ldrb	r2, [r7, #7]
 80016f0:	f644 031c 	movw	r3, #18460	; 0x481c
 80016f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80016fc:	61bb      	str	r3, [r7, #24]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 80016fe:	79fa      	ldrb	r2, [r7, #7]
 8001700:	f240 533c 	movw	r3, #1340	; 0x53c
 8001704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800170c:	4618      	mov	r0, r3
 800170e:	f107 0318 	add.w	r3, r7, #24
 8001712:	4619      	mov	r1, r3
 8001714:	f002 f8aa 	bl	800386c <GPIO_Init>

  if (Button_Mode == BUTTON_MODE_EXTI)
 8001718:	79bb      	ldrb	r3, [r7, #6]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d13a      	bne.n	8001794 <STM_EVAL_PBInit+0xe4>
  {
    /* Connect Button EXTI Line to Button GPIO Pin */
    SYSCFG_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 800171e:	79fa      	ldrb	r2, [r7, #7]
 8001720:	f644 0328 	movw	r3, #18472	; 0x4828
 8001724:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001728:	5c9a      	ldrb	r2, [r3, r2]
 800172a:	79f9      	ldrb	r1, [r7, #7]
 800172c:	f644 032c 	movw	r3, #18476	; 0x482c
 8001730:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001734:	5c5b      	ldrb	r3, [r3, r1]
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f002 fc45 	bl	8003fc8 <SYSCFG_EXTILineConfig>

    /* Configure Button EXTI line */
    EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 800173e:	79fa      	ldrb	r2, [r7, #7]
 8001740:	f644 0324 	movw	r3, #18468	; 0x4824
 8001744:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001748:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800174c:	613b      	str	r3, [r7, #16]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 800174e:	f04f 0300 	mov.w	r3, #0
 8001752:	753b      	strb	r3, [r7, #20]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 8001754:	f04f 0308 	mov.w	r3, #8
 8001758:	757b      	strb	r3, [r7, #21]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800175a:	f04f 0301 	mov.w	r3, #1
 800175e:	75bb      	strb	r3, [r7, #22]
    EXTI_Init(&EXTI_InitStructure);
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	4618      	mov	r0, r3
 8001766:	f001 ffe5 	bl	8003734 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 800176a:	79fa      	ldrb	r2, [r7, #7]
 800176c:	f644 0330 	movw	r3, #18480	; 0x4830
 8001770:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001774:	5c9b      	ldrb	r3, [r3, r2]
 8001776:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8001778:	f04f 030f 	mov.w	r3, #15
 800177c:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 800177e:	f04f 030f 	mov.w	r3, #15
 8001782:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001784:	f04f 0301 	mov.w	r3, #1
 8001788:	73fb      	strb	r3, [r7, #15]

    NVIC_Init(&NVIC_InitStructure); 
 800178a:	f107 030c 	add.w	r3, r7, #12
 800178e:	4618      	mov	r0, r3
 8001790:	f001 ff48 	bl	8003624 <NVIC_Init>
  }
}
 8001794:	f107 0720 	add.w	r7, r7, #32
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <LIS302DL_Init>:
  * @param  LIS302DL_Config_Struct: pointer to a LIS302DL_Config_TypeDef structure 
  *         that contains the configuration setting for the LIS302DL.
  * @retval None
  */
void LIS302DL_Init(LIS302DL_InitTypeDef *LIS302DL_InitStruct)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
 80017aa:	f000 f8c1 	bl	8001930 <LIS302DL_LowLevel_Init>
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	785a      	ldrb	r2, [r3, #1]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	b2da      	uxtb	r2, r3
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	78db      	ldrb	r3, [r3, #3]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 80017be:	4313      	orrs	r3, r2
 80017c0:	b2da      	uxtb	r2, r3
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	791b      	ldrb	r3, [r3, #4]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b2da      	uxtb	r2, r3
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
                    LIS302DL_InitStruct->Axes_Enable);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	789b      	ldrb	r3, [r3, #2]
  
  /* Configure the low level interface ---------------------------------------*/
  LIS302DL_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale, self test and axes */
  ctrl = (uint8_t) (LIS302DL_InitStruct->Output_DataRate | LIS302DL_InitStruct->Power_Mode | \
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	73fb      	strb	r3, [r7, #15]
                    LIS302DL_InitStruct->Full_Scale | LIS302DL_InitStruct->Self_Test | \
                    LIS302DL_InitStruct->Axes_Enable);
  
  /* Write value to MEMS CTRL_REG1 regsister */
  LIS302DL_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 80017d4:	f107 030f 	add.w	r3, r7, #15
 80017d8:	4618      	mov	r0, r3
 80017da:	f04f 0120 	mov.w	r1, #32
 80017de:	f04f 0201 	mov.w	r2, #1
 80017e2:	f000 f82d 	bl	8001840 <LIS302DL_Write>
}
 80017e6:	f107 0710 	add.w	r7, r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop

080017f0 <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  LIS302DL_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 80017fe:	f107 030f 	add.w	r3, r7, #15
 8001802:	4618      	mov	r0, r3
 8001804:	f04f 0138 	mov.w	r1, #56	; 0x38
 8001808:	f04f 0201 	mov.w	r2, #1
 800180c:	f000 f850 	bl	80018b0 <LIS302DL_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	785b      	ldrb	r3, [r3, #1]
  
  /* Read CLICK_CFG register */
  LIS302DL_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8001818:	4313      	orrs	r3, r2
 800181a:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	789b      	ldrb	r3, [r3, #2]
  
  /* Read CLICK_CFG register */
  LIS302DL_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8001820:	4313      	orrs	r3, r2
 8001822:	b2db      	uxtb	r3, r3
 8001824:	73fb      	strb	r3, [r7, #15]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
  
  /* Write value to MEMS CLICK_CFG register */
  LIS302DL_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8001826:	f107 030f 	add.w	r3, r7, #15
 800182a:	4618      	mov	r0, r3
 800182c:	f04f 0138 	mov.w	r1, #56	; 0x38
 8001830:	f04f 0201 	mov.w	r2, #1
 8001834:	f000 f804 	bl	8001840 <LIS302DL_Write>
}
 8001838:	f107 0710 	add.w	r7, r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <LIS302DL_Write>:
  * @param  WriteAddr : LIS302DL's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void LIS302DL_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	4613      	mov	r3, r2
 800184a:	460a      	mov	r2, r1
 800184c:	70fa      	strb	r2, [r7, #3]
 800184e:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8001850:	883b      	ldrh	r3, [r7, #0]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d903      	bls.n	800185e <LIS302DL_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8001856:	78fb      	ldrb	r3, [r7, #3]
 8001858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800185c:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  LIS302DL_CS_LOW();
 800185e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001862:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001866:	f04f 0108 	mov.w	r1, #8
 800186a:	f002 f8af 	bl	80039cc <GPIO_ResetBits>
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(WriteAddr);
 800186e:	78fb      	ldrb	r3, [r7, #3]
 8001870:	4618      	mov	r0, r3
 8001872:	f000 f943 	bl	8001afc <LIS302DL_SendByte>
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8001876:	e00c      	b.n	8001892 <LIS302DL_Write+0x52>
  {
    LIS302DL_SendByte(*pBuffer);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f000 f93d 	bl	8001afc <LIS302DL_SendByte>
    NumByteToWrite--;
 8001882:	883b      	ldrh	r3, [r7, #0]
 8001884:	f103 33ff 	add.w	r3, r3, #4294967295
 8001888:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f103 0301 	add.w	r3, r3, #1
 8001890:	607b      	str	r3, [r7, #4]
  LIS302DL_CS_LOW();
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(WriteAddr);
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8001892:	883b      	ldrh	r3, [r7, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1ef      	bne.n	8001878 <LIS302DL_Write+0x38>
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  LIS302DL_CS_HIGH();
 8001898:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800189c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80018a0:	f04f 0108 	mov.w	r1, #8
 80018a4:	f002 f884 	bl	80039b0 <GPIO_SetBits>
}
 80018a8:	f107 0708 	add.w	r7, r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <LIS302DL_Read>:
  * @param  ReadAddr : LIS302DL's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the LIS302DL.
  * @retval None
  */
void LIS302DL_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	4613      	mov	r3, r2
 80018ba:	460a      	mov	r2, r1
 80018bc:	70fa      	strb	r2, [r7, #3]
 80018be:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 80018c0:	883b      	ldrh	r3, [r7, #0]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d904      	bls.n	80018d0 <LIS302DL_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80018cc:	70fb      	strb	r3, [r7, #3]
 80018ce:	e003      	b.n	80018d8 <LIS302DL_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80018d0:	78fb      	ldrb	r3, [r7, #3]
 80018d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018d6:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  LIS302DL_CS_LOW();
 80018d8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80018dc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80018e0:	f04f 0108 	mov.w	r1, #8
 80018e4:	f002 f872 	bl	80039cc <GPIO_ResetBits>
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(ReadAddr);
 80018e8:	78fb      	ldrb	r3, [r7, #3]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f906 	bl	8001afc <LIS302DL_SendByte>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80018f0:	e00f      	b.n	8001912 <LIS302DL_Read+0x62>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to LIS302DL (Slave device) */
    *pBuffer = LIS302DL_SendByte(DUMMY_BYTE);
 80018f2:	f04f 0000 	mov.w	r0, #0
 80018f6:	f000 f901 	bl	8001afc <LIS302DL_SendByte>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461a      	mov	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8001902:	883b      	ldrh	r3, [r7, #0]
 8001904:	f103 33ff 	add.w	r3, r3, #4294967295
 8001908:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f103 0301 	add.w	r3, r3, #1
 8001910:	607b      	str	r3, [r7, #4]
  
  /* Send the Address of the indexed register */
  LIS302DL_SendByte(ReadAddr);
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8001912:	883b      	ldrh	r3, [r7, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1ec      	bne.n	80018f2 <LIS302DL_Read+0x42>
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  LIS302DL_CS_HIGH();
 8001918:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800191c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001920:	f04f 0108 	mov.w	r1, #8
 8001924:	f002 f844 	bl	80039b0 <GPIO_SetBits>
}
 8001928:	f107 0708 	add.w	r7, r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <LIS302DL_LowLevel_Init>:
  * @brief  Initializes the low level interface used to drive the LIS302DL
  * @param  None
  * @retval None
  */
static void LIS302DL_LowLevel_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  SPI_InitTypeDef  SPI_InitStructure;

  /* Enable the SPI periph */
  RCC_APB2PeriphClockCmd(LIS302DL_SPI_CLK, ENABLE);
 8001936:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800193a:	f04f 0101 	mov.w	r1, #1
 800193e:	f002 f9e1 	bl	8003d04 <RCC_APB2PeriphClockCmd>

  /* Enable SCK, MOSI and MISO GPIO clocks */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_SCK_GPIO_CLK | LIS302DL_SPI_MISO_GPIO_CLK | LIS302DL_SPI_MOSI_GPIO_CLK, ENABLE);
 8001942:	f04f 0001 	mov.w	r0, #1
 8001946:	f04f 0101 	mov.w	r1, #1
 800194a:	f002 f987 	bl	8003c5c <RCC_AHB1PeriphClockCmd>

  /* Enable CS  GPIO clock */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_CS_GPIO_CLK, ENABLE);
 800194e:	f04f 0010 	mov.w	r0, #16
 8001952:	f04f 0101 	mov.w	r1, #1
 8001956:	f002 f981 	bl	8003c5c <RCC_AHB1PeriphClockCmd>
  
  /* Enable INT1 GPIO clock */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_INT1_GPIO_CLK, ENABLE);
 800195a:	f04f 0010 	mov.w	r0, #16
 800195e:	f04f 0101 	mov.w	r1, #1
 8001962:	f002 f97b 	bl	8003c5c <RCC_AHB1PeriphClockCmd>
  
  /* Enable INT2 GPIO clock */
  RCC_AHB1PeriphClockCmd(LIS302DL_SPI_INT2_GPIO_CLK, ENABLE);
 8001966:	f04f 0010 	mov.w	r0, #16
 800196a:	f04f 0101 	mov.w	r1, #1
 800196e:	f002 f975 	bl	8003c5c <RCC_AHB1PeriphClockCmd>

  GPIO_PinAFConfig(LIS302DL_SPI_SCK_GPIO_PORT, LIS302DL_SPI_SCK_SOURCE, LIS302DL_SPI_SCK_AF);
 8001972:	f04f 0000 	mov.w	r0, #0
 8001976:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800197a:	f04f 0105 	mov.w	r1, #5
 800197e:	f04f 0205 	mov.w	r2, #5
 8001982:	f002 f831 	bl	80039e8 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(LIS302DL_SPI_MISO_GPIO_PORT, LIS302DL_SPI_MISO_SOURCE, LIS302DL_SPI_MISO_AF);
 8001986:	f04f 0000 	mov.w	r0, #0
 800198a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800198e:	f04f 0106 	mov.w	r1, #6
 8001992:	f04f 0205 	mov.w	r2, #5
 8001996:	f002 f827 	bl	80039e8 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(LIS302DL_SPI_MOSI_GPIO_PORT, LIS302DL_SPI_MOSI_SOURCE, LIS302DL_SPI_MOSI_AF);
 800199a:	f04f 0000 	mov.w	r0, #0
 800199e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80019a2:	f04f 0107 	mov.w	r1, #7
 80019a6:	f04f 0205 	mov.w	r2, #5
 80019aa:	f002 f81d 	bl	80039e8 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80019ae:	f04f 0302 	mov.w	r3, #2
 80019b2:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80019b4:	f04f 0300 	mov.w	r3, #0
 80019b8:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_DOWN;
 80019ba:	f04f 0302 	mov.w	r3, #2
 80019be:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80019c0:	f04f 0302 	mov.w	r3, #2
 80019c4:	777b      	strb	r3, [r7, #29]

  /* SPI SCK pin configuration */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_SCK_PIN;
 80019c6:	f04f 0320 	mov.w	r3, #32
 80019ca:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 80019cc:	f04f 0000 	mov.w	r0, #0
 80019d0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80019d4:	f107 0318 	add.w	r3, r7, #24
 80019d8:	4619      	mov	r1, r3
 80019da:	f001 ff47 	bl	800386c <GPIO_Init>

  /* SPI  MOSI pin configuration */
  GPIO_InitStructure.GPIO_Pin =  LIS302DL_SPI_MOSI_PIN;
 80019de:	f04f 0380 	mov.w	r3, #128	; 0x80
 80019e2:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 80019e4:	f04f 0000 	mov.w	r0, #0
 80019e8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80019ec:	f107 0318 	add.w	r3, r7, #24
 80019f0:	4619      	mov	r1, r3
 80019f2:	f001 ff3b 	bl	800386c <GPIO_Init>

  /* SPI MISO pin configuration */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_MISO_PIN;
 80019f6:	f04f 0340 	mov.w	r3, #64	; 0x40
 80019fa:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 80019fc:	f04f 0000 	mov.w	r0, #0
 8001a00:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001a04:	f107 0318 	add.w	r3, r7, #24
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f001 ff2f 	bl	800386c <GPIO_Init>

  /* SPI configuration -------------------------------------------------------*/
  SPI_I2S_DeInit(LIS302DL_SPI);
 8001a0e:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001a12:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001a16:	f002 f9f3 	bl	8003e00 <SPI_I2S_DeInit>
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	80bb      	strh	r3, [r7, #4]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	813b      	strh	r3, [r7, #8]
  SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8001a26:	f04f 0300 	mov.w	r3, #0
 8001a2a:	817b      	strh	r3, [r7, #10]
  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	81bb      	strh	r3, [r7, #12]
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001a32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a36:	81fb      	strh	r3, [r7, #14]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8001a38:	f04f 0308 	mov.w	r3, #8
 8001a3c:	823b      	strh	r3, [r7, #16]
  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8001a3e:	f04f 0300 	mov.w	r3, #0
 8001a42:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001a44:	f04f 0307 	mov.w	r3, #7
 8001a48:	82bb      	strh	r3, [r7, #20]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001a4a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001a4e:	80fb      	strh	r3, [r7, #6]
  SPI_Init(LIS302DL_SPI, &SPI_InitStructure);
 8001a50:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001a54:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001a58:	f107 0304 	add.w	r3, r7, #4
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f002 fa13 	bl	8003e88 <SPI_Init>

  /* Enable SPI1  */
  SPI_Cmd(LIS302DL_SPI, ENABLE);
 8001a62:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001a66:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001a6a:	f04f 0101 	mov.w	r1, #1
 8001a6e:	f002 fa4f 	bl	8003f10 <SPI_Cmd>

  /* Configure GPIO PIN for Lis Chip select */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_CS_PIN;
 8001a72:	f04f 0308 	mov.w	r3, #8
 8001a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001a78:	f04f 0301 	mov.w	r3, #1
 8001a7c:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001a84:	f04f 0302 	mov.w	r3, #2
 8001a88:	777b      	strb	r3, [r7, #29]
  GPIO_Init(LIS302DL_SPI_CS_GPIO_PORT, &GPIO_InitStructure);
 8001a8a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001a8e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001a92:	f107 0318 	add.w	r3, r7, #24
 8001a96:	4619      	mov	r1, r3
 8001a98:	f001 fee8 	bl	800386c <GPIO_Init>

  /* Deselect : Chip Select high */
  GPIO_SetBits(LIS302DL_SPI_CS_GPIO_PORT, LIS302DL_SPI_CS_PIN);
 8001a9c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001aa0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001aa4:	f04f 0108 	mov.w	r1, #8
 8001aa8:	f001 ff82 	bl	80039b0 <GPIO_SetBits>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_INT1_PIN;
 8001aac:	f04f 0301 	mov.w	r3, #1
 8001ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001abe:	f04f 0302 	mov.w	r3, #2
 8001ac2:	777b      	strb	r3, [r7, #29]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8001ac4:	f04f 0300 	mov.w	r3, #0
 8001ac8:	77fb      	strb	r3, [r7, #31]
  GPIO_Init(LIS302DL_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
 8001aca:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ace:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001ad2:	f107 0318 	add.w	r3, r7, #24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	f001 fec8 	bl	800386c <GPIO_Init>
  
  GPIO_InitStructure.GPIO_Pin = LIS302DL_SPI_INT2_PIN;
 8001adc:	f04f 0302 	mov.w	r3, #2
 8001ae0:	61bb      	str	r3, [r7, #24]
  GPIO_Init(LIS302DL_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 8001ae2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ae6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001aea:	f107 0318 	add.w	r3, r7, #24
 8001aee:	4619      	mov	r1, r3
 8001af0:	f001 febc 	bl	800386c <GPIO_Init>
}
 8001af4:	f107 0720 	add.w	r7, r7, #32
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <LIS302DL_SendByte>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t LIS302DL_SendByte(uint8_t byte)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	71fb      	strb	r3, [r7, #7]
  /* Loop while DR register in not emplty */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
 8001b06:	f240 5340 	movw	r3, #1344	; 0x540
 8001b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b12:	601a      	str	r2, [r3, #0]
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_TXE) == RESET)
 8001b14:	e017      	b.n	8001b46 <LIS302DL_SendByte+0x4a>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
 8001b16:	f240 5340 	movw	r3, #1344	; 0x540
 8001b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bf14      	ite	ne
 8001b24:	2200      	movne	r2, #0
 8001b26:	2201      	moveq	r2, #1
 8001b28:	b2d2      	uxtb	r2, r2
 8001b2a:	f103 31ff 	add.w	r1, r3, #4294967295
 8001b2e:	f240 5340 	movw	r3, #1344	; 0x540
 8001b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b36:	6019      	str	r1, [r3, #0]
 8001b38:	2a00      	cmp	r2, #0
 8001b3a:	d004      	beq.n	8001b46 <LIS302DL_SendByte+0x4a>
 8001b3c:	f000 f960 	bl	8001e00 <LIS302DL_TIMEOUT_UserCallback>
 8001b40:	4603      	mov	r3, r0
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	e046      	b.n	8001bd4 <LIS302DL_SendByte+0xd8>
  */
static uint8_t LIS302DL_SendByte(uint8_t byte)
{
  /* Loop while DR register in not emplty */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_TXE) == RESET)
 8001b46:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001b4a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001b4e:	f04f 0102 	mov.w	r1, #2
 8001b52:	f002 fa19 	bl	8003f88 <SPI_I2S_GetFlagStatus>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0dc      	beq.n	8001b16 <LIS302DL_SendByte+0x1a>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
  }
  
  /* Send a Byte through the SPI peripheral */
  SPI_I2S_SendData(LIS302DL_SPI, byte);
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001b64:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f002 f9ff 	bl	8003f6c <SPI_I2S_SendData>
  
  /* Wait to receive a Byte */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
 8001b6e:	f240 5340 	movw	r3, #1344	; 0x540
 8001b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b7a:	601a      	str	r2, [r3, #0]
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 8001b7c:	e017      	b.n	8001bae <LIS302DL_SendByte+0xb2>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
 8001b7e:	f240 5340 	movw	r3, #1344	; 0x540
 8001b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf14      	ite	ne
 8001b8c:	2200      	movne	r2, #0
 8001b8e:	2201      	moveq	r2, #1
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	f103 31ff 	add.w	r1, r3, #4294967295
 8001b96:	f240 5340 	movw	r3, #1344	; 0x540
 8001b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9e:	6019      	str	r1, [r3, #0]
 8001ba0:	2a00      	cmp	r2, #0
 8001ba2:	d004      	beq.n	8001bae <LIS302DL_SendByte+0xb2>
 8001ba4:	f000 f92c 	bl	8001e00 <LIS302DL_TIMEOUT_UserCallback>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	e012      	b.n	8001bd4 <LIS302DL_SendByte+0xd8>
  /* Send a Byte through the SPI peripheral */
  SPI_I2S_SendData(LIS302DL_SPI, byte);
  
  /* Wait to receive a Byte */
  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;
  while (SPI_I2S_GetFlagStatus(LIS302DL_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 8001bae:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001bb2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001bb6:	f04f 0101 	mov.w	r1, #1
 8001bba:	f002 f9e5 	bl	8003f88 <SPI_I2S_GetFlagStatus>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0dc      	beq.n	8001b7e <LIS302DL_SendByte+0x82>
  {
    if((LIS302DLTimeout--) == 0) return LIS302DL_TIMEOUT_UserCallback();
  }
  
  /* Return the Byte read from the SPI bus */
  return (uint8_t)SPI_I2S_ReceiveData(LIS302DL_SPI);
 8001bc4:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001bc8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001bcc:	f002 f9c0 	bl	8003f50 <SPI_I2S_ReceiveData>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	b2db      	uxtb	r3, r3
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f107 0708 	add.w	r7, r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop

08001be0 <prvSetupHardware>:
#include "hw_config.h"


/*-----------------------------------------------------------*/
void prvSetupHardware( void )
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
	/* Set the Vector Table base address at 0x08000000 */
	NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x0 );
 8001be4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001be8:	f04f 0100 	mov.w	r1, #0
 8001bec:	f001 fd8c 	bl	8003708 <NVIC_SetVectorTable>
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8001bf0:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001bf4:	f001 fd02 	bl	80035fc <NVIC_PriorityGroupConfig>

	/* Configure LED IOs as output push-pull */
    /* Initialize LEDs on STM32F4_Discovery board */
	prvLED_Config(GPIO);
 8001bf8:	f04f 0000 	mov.w	r0, #0
 8001bfc:	f000 f80c 	bl	8001c18 <prvLED_Config>
	/* Configure User button pin (PA0) as external interrupt -> modes switching */
	STM_EVAL_PBInit(BUTTON_USER,BUTTON_MODE_EXTI);
 8001c00:	f04f 0000 	mov.w	r0, #0
 8001c04:	f04f 0101 	mov.w	r1, #1
 8001c08:	f7ff fd52 	bl	80016b0 <STM_EVAL_PBInit>

	/* Configuration of Timer4 to control LEDs based on MEMS data */
	prvTIM4_Config();
 8001c0c:	f000 f8fc 	bl	8001e08 <prvTIM4_Config>

	/* Configure LIS302 in order to produce data used for TIM4 reconfiguration and LED control */
	prvMEMS_Config();
 8001c10:	f000 f864 	bl	8001cdc <prvMEMS_Config>
}
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop

08001c18 <prvLED_Config>:

void prvLED_Config(char state)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  /* GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001c22:	f04f 0008 	mov.w	r0, #8
 8001c26:	f04f 0101 	mov.w	r1, #1
 8001c2a:	f002 f817 	bl	8003c5c <RCC_AHB1PeriphClockCmd>
  /* Configure PD12, PD13, PD14 and PD15 in output push-pull mode */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15;
 8001c2e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001c32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001c3a:	f04f 0303 	mov.w	r3, #3
 8001c3e:	737b      	strb	r3, [r7, #13]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	73fb      	strb	r3, [r7, #15]

  if(state==GPIO)
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d10c      	bne.n	8001c66 <prvLED_Config+0x4e>
  {
	  /* standard output pin */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001c4c:	f04f 0301 	mov.w	r3, #1
 8001c50:	733b      	strb	r3, [r7, #12]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001c52:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c56:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001c5a:	f107 0308 	add.w	r3, r7, #8
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f001 fe04 	bl	800386c <GPIO_Init>
 8001c64:	e036      	b.n	8001cd4 <prvLED_Config+0xbc>
  }
  else
  {
	  /*-------------------------- GPIO Configuration ----------------------------*/
	  /* GPIOD Configuration: Pins 12, 13, 14 and 15 in output push-pull - alternative mode */
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8001c66:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001c6a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001c6c:	f04f 0302 	mov.w	r3, #2
 8001c70:	733b      	strb	r3, [r7, #12]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001c72:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c76:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f001 fdf4 	bl	800386c <GPIO_Init>

	  /* Connect TIM4 pins to AF2 */
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 8001c84:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c88:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001c8c:	f04f 010c 	mov.w	r1, #12
 8001c90:	f04f 0202 	mov.w	r2, #2
 8001c94:	f001 fea8 	bl	80039e8 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 8001c98:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c9c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001ca0:	f04f 010d 	mov.w	r1, #13
 8001ca4:	f04f 0202 	mov.w	r2, #2
 8001ca8:	f001 fe9e 	bl	80039e8 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 8001cac:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001cb0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001cb4:	f04f 010e 	mov.w	r1, #14
 8001cb8:	f04f 0202 	mov.w	r2, #2
 8001cbc:	f001 fe94 	bl	80039e8 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001cc0:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001cc4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001cc8:	f04f 010f 	mov.w	r1, #15
 8001ccc:	f04f 0202 	mov.w	r2, #2
 8001cd0:	f001 fe8a 	bl	80039e8 <GPIO_PinAFConfig>
  }
}
 8001cd4:	f107 0710 	add.w	r7, r7, #16
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <prvMEMS_Config>:


void prvMEMS_Config(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
	uint8_t ctrl = 0;
 8001ce2:	f04f 0300 	mov.w	r3, #0
 8001ce6:	72fb      	strb	r3, [r7, #11]
	uint32_t i=0;		//simple index for software delay
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]

	LIS302DL_InitTypeDef  LIS302DL_InitStruct;
	LIS302DL_InterruptConfigTypeDef LIS302DL_InterruptStruct;

	/* Set configuration of LIS302DL*/
	LIS302DL_InitStruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8001cee:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001cf2:	713b      	strb	r3, [r7, #4]
	LIS302DL_InitStruct.Output_DataRate = LIS302DL_DATARATE_100;
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	717b      	strb	r3, [r7, #5]
	LIS302DL_InitStruct.Axes_Enable = LIS302DL_X_ENABLE | LIS302DL_Y_ENABLE | LIS302DL_Z_ENABLE;
 8001cfa:	f04f 0307 	mov.w	r3, #7
 8001cfe:	71bb      	strb	r3, [r7, #6]
	LIS302DL_InitStruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	71fb      	strb	r3, [r7, #7]
	LIS302DL_InitStruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 8001d06:	f04f 0300 	mov.w	r3, #0
 8001d0a:	723b      	strb	r3, [r7, #8]
	LIS302DL_Init(&LIS302DL_InitStruct);
 8001d0c:	f107 0304 	add.w	r3, r7, #4
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fd43 	bl	800179c <LIS302DL_Init>

	/* Set configuration of Internal High Pass Filter of LIS302DL*/
	LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8001d16:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001d1a:	703b      	strb	r3, [r7, #0]
	LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8001d1c:	f04f 0310 	mov.w	r3, #16
 8001d20:	707b      	strb	r3, [r7, #1]
	LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8001d22:	f04f 0320 	mov.w	r3, #32
 8001d26:	70bb      	strb	r3, [r7, #2]
	LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8001d28:	463b      	mov	r3, r7
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff fd60 	bl	80017f0 <LIS302DL_InterruptConfig>

	/* Required delay for the MEMS Accelerometer: Turn-on time = 3/Output data Rate
	                                                            = 3/100 = 30ms */
	for(i=0;i<0x1FFFF;i++);
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	e003      	b.n	8001d40 <prvMEMS_Config+0x64>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f103 0301 	add.w	r3, r3, #1
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001d46:	f2c0 0301 	movt	r3, #1
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d9f4      	bls.n	8001d38 <prvMEMS_Config+0x5c>

	/* Configure Interrupt control register: enable Click interrupt1 */
	ctrl = 0x07;
 8001d4e:	f04f 0307 	mov.w	r3, #7
 8001d52:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8001d54:	f107 030b 	add.w	r3, r7, #11
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f04f 0122 	mov.w	r1, #34	; 0x22
 8001d5e:	f04f 0201 	mov.w	r2, #1
 8001d62:	f7ff fd6d 	bl	8001840 <LIS302DL_Write>

	/* Enable Interrupt generation on click/double click on Z axis */
	ctrl = 0x70;
 8001d66:	f04f 0370 	mov.w	r3, #112	; 0x70
 8001d6a:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8001d6c:	f107 030b 	add.w	r3, r7, #11
 8001d70:	4618      	mov	r0, r3
 8001d72:	f04f 0138 	mov.w	r1, #56	; 0x38
 8001d76:	f04f 0201 	mov.w	r2, #1
 8001d7a:	f7ff fd61 	bl	8001840 <LIS302DL_Write>

	/* Configure Click Threshold on X/Y axis (10 x 0.5g) */
	ctrl = 0xAA;
 8001d7e:	f04f 03aa 	mov.w	r3, #170	; 0xaa
 8001d82:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8001d84:	f107 030b 	add.w	r3, r7, #11
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f04f 013b 	mov.w	r1, #59	; 0x3b
 8001d8e:	f04f 0201 	mov.w	r2, #1
 8001d92:	f7ff fd55 	bl	8001840 <LIS302DL_Write>

	/* Configure Click Threshold on Z axis (10 x 0.5g) */
	ctrl = 0x0A;
 8001d96:	f04f 030a 	mov.w	r3, #10
 8001d9a:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8001d9c:	f107 030b 	add.w	r3, r7, #11
 8001da0:	4618      	mov	r0, r3
 8001da2:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8001da6:	f04f 0201 	mov.w	r2, #1
 8001daa:	f7ff fd49 	bl	8001840 <LIS302DL_Write>

	/* Configure Time Limit */
	ctrl = 0x03;
 8001dae:	f04f 0303 	mov.w	r3, #3
 8001db2:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8001db4:	f107 030b 	add.w	r3, r7, #11
 8001db8:	4618      	mov	r0, r3
 8001dba:	f04f 013d 	mov.w	r1, #61	; 0x3d
 8001dbe:	f04f 0201 	mov.w	r2, #1
 8001dc2:	f7ff fd3d 	bl	8001840 <LIS302DL_Write>

	/* Configure Latency */
	ctrl = 0x7F;
 8001dc6:	f04f 037f 	mov.w	r3, #127	; 0x7f
 8001dca:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8001dcc:	f107 030b 	add.w	r3, r7, #11
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f04f 013e 	mov.w	r1, #62	; 0x3e
 8001dd6:	f04f 0201 	mov.w	r2, #1
 8001dda:	f7ff fd31 	bl	8001840 <LIS302DL_Write>

	/* Configure Click Window */
	ctrl = 0x7F;
 8001dde:	f04f 037f 	mov.w	r3, #127	; 0x7f
 8001de2:	72fb      	strb	r3, [r7, #11]
	LIS302DL_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8001de4:	f107 030b 	add.w	r3, r7, #11
 8001de8:	4618      	mov	r0, r3
 8001dea:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8001dee:	f04f 0201 	mov.w	r2, #1
 8001df2:	f7ff fd25 	bl	8001840 <LIS302DL_Write>
}
 8001df6:	f107 0710 	add.w	r7, r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop

08001e00 <LIS302DL_TIMEOUT_UserCallback>:
  * @brief  MEMS accelerometer management of the timeout situation.
  * @param  None.
  * @retval None.
  */
uint32_t LIS302DL_TIMEOUT_UserCallback(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* MEMS Accelerometer Timeout error has occured */
  while (1)
  {
  }
 8001e04:	e7fe      	b.n	8001e04 <LIS302DL_TIMEOUT_UserCallback+0x4>
 8001e06:	bf00      	nop

08001e08 <prvTIM4_Config>:
}

void prvTIM4_Config(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08a      	sub	sp, #40	; 0x28
 8001e0c:	af00      	add	r7, sp, #0
  uint16_t PrescalerValue = 0;
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	84fb      	strh	r3, [r7, #38]	; 0x26
  TIM_OCInitTypeDef  TIM_OCInitStructure;
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  /* --------------------------- System Clocks Configuration -----------------*/
  /* TIM4 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001e14:	f04f 0004 	mov.w	r0, #4
 8001e18:	f04f 0101 	mov.w	r1, #1
 8001e1c:	f001 ff48 	bl	8003cb0 <RCC_APB1PeriphClockCmd>
     function to update SystemCoreClock variable value. Otherwise, any configuration
     based on this variable will be incorrect.
  ----------------------------------------------------------------------- */

  /* Compute the prescaler value */
  PrescalerValue = (uint16_t) ((SystemCoreClock /2) / 2000) - 1;
 8001e20:	f240 5324 	movw	r3, #1316	; 0x524
 8001e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8001e2e:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8001e32:	fba3 1302 	umull	r1, r3, r3, r2
 8001e36:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001e40:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = TIM_ARR;
 8001e42:	f240 736c 	movw	r3, #1900	; 0x76c
 8001e46:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8001e48:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e4a:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	81bb      	strh	r3, [r7, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8001e58:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001e5c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001e60:	f107 0304 	add.w	r3, r7, #4
 8001e64:	4619      	mov	r1, r3
 8001e66:	f002 f907 	bl	8004078 <TIM_TimeBaseInit>

  /* Enable TIM4 Preload register on ARR */
  TIM_ARRPreloadConfig(TIM4, ENABLE);
 8001e6a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001e6e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001e72:	f04f 0101 	mov.w	r1, #1
 8001e76:	f002 f979 	bl	800416c <TIM_ARRPreloadConfig>

  /* TIM PWM1 Mode configuration: Channel */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001e7a:	f04f 0360 	mov.w	r3, #96	; 0x60
 8001e7e:	823b      	strh	r3, [r7, #16]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001e80:	f04f 0301 	mov.w	r3, #1
 8001e84:	827b      	strh	r3, [r7, #18]
  TIM_OCInitStructure.TIM_Pulse = TIM_CCR;
 8001e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e8a:	61bb      	str	r3, [r7, #24]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	83bb      	strh	r3, [r7, #28]

  /* Output Compare PWM1 Mode configuration: Channel1 */
  TIM_OC1Init(TIM4, &TIM_OCInitStructure);
 8001e92:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001e96:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001e9a:	f107 0310 	add.w	r3, r7, #16
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f002 f984 	bl	80041ac <TIM_OC1Init>
  TIM_CCxCmd(TIM4, TIM_Channel_1, DISABLE);
 8001ea4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ea8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001eac:	f04f 0100 	mov.w	r1, #0
 8001eb0:	f04f 0200 	mov.w	r2, #0
 8001eb4:	f002 fc04 	bl	80046c0 <TIM_CCxCmd>

  TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001eb8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ebc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001ec0:	f04f 0108 	mov.w	r1, #8
 8001ec4:	f002 fb84 	bl	80045d0 <TIM_OC1PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel2 */
  TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 8001ec8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ecc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001ed0:	f107 0310 	add.w	r3, r7, #16
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f002 f9e7 	bl	80042a8 <TIM_OC2Init>
  TIM_CCxCmd(TIM4, TIM_Channel_2, DISABLE);
 8001eda:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ede:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001ee2:	f04f 0104 	mov.w	r1, #4
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	f002 fbe9 	bl	80046c0 <TIM_CCxCmd>

  TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001eee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ef2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001ef6:	f04f 0108 	mov.w	r1, #8
 8001efa:	f002 fb85 	bl	8004608 <TIM_OC2PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel3 */
  TIM_OC3Init(TIM4, &TIM_OCInitStructure);
 8001efe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f02:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	f002 fa60 	bl	80043d0 <TIM_OC3Init>
  TIM_CCxCmd(TIM4, TIM_Channel_3, DISABLE);
 8001f10:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f14:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f18:	f04f 0108 	mov.w	r1, #8
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	f002 fbce 	bl	80046c0 <TIM_CCxCmd>

  TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001f24:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f28:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f2c:	f04f 0108 	mov.w	r1, #8
 8001f30:	f002 fb8a 	bl	8004648 <TIM_OC3PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel4 */
  TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8001f34:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f38:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	4619      	mov	r1, r3
 8001f42:	f002 fad5 	bl	80044f0 <TIM_OC4Init>
  TIM_CCxCmd(TIM4, TIM_Channel_4, DISABLE);
 8001f46:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f4a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f4e:	f04f 010c 	mov.w	r1, #12
 8001f52:	f04f 0200 	mov.w	r2, #0
 8001f56:	f002 fbb3 	bl	80046c0 <TIM_CCxCmd>

  TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001f5a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f5e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001f62:	f04f 0108 	mov.w	r1, #8
 8001f66:	f002 fb8b 	bl	8004680 <TIM_OC4PreloadConfig>
}
 8001f6a:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop

08001f74 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	4613      	mov	r3, r2
 8001f82:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( uxPriority < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8001f84:	88fb      	ldrh	r3, [r7, #6]
 8001f86:	4618      	mov	r0, r3
 8001f88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f8a:	f000 fd75 	bl	8002a78 <prvAllocateTCBAndStack>
 8001f8e:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f000 80a5 	beq.w	80020e2 <xTaskGenericCreate+0x16e>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001fa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fa6:	18d3      	adds	r3, r2, r3
 8001fa8:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f023 0307 	bic.w	r3, r3, #7
 8001fb0:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	69b8      	ldr	r0, [r7, #24]
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fbe:	f000 fc33 	bl	8002828 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fc2:	6978      	ldr	r0, [r7, #20]
 8001fc4:	68f9      	ldr	r1, [r7, #12]
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	f001 f9e4 	bl	8003394 <pxPortInitialiseStack>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		configASSERT( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
 8001fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d002      	beq.n	8001fde <xTaskGenericCreate+0x6a>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8001fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	601a      	str	r2, [r3, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
 8001fde:	f001 fa6d 	bl	80034bc <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8001fe2:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f103 0201 	add.w	r2, r3, #1
 8001ff0:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff8:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8001ffa:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8001ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10f      	bne.n	8002028 <xTaskGenericCreate+0xb4>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8002008:	f240 63cc 	movw	r3, #1740	; 0x6cc
 800200c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 8002014:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8002018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d118      	bne.n	8002054 <xTaskGenericCreate+0xe0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8002022:	f000 fc45 	bl	80028b0 <prvInitialiseTaskLists>
 8002026:	e015      	b.n	8002054 <xTaskGenericCreate+0xe0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8002028:	f240 73b8 	movw	r3, #1976	; 0x7b8
 800202c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10e      	bne.n	8002054 <xTaskGenericCreate+0xe0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8002036:	f240 63cc 	movw	r3, #1740	; 0x6cc
 800203a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002044:	429a      	cmp	r2, r3
 8002046:	d805      	bhi.n	8002054 <xTaskGenericCreate+0xe0>
					{
						pxCurrentTCB = pxNewTCB;
 8002048:	f240 63cc 	movw	r3, #1740	; 0x6cc
 800204c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002058:	f240 73b0 	movw	r3, #1968	; 0x7b0
 800205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	d906      	bls.n	8002074 <xTaskGenericCreate+0x100>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800206a:	f240 73b0 	movw	r3, #1968	; 0x7b0
 800206e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002072:	601a      	str	r2, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
 8002074:	f240 73cc 	movw	r3, #1996	; 0x7cc
 8002078:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f103 0201 	add.w	r2, r3, #1
 8002082:	f240 73cc 	movw	r3, #1996	; 0x7cc
 8002086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800208a:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002090:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002094:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d906      	bls.n	80020ac <xTaskGenericCreate+0x138>
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a2:	f240 73b4 	movw	r3, #1972	; 0x7b4
 80020a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020b0:	4613      	mov	r3, r2
 80020b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80020b6:	189b      	adds	r3, r3, r2
 80020b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80020bc:	461a      	mov	r2, r3
 80020be:	f240 63d0 	movw	r3, #1744	; 0x6d0
 80020c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c6:	18d2      	adds	r2, r2, r3
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	f103 0304 	add.w	r3, r3, #4
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	f001 f8d3 	bl	800327c <vListInsertEnd>

			xReturn = pdPASS;
 80020d6:	f04f 0301 	mov.w	r3, #1
 80020da:	61fb      	str	r3, [r7, #28]
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 80020dc:	f001 fa04 	bl	80034e8 <vPortExitCritical>
 80020e0:	e002      	b.n	80020e8 <xTaskGenericCreate+0x174>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
 80020e6:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d111      	bne.n	8002112 <xTaskGenericCreate+0x19e>
	{
		if( xSchedulerRunning != pdFALSE )
 80020ee:	f240 73b8 	movw	r3, #1976	; 0x7b8
 80020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00a      	beq.n	8002112 <xTaskGenericCreate+0x19e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 80020fc:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002100:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210a:	429a      	cmp	r2, r3
 800210c:	d201      	bcs.n	8002112 <xTaskGenericCreate+0x19e>
			{
				portYIELD_WITHIN_API();
 800210e:	f001 f9c9 	bl	80034a4 <vPortYieldFromISR>
			}
		}
	}

	return xReturn;
 8002112:	69fb      	ldr	r3, [r7, #28]
}
 8002114:	4618      	mov	r0, r3
 8002116:	f107 0720 	add.w	r7, r7, #32
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop

08002120 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af04      	add	r7, sp, #16
	/* Add the idle task at the lowest priority. */
	#if ( INCLUDE_xTaskGetIdleTaskHandle == 1 )
	{
		/* Create the idle task, storing its handle in xIdleTaskHandle so it can
		be returned by the xTaskGetIdleTaskHandle() function. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
 8002126:	f04f 0300 	mov.w	r3, #0
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002130:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	f04f 0300 	mov.w	r3, #0
 800213a:	9302      	str	r3, [sp, #8]
 800213c:	f04f 0300 	mov.w	r3, #0
 8002140:	9303      	str	r3, [sp, #12]
 8002142:	f642 0005 	movw	r0, #10245	; 0x2805
 8002146:	f6c0 0000 	movt	r0, #2048	; 0x800
 800214a:	f244 713c 	movw	r1, #18236	; 0x473c
 800214e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002152:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002156:	f04f 0300 	mov.w	r3, #0
 800215a:	f7ff ff0b 	bl	8001f74 <xTaskGenericCreate>
 800215e:	6078      	str	r0, [r7, #4]
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d115      	bne.n	8002192 <vTaskStartScheduler+0x72>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 8002166:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 800216a:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
 800216e:	f240 73b8 	movw	r3, #1976	; 0x7b8
 8002172:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002176:	f04f 0201 	mov.w	r2, #1
 800217a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 800217c:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002184:	f04f 0200 	mov.w	r2, #0
 8002188:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800218a:	f7fe feed 	bl	8000f68 <init_us_timer>
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800218e:	f001 f951 	bl	8003434 <xPortStartScheduler>
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
}
 8002192:	f107 0708 	add.w	r7, r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop

0800219c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 80021a0:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80021a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f103 0201 	add.w	r2, r3, #1
 80021ae:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80021b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021b6:	601a      	str	r2, [r3, #0]
}
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bc80      	pop	{r7}
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop

080021c0 <xTaskResumeAll>:
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 80021c0:	b590      	push	{r4, r7, lr}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80021cc:	f001 f976 	bl	80034bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80021d0:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80021d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f103 32ff 	add.w	r2, r3, #4294967295
 80021de:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80021e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021e6:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 80021e8:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80021ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f040 8085 	bne.w	8002302 <xTaskResumeAll+0x142>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 80021f8:	f240 73a8 	movw	r3, #1960	; 0x7a8
 80021fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d07d      	beq.n	8002302 <xTaskResumeAll+0x142>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 800220c:	e03c      	b.n	8002288 <xTaskResumeAll+0xc8>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
 800220e:	f240 7364 	movw	r3, #1892	; 0x764
 8002212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xEventListItem ) );
 800221a:	f104 0318 	add.w	r3, r4, #24
 800221e:	4618      	mov	r0, r3
 8002220:	f001 f88e 	bl	8003340 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
 8002224:	f104 0304 	add.w	r3, r4, #4
 8002228:	4618      	mov	r0, r3
 800222a:	f001 f889 	bl	8003340 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 800222e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002230:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d905      	bls.n	800224a <xTaskResumeAll+0x8a>
 800223e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002240:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800224c:	4613      	mov	r3, r2
 800224e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002252:	189b      	adds	r3, r3, r2
 8002254:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002258:	461a      	mov	r2, r3
 800225a:	f240 63d0 	movw	r3, #1744	; 0x6d0
 800225e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002262:	18d2      	adds	r2, r2, r3
 8002264:	f104 0304 	add.w	r3, r4, #4
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	f001 f806 	bl	800327c <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002270:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002272:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227e:	429a      	cmp	r2, r3
 8002280:	d302      	bcc.n	8002288 <xTaskResumeAll+0xc8>
					{
						xYieldRequired = pdTRUE;
 8002282:	f04f 0301 	mov.w	r3, #1
 8002286:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 8002288:	f240 7364 	movw	r3, #1892	; 0x764
 800228c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1bb      	bne.n	800220e <xTaskResumeAll+0x4e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 8002296:	f240 73c0 	movw	r3, #1984	; 0x7c0
 800229a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d018      	beq.n	80022d6 <xTaskResumeAll+0x116>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80022a4:	e00d      	b.n	80022c2 <xTaskResumeAll+0x102>
					{
						vTaskIncrementTick();
 80022a6:	f000 f835 	bl	8002314 <vTaskIncrementTick>
						--uxMissedTicks;
 80022aa:	f240 73c0 	movw	r3, #1984	; 0x7c0
 80022ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f103 32ff 	add.w	r2, r3, #4294967295
 80022b8:	f240 73c0 	movw	r3, #1984	; 0x7c0
 80022bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022c0:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80022c2:	f240 73c0 	movw	r3, #1984	; 0x7c0
 80022c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1ea      	bne.n	80022a6 <xTaskResumeAll+0xe6>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
 80022d0:	f04f 0301 	mov.w	r3, #1
 80022d4:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d006      	beq.n	80022ea <xTaskResumeAll+0x12a>
 80022dc:	f240 73c4 	movw	r3, #1988	; 0x7c4
 80022e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d10b      	bne.n	8002302 <xTaskResumeAll+0x142>
				{
					xAlreadyYielded = pdTRUE;
 80022ea:	f04f 0301 	mov.w	r3, #1
 80022ee:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
 80022f0:	f240 73c4 	movw	r3, #1988	; 0x7c4
 80022f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
 80022fe:	f001 f8d1 	bl	80034a4 <vPortYieldFromISR>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 8002302:	f001 f8f1 	bl	80034e8 <vPortExitCritical>

	return xAlreadyYielded;
 8002306:	687b      	ldr	r3, [r7, #4]
}
 8002308:	4618      	mov	r0, r3
 800230a:	f107 070c 	add.w	r7, r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	bd90      	pop	{r4, r7, pc}
 8002312:	bf00      	nop

08002314 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800231a:	f240 73bc 	movw	r3, #1980	; 0x7bc
 800231e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	f040 80c0 	bne.w	80024aa <vTaskIncrementTick+0x196>
	{
		++xTickCount;
 800232a:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800232e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f103 0201 	add.w	r2, r3, #1
 8002338:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800233c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002340:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
 8002342:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002346:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d140      	bne.n	80023d2 <vTaskIncrementTick+0xbe>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
			
			pxTemp = pxDelayedTaskList;
 8002350:	f240 735c 	movw	r3, #1884	; 0x75c
 8002354:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 800235c:	f240 7360 	movw	r3, #1888	; 0x760
 8002360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	f240 735c 	movw	r3, #1884	; 0x75c
 800236a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800236e:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
 8002370:	f240 7360 	movw	r3, #1888	; 0x760
 8002374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
 800237c:	f240 73c8 	movw	r3, #1992	; 0x7c8
 8002380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f103 0201 	add.w	r2, r3, #1
 800238a:	f240 73c8 	movw	r3, #1992	; 0x7c8
 800238e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002392:	601a      	str	r2, [r3, #0]
	
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002394:	f240 735c 	movw	r3, #1884	; 0x75c
 8002398:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d107      	bne.n	80023b4 <vTaskIncrementTick+0xa0>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the	
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
 80023a4:	f240 5344 	movw	r3, #1348	; 0x544
 80023a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	e00e      	b.n	80023d2 <vTaskIncrementTick+0xbe>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80023b4:	f240 735c 	movw	r3, #1884	; 0x75c
 80023b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	f240 5344 	movw	r3, #1348	; 0x544
 80023cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d0:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 80023d2:	f240 73ac 	movw	r3, #1964	; 0x7ac
 80023d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	f240 5344 	movw	r3, #1348	; 0x544
 80023e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d36b      	bcc.n	80024c2 <vTaskIncrementTick+0x1ae>
 80023ea:	f240 735c 	movw	r3, #1884	; 0x75c
 80023ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d107      	bne.n	800240a <vTaskIncrementTick+0xf6>
 80023fa:	f240 5344 	movw	r3, #1348	; 0x544
 80023fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002402:	f04f 32ff 	mov.w	r2, #4294967295
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	e05b      	b.n	80024c2 <vTaskIncrementTick+0x1ae>
 800240a:	f240 735c 	movw	r3, #1884	; 0x75c
 800240e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	429a      	cmp	r2, r3
 800242e:	d206      	bcs.n	800243e <vTaskIncrementTick+0x12a>
 8002430:	f240 5344 	movw	r3, #1348	; 0x544
 8002434:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	e041      	b.n	80024c2 <vTaskIncrementTick+0x1ae>
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	f103 0304 	add.w	r3, r3, #4
 8002444:	4618      	mov	r0, r3
 8002446:	f000 ff7b 	bl	8003340 <vListRemove>
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244e:	2b00      	cmp	r3, #0
 8002450:	d005      	beq.n	800245e <vTaskIncrementTick+0x14a>
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	f103 0318 	add.w	r3, r3, #24
 8002458:	4618      	mov	r0, r3
 800245a:	f000 ff71 	bl	8003340 <vListRemove>
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002462:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d906      	bls.n	800247e <vTaskIncrementTick+0x16a>
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002474:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002482:	4613      	mov	r3, r2
 8002484:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002488:	189b      	adds	r3, r3, r2
 800248a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800248e:	461a      	mov	r2, r3
 8002490:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8002494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002498:	18d2      	adds	r2, r2, r3
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	f103 0304 	add.w	r3, r3, #4
 80024a0:	4610      	mov	r0, r2
 80024a2:	4619      	mov	r1, r3
 80024a4:	f000 feea 	bl	800327c <vListInsertEnd>
 80024a8:	e79f      	b.n	80023ea <vTaskIncrementTick+0xd6>
	}
	else
	{
		++uxMissedTicks;
 80024aa:	f240 73c0 	movw	r3, #1984	; 0x7c0
 80024ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f103 0201 	add.w	r2, r3, #1
 80024b8:	f240 73c0 	movw	r3, #1984	; 0x7c0
 80024bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024c0:	601a      	str	r2, [r3, #0]
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
 80024c2:	f107 0710 	add.w	r7, r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop

080024cc <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 80024d2:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80024d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d007      	beq.n	80024f0 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 80024e0:	f240 73c4 	movw	r3, #1988	; 0x7c4
 80024e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e8:	f04f 0201 	mov.w	r2, #1
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	e071      	b.n	80025d4 <vTaskSwitchContext+0x108>
			unsigned long ulTempCounter;
			
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTempCounter );
				#else
					ulTempCounter = portGET_RUN_TIME_COUNTER_VALUE();
 80024f0:	f7fe fcf4 	bl	8000edc <get_us_time>
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4613      	mov	r3, r2
 80024fa:	607b      	str	r3, [r7, #4]
				/* Add the amount of time the task has been running to the accumulated
				time so far.  The time the task started running was stored in
				ulTaskSwitchedInTime.  Note that there is no overflow protection here
				so count values are only valid until the timer overflows.  Generally
				this will be about 1 hour assuming a 1uS timer increment. */
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
 80024fc:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002500:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002508:	f240 73d0 	movw	r3, #2000	; 0x7d0
 800250c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	1ac3      	subs	r3, r0, r3
 8002516:	18cb      	adds	r3, r1, r3
 8002518:	64d3      	str	r3, [r2, #76]	; 0x4c
				ulTaskSwitchedInTime = ulTempCounter;
 800251a:	f240 73d0 	movw	r3, #2000	; 0x7d0
 800251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	601a      	str	r2, [r3, #0]
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 8002526:	e00b      	b.n	8002540 <vTaskSwitchContext+0x74>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
 8002528:	f240 73b4 	movw	r3, #1972	; 0x7b4
 800252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f103 32ff 	add.w	r2, r3, #4294967295
 8002536:	f240 73b4 	movw	r3, #1972	; 0x7b4
 800253a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253e:	601a      	str	r2, [r3, #0]
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 8002540:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002544:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	4613      	mov	r3, r2
 800254c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002550:	189b      	adds	r3, r3, r2
 8002552:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002556:	461a      	mov	r2, r3
 8002558:	f240 63d0 	movw	r3, #1744	; 0x6d0
 800255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002560:	18d3      	adds	r3, r2, r3
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0df      	beq.n	8002528 <vTaskSwitchContext+0x5c>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
 8002568:	f240 73b4 	movw	r3, #1972	; 0x7b4
 800256c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	4613      	mov	r3, r2
 8002574:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002578:	189b      	adds	r3, r3, r2
 800257a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800257e:	461a      	mov	r2, r3
 8002580:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8002584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002588:	18d3      	adds	r3, r2, r3
 800258a:	603b      	str	r3, [r7, #0]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	f103 0308 	add.w	r3, r3, #8
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d104      	bne.n	80025ae <vTaskSwitchContext+0xe2>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	68da      	ldr	r2, [r3, #12]
 80025b4:	f240 63cc 	movw	r3, #1740	; 0x6cc
 80025b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025bc:	601a      	str	r2, [r3, #0]
	
		traceTASK_SWITCHED_IN();
 80025be:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 80025c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80025c6:	f240 62cc 	movw	r2, #1740	; 0x6cc
 80025ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025d2:	60da      	str	r2, [r3, #12]
		vWriteTraceToBuffer();
	}
}
 80025d4:	f107 0708 	add.w	r7, r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
 80025e6:	f240 63cc 	movw	r3, #1740	; 0x6cc
 80025ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f103 0318 	add.w	r3, r3, #24
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	4619      	mov	r1, r3
 80025f8:	f000 fe68 	bl	80032cc <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 80025fc:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002600:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f103 0304 	add.w	r3, r3, #4
 800260a:	4618      	mov	r0, r3
 800260c:	f000 fe98 	bl	8003340 <vListRemove>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002616:	d10e      	bne.n	8002636 <vTaskPlaceOnEventList+0x5a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002618:	f240 63cc 	movw	r3, #1740	; 0x6cc
 800261c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f103 0304 	add.w	r3, r3, #4
 8002626:	f240 7090 	movw	r0, #1936	; 0x790
 800262a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800262e:	4619      	mov	r1, r3
 8002630:	f000 fe24 	bl	800327c <vListInsertEnd>
 8002634:	e00a      	b.n	800264c <vTaskPlaceOnEventList+0x70>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
 8002636:	f240 73ac 	movw	r3, #1964	; 0x7ac
 800263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	18d3      	adds	r3, r2, r3
 8002644:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f9d0 	bl	80029ec <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
 800264c:	f107 0710 	add.w	r7, r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <xTaskRemoveFromEventList>:
	
#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.
	
	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f103 0318 	add.w	r3, r3, #24
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fe68 	bl	8003340 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8002670:	f240 73bc 	movw	r3, #1980	; 0x7bc
 8002674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d12b      	bne.n	80026d6 <xTaskRemoveFromEventList+0x82>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f103 0304 	add.w	r3, r3, #4
 8002684:	4618      	mov	r0, r3
 8002686:	f000 fe5b 	bl	8003340 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800268e:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002692:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d906      	bls.n	80026aa <xTaskRemoveFromEventList+0x56>
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a0:	f240 73b4 	movw	r3, #1972	; 0x7b4
 80026a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ae:	4613      	mov	r3, r2
 80026b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026b4:	189b      	adds	r3, r3, r2
 80026b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026ba:	461a      	mov	r2, r3
 80026bc:	f240 63d0 	movw	r3, #1744	; 0x6d0
 80026c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c4:	18d2      	adds	r2, r2, r3
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	f103 0304 	add.w	r3, r3, #4
 80026cc:	4610      	mov	r0, r2
 80026ce:	4619      	mov	r1, r3
 80026d0:	f000 fdd4 	bl	800327c <vListInsertEnd>
 80026d4:	e009      	b.n	80026ea <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	f103 0318 	add.w	r3, r3, #24
 80026dc:	f240 7064 	movw	r0, #1892	; 0x764
 80026e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80026e4:	4619      	mov	r1, r3
 80026e6:	f000 fdc9 	bl	800327c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ee:	f240 63cc 	movw	r3, #1740	; 0x6cc
 80026f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d303      	bcc.n	8002706 <xTaskRemoveFromEventList+0xb2>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 80026fe:	f04f 0301 	mov.w	r3, #1
 8002702:	60fb      	str	r3, [r7, #12]
 8002704:	e002      	b.n	800270c <xTaskRemoveFromEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
 8002706:	f04f 0300 	mov.w	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800270c:	68fb      	ldr	r3, [r7, #12]
}
 800270e:	4618      	mov	r0, r3
 8002710:	f107 0710 	add.w	r7, r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002720:	f240 73c8 	movw	r3, #1992	; 0x7c8
 8002724:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800272e:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002732:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	605a      	str	r2, [r3, #4]
}
 800273c:	f107 070c 	add.w	r7, r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop

08002748 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 8002752:	f000 feb3 	bl	80034bc <vPortEnterCritical>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275e:	d103      	bne.n	8002768 <xTaskCheckForTimeOut+0x20>
			{
				xReturn = pdFALSE;
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	e038      	b.n	80027da <xTaskCheckForTimeOut+0x92>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	f240 73c8 	movw	r3, #1992	; 0x7c8
 8002770:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	429a      	cmp	r2, r3
 8002778:	d00c      	beq.n	8002794 <xTaskCheckForTimeOut+0x4c>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d803      	bhi.n	8002794 <xTaskCheckForTimeOut+0x4c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 800278c:	f04f 0301 	mov.w	r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	e022      	b.n	80027da <xTaskCheckForTimeOut+0x92>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
 8002794:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	1ad2      	subs	r2, r2, r3
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d213      	bcs.n	80027d4 <xTaskCheckForTimeOut+0x8c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6859      	ldr	r1, [r3, #4]
 80027b4:	f240 73ac 	movw	r3, #1964	; 0x7ac
 80027b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	1acb      	subs	r3, r1, r3
 80027c0:	18d2      	adds	r2, r2, r3
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff ffa6 	bl	8002718 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	e002      	b.n	80027da <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			xReturn = pdTRUE;
 80027d4:	f04f 0301 	mov.w	r3, #1
 80027d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80027da:	f000 fe85 	bl	80034e8 <vPortExitCritical>

	return xReturn;
 80027de:	68fb      	ldr	r3, [r7, #12]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	f107 0710 	add.w	r7, r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop

080027ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
 80027f0:	f240 73c4 	movw	r3, #1988	; 0x7c4
 80027f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027f8:	f04f 0201 	mov.w	r2, #1
 80027fc:	601a      	str	r2, [r3, #0]
}
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr

08002804 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	e000      	b.n	8002810 <prvIdleTask+0xc>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
 800280e:	bf00      	nop
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8002810:	f000 f8a0 	bl	8002954 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8002814:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8002818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d9f5      	bls.n	800280e <prvIdleTask+0xa>
			{
				taskYIELD();
 8002822:	f000 fe3f 	bl	80034a4 <vPortYieldFromISR>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
 8002826:	e7f2      	b.n	800280e <prvIdleTask+0xa>

08002828 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800283c:	4618      	mov	r0, r3
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	f04f 0210 	mov.w	r2, #16
 8002844:	f7fe f88a 	bl	800095c <strncpy>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b04      	cmp	r3, #4
 8002856:	d902      	bls.n	800285e <prvInitialiseTCBVariables+0x36>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 8002858:	f04f 0304 	mov.w	r3, #4
 800285c:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f103 0304 	add.w	r3, r3, #4
 8002870:	4618      	mov	r0, r3
 8002872:	f000 fcf5 	bl	8003260 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f103 0318 	add.w	r3, r3, #24
 800287c:	4618      	mov	r0, r3
 800287e:	f000 fcef 	bl	8003260 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f1c3 0205 	rsb	r2, r3, #5
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	64da      	str	r2, [r3, #76]	; 0x4c
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
 80028a8:	f107 0710 	add.w	r7, r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 80028b6:	f04f 0300 	mov.w	r3, #0
 80028ba:	607b      	str	r3, [r7, #4]
 80028bc:	e013      	b.n	80028e6 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	4613      	mov	r3, r2
 80028c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028c6:	189b      	adds	r3, r3, r2
 80028c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028cc:	461a      	mov	r2, r3
 80028ce:	f240 63d0 	movw	r3, #1744	; 0x6d0
 80028d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028d6:	18d3      	adds	r3, r2, r3
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 fca1 	bl	8003220 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f103 0301 	add.w	r3, r3, #1
 80028e4:	607b      	str	r3, [r7, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b04      	cmp	r3, #4
 80028ea:	d9e8      	bls.n	80028be <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 80028ec:	f240 7034 	movw	r0, #1844	; 0x734
 80028f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80028f4:	f000 fc94 	bl	8003220 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 80028f8:	f240 7048 	movw	r0, #1864	; 0x748
 80028fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002900:	f000 fc8e 	bl	8003220 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 8002904:	f240 7064 	movw	r0, #1892	; 0x764
 8002908:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800290c:	f000 fc88 	bl	8003220 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 8002910:	f240 7078 	movw	r0, #1912	; 0x778
 8002914:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002918:	f000 fc82 	bl	8003220 <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 800291c:	f240 7090 	movw	r0, #1936	; 0x790
 8002920:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002924:	f000 fc7c 	bl	8003220 <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002928:	f240 735c 	movw	r3, #1884	; 0x75c
 800292c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002930:	f240 7234 	movw	r2, #1844	; 0x734
 8002934:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002938:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800293a:	f240 7360 	movw	r3, #1888	; 0x760
 800293e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002942:	f240 7248 	movw	r2, #1864	; 0x748
 8002946:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800294a:	601a      	str	r2, [r3, #0]
}
 800294c:	f107 0708 	add.w	r7, r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 800295a:	f240 738c 	movw	r3, #1932	; 0x78c
 800295e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d03c      	beq.n	80029e2 <prvCheckTasksWaitingTermination+0x8e>
		{
			vTaskSuspendAll();
 8002968:	f7ff fc18 	bl	800219c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800296c:	f240 7378 	movw	r3, #1912	; 0x778
 8002970:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	bf14      	ite	ne
 800297a:	2300      	movne	r3, #0
 800297c:	2301      	moveq	r3, #1
 800297e:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
 8002980:	f7ff fc1e 	bl	80021c0 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d12b      	bne.n	80029e2 <prvCheckTasksWaitingTermination+0x8e>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 800298a:	f000 fd97 	bl	80034bc <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 800298e:	f240 7378 	movw	r3, #1912	; 0x778
 8002992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	603b      	str	r3, [r7, #0]
					vListRemove( &( pxTCB->xGenericListItem ) );
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	f103 0304 	add.w	r3, r3, #4
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 fccc 	bl	8003340 <vListRemove>
					--uxCurrentNumberOfTasks;
 80029a8:	f240 73a8 	movw	r3, #1960	; 0x7a8
 80029ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f103 32ff 	add.w	r2, r3, #4294967295
 80029b6:	f240 73a8 	movw	r3, #1960	; 0x7a8
 80029ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029be:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 80029c0:	f240 738c 	movw	r3, #1932	; 0x78c
 80029c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f103 32ff 	add.w	r2, r3, #4294967295
 80029ce:	f240 738c 	movw	r3, #1932	; 0x78c
 80029d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029d6:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 80029d8:	f000 fd86 	bl	80034e8 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 80029dc:	6838      	ldr	r0, [r7, #0]
 80029de:	f000 f885 	bl	8002aec <prvDeleteTCB>
			}
		}
	}
	#endif
}
 80029e2:	f107 0708 	add.w	r7, r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop

080029ec <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80029f4:	f240 63cc 	movw	r3, #1740	; 0x6cc
 80029f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8002a02:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8002a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d210      	bcs.n	8002a34 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002a12:	f240 7360 	movw	r3, #1888	; 0x760
 8002a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f103 0304 	add.w	r3, r3, #4
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f000 fc4d 	bl	80032cc <vListInsert>
 8002a32:	e01d      	b.n	8002a70 <prvAddCurrentTaskToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8002a34:	f240 735c 	movw	r3, #1884	; 0x75c
 8002a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f103 0304 	add.w	r3, r3, #4
 8002a4c:	4610      	mov	r0, r2
 8002a4e:	4619      	mov	r1, r3
 8002a50:	f000 fc3c 	bl	80032cc <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8002a54:	f240 5344 	movw	r3, #1348	; 0x544
 8002a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d205      	bcs.n	8002a70 <prvAddCurrentTaskToDelayedList+0x84>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8002a64:	f240 5344 	movw	r3, #1348	; 0x544
 8002a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002a70:	f107 0708 	add.w	r7, r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	6039      	str	r1, [r7, #0]
 8002a82:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8002a84:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002a88:	f7fd fbda 	bl	8000240 <malloc>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	60fb      	str	r3, [r7, #12]

	if( pxNewTCB != NULL )
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d023      	beq.n	8002ade <prvAllocateTCBAndStack+0x66>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d107      	bne.n	8002aac <prvAllocateTCBAndStack+0x34>
 8002a9c:	88fb      	ldrh	r3, [r7, #6]
 8002a9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fd fbcc 	bl	8000240 <malloc>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	e000      	b.n	8002aae <prvAllocateTCBAndStack+0x36>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d106      	bne.n	8002ac8 <prvAllocateTCBAndStack+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f7fd fbc8 	bl	8000250 <free>
			pxNewTCB = NULL;
 8002ac0:	f04f 0300 	mov.w	r3, #0
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	e00a      	b.n	8002ade <prvAllocateTCBAndStack+0x66>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002acc:	88fb      	ldrh	r3, [r7, #6]
 8002ace:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	f04f 01a5 	mov.w	r1, #165	; 0xa5
 8002ad8:	461a      	mov	r2, r3
 8002ada:	f7fd fef9 	bl	80008d0 <memset>
		}
	}

	return pxNewTCB;
 8002ade:	68fb      	ldr	r3, [r7, #12]
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f107 0710 	add.w	r7, r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop

08002aec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fd fba9 	bl	8000250 <free>
		vPortFree( pxTCB );
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7fd fba6 	bl	8000250 <free>
	}
 8002b04:	f107 0708 	add.w	r7, r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8002b12:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	607b      	str	r3, [r7, #4]

		return xReturn;
 8002b1e:	687b      	ldr	r3, [r7, #4]
	}
 8002b20:	4618      	mov	r0, r3
 8002b22:	f107 070c 	add.w	r7, r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	60fb      	str	r3, [r7, #12]

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3c:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d257      	bcs.n	8002bfc <vTaskPriorityInherit+0xd0>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
 8002b4c:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	f1c3 0205 	rsb	r2, r3, #5
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	619a      	str	r2, [r3, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6959      	ldr	r1, [r3, #20]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b68:	4613      	mov	r3, r2
 8002b6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b6e:	189b      	adds	r3, r3, r2
 8002b70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b74:	461a      	mov	r2, r3
 8002b76:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8002b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b7e:	18d3      	adds	r3, r2, r3
 8002b80:	4299      	cmp	r1, r3
 8002b82:	d133      	bne.n	8002bec <vTaskPriorityInherit+0xc0>
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f103 0304 	add.w	r3, r3, #4
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 fbd8 	bl	8003340 <vListRemove>

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002b90:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	62da      	str	r2, [r3, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba4:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d906      	bls.n	8002bc0 <vTaskPriorityInherit+0x94>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb6:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bca:	189b      	adds	r3, r3, r2
 8002bcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8002bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bda:	18d2      	adds	r2, r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f103 0304 	add.w	r3, r3, #4
 8002be2:	4610      	mov	r0, r2
 8002be4:	4619      	mov	r1, r3
 8002be6:	f000 fb49 	bl	800327c <vListInsertEnd>
 8002bea:	e007      	b.n	8002bfc <vTaskPriorityInherit+0xd0>
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002bec:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8002bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}
 8002bfc:	f107 0710 	add.w	r7, r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d03a      	beq.n	8002c8c <vTaskPriorityDisinherit+0x88>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d034      	beq.n	8002c8c <vTaskPriorityDisinherit+0x88>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f103 0304 	add.w	r3, r3, #4
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f000 fb89 	bl	8003340 <vListRemove>

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3a:	f1c3 0205 	rsb	r2, r3, #5
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c46:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d906      	bls.n	8002c62 <vTaskPriorityDisinherit+0x5e>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c58:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8002c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c66:	4613      	mov	r3, r2
 8002c68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002c6c:	189b      	adds	r3, r3, r2
 8002c6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002c72:	461a      	mov	r2, r3
 8002c74:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8002c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c7c:	18d2      	adds	r2, r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	f103 0304 	add.w	r3, r3, #4
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	f000 faf8 	bl	800327c <vListInsertEnd>
			}
		}
	}
 8002c8c:	f107 0710 	add.w	r7, r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
 8002c9e:	f04f 0300 	mov.w	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d056      	beq.n	8002d58 <xQueueCreate+0xc4>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
 8002caa:	f04f 004c 	mov.w	r0, #76	; 0x4c
 8002cae:	f7fd fac7 	bl	8000240 <malloc>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	613b      	str	r3, [r7, #16]
		if( pxNewQueue != NULL )
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d04d      	beq.n	8002d58 <xQueueCreate+0xc4>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	fb02 f303 	mul.w	r3, r2, r3
 8002cc4:	f103 0301 	add.w	r3, r3, #1
 8002cc8:	60fb      	str	r3, [r7, #12]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f7fd fab8 	bl	8000240 <malloc>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d038      	beq.n	8002d52 <xQueueCreate+0xbe>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6839      	ldr	r1, [r7, #0]
 8002ce8:	fb01 f303 	mul.w	r3, r1, r3
 8002cec:	18d2      	adds	r2, r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	605a      	str	r2, [r3, #4]
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	639a      	str	r2, [r3, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	609a      	str	r2, [r3, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d0c:	6839      	ldr	r1, [r7, #0]
 8002d0e:	fb01 f303 	mul.w	r3, r1, r3
 8002d12:	18d2      	adds	r2, r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	60da      	str	r2, [r3, #12]
				pxNewQueue->uxLength = uxQueueLength;
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	641a      	str	r2, [r3, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	f04f 32ff 	mov.w	r2, #4294967295
 8002d2a:	645a      	str	r2, [r3, #68]	; 0x44
				pxNewQueue->xTxLock = queueUNLOCKED;
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d32:	649a      	str	r2, [r3, #72]	; 0x48

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	f103 0310 	add.w	r3, r3, #16
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fa70 	bl	8003220 <vListInitialise>
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002d46:	4618      	mov	r0, r3
 8002d48:	f000 fa6a 	bl	8003220 <vListInitialise>

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	e002      	b.n	8002d58 <xQueueCreate+0xc4>
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
 8002d52:	6938      	ldr	r0, [r7, #16]
 8002d54:	f7fd fa7c 	bl	8000250 <free>
		}
	}

	configASSERT( xReturn );

	return xReturn;
 8002d58:	697b      	ldr	r3, [r7, #20]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f107 0718 	add.w	r7, r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b088      	sub	sp, #32
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
 8002d70:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	e000      	b.n	8002d7c <xQueueGenericSend+0x18>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8002d7a:	bf00      	nop
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d7c:	f000 fb9e 	bl	80034bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d218      	bcs.n	8002dbe <xQueueGenericSend+0x5a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	68b9      	ldr	r1, [r7, #8]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	f000 f93b 	bl	800300c <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <xQueueGenericSend+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fc55 	bl	8002654 <xTaskRemoveFromEventList>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d101      	bne.n	8002db4 <xQueueGenericSend+0x50>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
 8002db0:	f000 fb78 	bl	80034a4 <vPortYieldFromISR>
					}
				}

				taskEXIT_CRITICAL();
 8002db4:	f000 fb98 	bl	80034e8 <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
 8002db8:	f04f 0301 	mov.w	r3, #1
 8002dbc:	e05d      	b.n	8002e7a <xQueueGenericSend+0x116>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d104      	bne.n	8002dce <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002dc4:	f000 fb90 	bl	80034e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002dc8:	f04f 0300 	mov.w	r3, #0
 8002dcc:	e055      	b.n	8002e7a <xQueueGenericSend+0x116>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d107      	bne.n	8002de4 <xQueueGenericSend+0x80>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002dd4:	f107 0314 	add.w	r3, r7, #20
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fc9d 	bl	8002718 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dde:	f04f 0301 	mov.w	r3, #1
 8002de2:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
 8002de4:	f000 fb80 	bl	80034e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002de8:	f7ff f9d8 	bl	800219c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002dec:	f000 fb66 	bl	80034bc <vPortEnterCritical>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df8:	d103      	bne.n	8002e02 <xQueueGenericSend+0x9e>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f04f 0200 	mov.w	r2, #0
 8002e00:	645a      	str	r2, [r3, #68]	; 0x44
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0a:	d103      	bne.n	8002e14 <xQueueGenericSend+0xb0>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	649a      	str	r2, [r3, #72]	; 0x48
 8002e14:	f000 fb68 	bl	80034e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f107 0304 	add.w	r3, r7, #4
 8002e22:	4619      	mov	r1, r3
 8002e24:	f7ff fc90 	bl	8002748 <xTaskCheckForTimeOut>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d11e      	bne.n	8002e6c <xQueueGenericSend+0x108>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 f9de 	bl	80031f0 <prvIsQueueFull>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d012      	beq.n	8002e60 <xQueueGenericSend+0xfc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f103 0210 	add.w	r2, r3, #16
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4610      	mov	r0, r2
 8002e44:	4619      	mov	r1, r3
 8002e46:	f7ff fbc9 	bl	80025dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 f96a 	bl	8003124 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e50:	f7ff f9b6 	bl	80021c0 <xTaskResumeAll>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d18f      	bne.n	8002d7a <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 8002e5a:	f000 fb23 	bl	80034a4 <vPortYieldFromISR>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8002e5e:	e78c      	b.n	8002d7a <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 f95f 	bl	8003124 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e66:	f7ff f9ab 	bl	80021c0 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8002e6a:	e786      	b.n	8002d7a <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 f959 	bl	8003124 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e72:	f7ff f9a5 	bl	80021c0 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e76:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f107 0720 	add.w	r7, r7, #32
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
 8002e90:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	e000      	b.n	8002e9c <xQueueGenericReceive+0x18>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8002e9a:	bf00      	nop
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e9c:	f000 fb0e 	bl	80034bc <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d03f      	beq.n	8002f28 <xQueueGenericReceive+0xa4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	68b9      	ldr	r1, [r7, #8]
 8002eb2:	f000 f90f 	bl	80030d4 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d11e      	bne.n	8002efa <xQueueGenericReceive+0x76>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec0:	f103 32ff 	add.w	r2, r3, #4294967295
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d104      	bne.n	8002eda <xQueueGenericReceive+0x56>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
 8002ed0:	f7ff fe1c 	bl	8002b0c <xTaskGetCurrentTaskHandle>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d01d      	beq.n	8002f1e <xQueueGenericReceive+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f103 0310 	add.w	r3, r3, #16
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fbb3 	bl	8002654 <xTaskRemoveFromEventList>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d114      	bne.n	8002f1e <xQueueGenericReceive+0x9a>
						{
							portYIELD_WITHIN_API();
 8002ef4:	f000 fad6 	bl	80034a4 <vPortYieldFromISR>
 8002ef8:	e011      	b.n	8002f1e <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00a      	beq.n	8002f1e <xQueueGenericReceive+0x9a>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff fba0 	bl	8002654 <xTaskRemoveFromEventList>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <xQueueGenericReceive+0x9a>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
 8002f1a:	f000 fac3 	bl	80034a4 <vPortYieldFromISR>
						}
					}

				}

				taskEXIT_CRITICAL();
 8002f1e:	f000 fae3 	bl	80034e8 <vPortExitCritical>
				return pdPASS;
 8002f22:	f04f 0301 	mov.w	r3, #1
 8002f26:	e06b      	b.n	8003000 <xQueueGenericReceive+0x17c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d104      	bne.n	8002f38 <xQueueGenericReceive+0xb4>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f2e:	f000 fadb 	bl	80034e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f32:	f04f 0300 	mov.w	r3, #0
 8002f36:	e063      	b.n	8003000 <xQueueGenericReceive+0x17c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d107      	bne.n	8002f4e <xQueueGenericReceive+0xca>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002f3e:	f107 0310 	add.w	r3, r7, #16
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff fbe8 	bl	8002718 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f48:	f04f 0301 	mov.w	r3, #1
 8002f4c:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f4e:	f000 facb 	bl	80034e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f52:	f7ff f923 	bl	800219c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f56:	f000 fab1 	bl	80034bc <vPortEnterCritical>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f62:	d103      	bne.n	8002f6c <xQueueGenericReceive+0xe8>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f04f 0200 	mov.w	r2, #0
 8002f6a:	645a      	str	r2, [r3, #68]	; 0x44
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f74:	d103      	bne.n	8002f7e <xQueueGenericReceive+0xfa>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	649a      	str	r2, [r3, #72]	; 0x48
 8002f7e:	f000 fab3 	bl	80034e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f82:	f107 0310 	add.w	r3, r7, #16
 8002f86:	4618      	mov	r0, r3
 8002f88:	f107 0304 	add.w	r3, r7, #4
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	f7ff fbdb 	bl	8002748 <xTaskCheckForTimeOut>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d12c      	bne.n	8002ff2 <xQueueGenericReceive+0x16e>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 f913 	bl	80031c4 <prvIsQueueEmpty>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d020      	beq.n	8002fe6 <xQueueGenericReceive+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d108      	bne.n	8002fbe <xQueueGenericReceive+0x13a>
					{
						portENTER_CRITICAL();
 8002fac:	f000 fa86 	bl	80034bc <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fdb9 	bl	8002b2c <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
 8002fba:	f000 fa95 	bl	80034e8 <vPortExitCritical>
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	4619      	mov	r1, r3
 8002fca:	f7ff fb07 	bl	80025dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f8a8 	bl	8003124 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002fd4:	f7ff f8f4 	bl	80021c0 <xTaskResumeAll>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f47f af5d 	bne.w	8002e9a <xQueueGenericReceive+0x16>
				{
					portYIELD_WITHIN_API();
 8002fe0:	f000 fa60 	bl	80034a4 <vPortYieldFromISR>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8002fe4:	e759      	b.n	8002e9a <xQueueGenericReceive+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f89c 	bl	8003124 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002fec:	f7ff f8e8 	bl	80021c0 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8002ff0:	e753      	b.n	8002e9a <xQueueGenericReceive+0x16>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 f896 	bl	8003124 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ff8:	f7ff f8e2 	bl	80021c0 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8002ffc:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 8003000:	4618      	mov	r0, r3
 8003002:	f107 0720 	add.w	r7, r7, #32
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop

0800300c <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10d      	bne.n	800303c <prvCopyDataToQueue+0x30>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d14a      	bne.n	80030be <prvCopyDataToQueue+0xb2>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fde9 	bl	8002c04 <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	605a      	str	r2, [r3, #4]
 800303a:	e040      	b.n	80030be <prvCopyDataToQueue+0xb2>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d11b      	bne.n	800307a <prvCopyDataToQueue+0x6e>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6899      	ldr	r1, [r3, #8]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	4608      	mov	r0, r1
 800304e:	4611      	mov	r1, r2
 8003050:	461a      	mov	r2, r3
 8003052:	f7fd fbc5 	bl	80007e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	18d2      	adds	r2, r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	429a      	cmp	r2, r3
 800306e:	d326      	bcc.n	80030be <prvCopyDataToQueue+0xb2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	609a      	str	r2, [r3, #8]
 8003078:	e021      	b.n	80030be <prvCopyDataToQueue+0xb2>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	68d9      	ldr	r1, [r3, #12]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	4608      	mov	r0, r1
 8003086:	4611      	mov	r1, r2
 8003088:	461a      	mov	r2, r3
 800308a:	f7fd fba9 	bl	80007e0 <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	f1c3 0300 	rsb	r3, r3, #0
 800309a:	18d2      	adds	r2, r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	68da      	ldr	r2, [r3, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d208      	bcs.n	80030be <prvCopyDataToQueue+0xb2>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b4:	f1c3 0300 	rsb	r3, r3, #0
 80030b8:	18d2      	adds	r2, r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c2:	f103 0201 	add.w	r2, r3, #1
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80030ca:	f107 0710 	add.w	r7, r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop

080030d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d01a      	beq.n	800311c <prvCopyDataFromQueue+0x48>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	18d2      	adds	r2, r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68da      	ldr	r2, [r3, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d303      	bcc.n	8003108 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	6839      	ldr	r1, [r7, #0]
 8003112:	4608      	mov	r0, r1
 8003114:	4611      	mov	r1, r2
 8003116:	461a      	mov	r2, r3
 8003118:	f7fd fb62 	bl	80007e0 <memcpy>
	}
}
 800311c:	f107 0708 	add.w	r7, r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800312c:	f000 f9c6 	bl	80034bc <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8003130:	e014      	b.n	800315c <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	2b00      	cmp	r3, #0
 8003138:	d015      	beq.n	8003166 <prvUnlockQueue+0x42>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fa87 	bl	8002654 <xTaskRemoveFromEventList>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <prvUnlockQueue+0x2c>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
 800314c:	f7ff fb4e 	bl	80027ec <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003154:	f103 32ff 	add.w	r2, r3, #4294967295
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003160:	2b00      	cmp	r3, #0
 8003162:	dce6      	bgt.n	8003132 <prvUnlockQueue+0xe>
 8003164:	e000      	b.n	8003168 <prvUnlockQueue+0x44>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
 8003166:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f04f 32ff 	mov.w	r2, #4294967295
 800316e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8003170:	f000 f9ba 	bl	80034e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003174:	f000 f9a2 	bl	80034bc <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8003178:	e014      	b.n	80031a4 <prvUnlockQueue+0x80>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d015      	beq.n	80031ae <prvUnlockQueue+0x8a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f103 0310 	add.w	r3, r3, #16
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff fa63 	bl	8002654 <xTaskRemoveFromEventList>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
 8003194:	f7ff fb2a 	bl	80027ec <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319c:	f103 32ff 	add.w	r2, r3, #4294967295
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	dce6      	bgt.n	800317a <prvUnlockQueue+0x56>
 80031ac:	e000      	b.n	80031b0 <prvUnlockQueue+0x8c>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
 80031ae:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f04f 32ff 	mov.w	r2, #4294967295
 80031b6:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80031b8:	f000 f996 	bl	80034e8 <vPortExitCritical>
}
 80031bc:	f107 0708 	add.w	r7, r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 80031cc:	f000 f976 	bl	80034bc <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	bf14      	ite	ne
 80031d8:	2300      	movne	r3, #0
 80031da:	2301      	moveq	r3, #1
 80031dc:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
 80031de:	f000 f983 	bl	80034e8 <vPortExitCritical>

	return xReturn;
 80031e2:	68fb      	ldr	r3, [r7, #12]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	f107 0710 	add.w	r7, r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop

080031f0 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 80031f8:	f000 f960 	bl	80034bc <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003204:	429a      	cmp	r2, r3
 8003206:	bf14      	ite	ne
 8003208:	2300      	movne	r3, #0
 800320a:	2301      	moveq	r3, #1
 800320c:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
 800320e:	f000 f96b 	bl	80034e8 <vPortExitCritical>

	return xReturn;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	4618      	mov	r0, r3
 8003216:	f107 0710 	add.w	r7, r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop

08003220 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f103 0208 	add.w	r2, r3, #8
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f04f 32ff 	mov.w	r2, #4294967295
 8003238:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f103 0208 	add.w	r2, r3, #8
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f103 0208 	add.w	r2, r3, #8
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f04f 0200 	mov.w	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
}
 8003256:	f107 070c 	add.w	r7, r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr

08003260 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	611a      	str	r2, [r3, #16]
}
 8003270:	f107 070c 	add.w	r7, r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	bc80      	pop	{r7}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f103 0201 	add.w	r2, r3, #1
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	601a      	str	r2, [r3, #0]
}
 80032c2:	f107 0714 	add.w	r7, r7, #20
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr

080032cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e2:	d103      	bne.n	80032ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	e00d      	b.n	8003308 <vListInsert+0x3c>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f103 0308 	add.w	r3, r3, #8
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	e002      	b.n	80032fc <vListInsert+0x30>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	429a      	cmp	r2, r3
 8003306:	d9f6      	bls.n	80032f6 <vListInsert+0x2a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f103 0201 	add.w	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	601a      	str	r2, [r3, #0]
}
 8003336:	f107 0714 	add.w	r7, r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr

08003340 <vListRemove>:
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6892      	ldr	r2, [r2, #8]
 8003350:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6852      	ldr	r2, [r2, #4]
 800335a:	605a      	str	r2, [r3, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	429a      	cmp	r2, r3
 800336a:	d103      	bne.n	8003374 <vListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f04f 0200 	mov.w	r2, #0
 800337a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f103 32ff 	add.w	r2, r3, #4294967295
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	601a      	str	r2, [r3, #0]
}
 8003388:	f107 0714 	add.w	r7, r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop

08003394 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f1a3 0304 	sub.w	r3, r3, #4
 80033a6:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033ae:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f1a3 0304 	sub.w	r3, r3, #4
 80033b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f1a3 0304 	sub.w	r3, r3, #4
 80033c4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f1a3 0314 	sub.w	r3, r3, #20
 80033d4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f1a3 0304 	sub.w	r3, r3, #4
 80033e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f06f 0202 	mvn.w	r2, #2
 80033ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f1a3 0320 	sub.w	r3, r3, #32
 80033f2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80033f4:	68fb      	ldr	r3, [r7, #12]
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	f107 0714 	add.w	r7, r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc80      	pop	{r7}
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003404:	4b05      	ldr	r3, [pc, #20]	; (800341c <pxCurrentTCBConst2>)
 8003406:	6819      	ldr	r1, [r3, #0]
 8003408:	6808      	ldr	r0, [r1, #0]
 800340a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800340e:	f380 8809 	msr	PSP, r0
 8003412:	f04f 0000 	mov.w	r0, #0
 8003416:	f380 8811 	msr	BASEPRI, r0
 800341a:	4770      	bx	lr

0800341c <pxCurrentTCBConst2>:
 800341c:	200006cc 	.word	0x200006cc

08003420 <vPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void vPortStartFirstTask( void )
{
	__asm volatile(
 8003420:	4803      	ldr	r0, [pc, #12]	; (8003430 <vPortStartFirstTask+0x10>)
 8003422:	6800      	ldr	r0, [r0, #0]
 8003424:	6800      	ldr	r0, [r0, #0]
 8003426:	f380 8808 	msr	MSP, r0
 800342a:	b662      	cpsie	i
 800342c:	df00      	svc	0
 800342e:	bf00      	nop
 8003430:	e000ed08 	.word	0xe000ed08

08003434 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
	/* Make PendSV and SysTick the lowest priority interrupts. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8003438:	f64e 5320 	movw	r3, #60704	; 0xed20
 800343c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003440:	f64e 5220 	movw	r2, #60704	; 0xed20
 8003444:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 800344e:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8003450:	f64e 5320 	movw	r3, #60704	; 0xed20
 8003454:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003458:	f64e 5220 	movw	r2, #60704	; 0xed20
 800345c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003460:	6812      	ldr	r2, [r2, #0]
 8003462:	f042 427f 	orr.w	r2, r2, #4278190080	; 0xff000000
 8003466:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8003468:	f000 f89e 	bl	80035a8 <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800346c:	f240 5348 	movw	r3, #1352	; 0x548
 8003470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800347a:	f000 f8b5 	bl	80035e8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800347e:	f64e 7334 	movw	r3, #61236	; 0xef34
 8003482:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003486:	f64e 7234 	movw	r2, #61236	; 0xef34
 800348a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800348e:	6812      	ldr	r2, [r2, #0]
 8003490:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8003494:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8003496:	f7ff ffc3 	bl	8003420 <vPortStartFirstTask>

	/* Should not get here! */
	return 0;
 800349a:	f04f 0300 	mov.w	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop

080034a4 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80034a8:	f64e 5304 	movw	r3, #60676	; 0xed04
 80034ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034b4:	601a      	str	r2, [r3, #0]
}
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr

080034bc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80034c0:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80034c4:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
 80034c8:	f240 5348 	movw	r3, #1352	; 0x548
 80034cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f103 0201 	add.w	r2, r3, #1
 80034d6:	f240 5348 	movw	r3, #1352	; 0x548
 80034da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034de:	601a      	str	r2, [r3, #0]
}
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop

080034e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 80034ec:	f240 5348 	movw	r3, #1352	; 0x548
 80034f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f103 32ff 	add.w	r2, r3, #4294967295
 80034fa:	f240 5348 	movw	r3, #1352	; 0x548
 80034fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003502:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8003504:	f240 5348 	movw	r3, #1352	; 0x548
 8003508:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d103      	bne.n	800351a <vPortExitCritical+0x32>
	{
		portENABLE_INTERRUPTS();
 8003512:	f04f 0000 	mov.w	r0, #0
 8003516:	f380 8811 	msr	BASEPRI, r0
	}
}
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003520:	f3ef 8009 	mrs	r0, PSP
 8003524:	4b11      	ldr	r3, [pc, #68]	; (800356c <pxCurrentTCBConst>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	f01e 0f10 	tst.w	lr, #16
 800352c:	bf08      	it	eq
 800352e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003532:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003536:	6010      	str	r0, [r2, #0]
 8003538:	e92d 4008 	stmdb	sp!, {r3, lr}
 800353c:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8003540:	f380 8811 	msr	BASEPRI, r0
 8003544:	f7fe ffc2 	bl	80024cc <vTaskSwitchContext>
 8003548:	f04f 0000 	mov.w	r0, #0
 800354c:	f380 8811 	msr	BASEPRI, r0
 8003550:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	6808      	ldr	r0, [r1, #0]
 8003558:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800355c:	f01e 0f10 	tst.w	lr, #16
 8003560:	bf08      	it	eq
 8003562:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003566:	f380 8809 	msr	PSP, r0
 800356a:	4770      	bx	lr

0800356c <pxCurrentTCBConst>:
 800356c:	200006cc 	.word	0x200006cc

08003570 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8003576:	f64e 5304 	movw	r3, #60676	; 0xed04
 800357a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800357e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003582:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	607b      	str	r3, [r7, #4]
 800358a:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 800358e:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
 8003592:	f7fe febf 	bl	8002314 <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
 8003596:	f04f 0000 	mov.w	r0, #0
 800359a:	f380 8811 	msr	BASEPRI, r0
}
 800359e:	f107 0708 	add.w	r7, r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop

080035a8 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80035ac:	f24e 0314 	movw	r3, #57364	; 0xe014
 80035b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035b4:	f240 5224 	movw	r2, #1316	; 0x524
 80035b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80035bc:	6811      	ldr	r1, [r2, #0]
 80035be:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 80035c2:	f2c1 0262 	movt	r2, #4194	; 0x1062
 80035c6:	fba2 0201 	umull	r0, r2, r2, r1
 80035ca:	ea4f 1292 	mov.w	r2, r2, lsr #6
 80035ce:	f102 32ff 	add.w	r2, r2, #4294967295
 80035d2:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80035d4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035dc:	f04f 0207 	mov.w	r2, #7
 80035e0:	601a      	str	r2, [r3, #0]
}
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr

080035e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80035e8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80035f8 <vPortEnableVFP+0x10>
 80035ec:	6801      	ldr	r1, [r0, #0]
 80035ee:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80035f2:	6001      	str	r1, [r0, #0]
 80035f4:	4770      	bx	lr
 80035f6:	0000      	.short	0x0000
 80035f8:	e000ed88 	.word	0xe000ed88

080035fc <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003604:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003608:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
 8003612:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8003616:	60da      	str	r2, [r3, #12]
}
 8003618:	f107 070c 	add.w	r7, r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop

08003624 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	73fb      	strb	r3, [r7, #15]
 8003632:	f04f 0300 	mov.w	r3, #0
 8003636:	73bb      	strb	r3, [r7, #14]
 8003638:	f04f 030f 	mov.w	r3, #15
 800363c:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	78db      	ldrb	r3, [r3, #3]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d045      	beq.n	80036d2 <NVIC_Init+0xae>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003646:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800364a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	ea6f 0303 	mvn.w	r3, r3
 8003654:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003658:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800365c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	f1c3 0304 	rsb	r3, r3, #4
 8003664:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8003666:	7b7a      	ldrb	r2, [r7, #13]
 8003668:	7bfb      	ldrb	r3, [r7, #15]
 800366a:	fa42 f303 	asr.w	r3, r2, r3
 800366e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	785b      	ldrb	r3, [r3, #1]
 8003674:	461a      	mov	r2, r3
 8003676:	7bbb      	ldrb	r3, [r7, #14]
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	789a      	ldrb	r2, [r3, #2]
 8003682:	7b7b      	ldrb	r3, [r7, #13]
 8003684:	4013      	ands	r3, r2
 8003686:	b2da      	uxtb	r2, r3
 8003688:	7bfb      	ldrb	r3, [r7, #15]
 800368a:	4313      	orrs	r3, r2
 800368c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800368e:	7bfb      	ldrb	r3, [r7, #15]
 8003690:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003694:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003696:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800369a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	7812      	ldrb	r2, [r2, #0]
 80036a2:	189b      	adds	r3, r3, r2
 80036a4:	7bfa      	ldrb	r2, [r7, #15]
 80036a6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80036aa:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80036ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	7812      	ldrb	r2, [r2, #0]
 80036b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80036ba:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	7809      	ldrb	r1, [r1, #0]
 80036c0:	f001 011f 	and.w	r1, r1, #31
 80036c4:	f04f 0001 	mov.w	r0, #1
 80036c8:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80036cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80036d0:	e014      	b.n	80036fc <NVIC_Init+0xd8>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80036d2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80036d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	7812      	ldrb	r2, [r2, #0]
 80036de:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80036e2:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	7809      	ldrb	r1, [r1, #0]
 80036e8:	f001 011f 	and.w	r1, r1, #31
 80036ec:	f04f 0001 	mov.w	r0, #1
 80036f0:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80036f4:	f102 0220 	add.w	r2, r2, #32
 80036f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80036fc:	f107 0714 	add.w	r7, r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop

08003708 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8003712:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003716:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8003720:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	430a      	orrs	r2, r1
 8003728:	609a      	str	r2, [r3, #8]
}
 800372a:	f107 070c 	add.w	r7, r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr

08003734 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8003742:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003746:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800374a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	799b      	ldrb	r3, [r3, #6]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d078      	beq.n	8003846 <EXTI_Init+0x112>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8003754:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003758:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800375c:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8003760:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003764:	6811      	ldr	r1, [r2, #0]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6812      	ldr	r2, [r2, #0]
 800376a:	ea6f 0202 	mvn.w	r2, r2
 800376e:	400a      	ands	r2, r1
 8003770:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8003772:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003776:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800377a:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800377e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003782:	6851      	ldr	r1, [r2, #4]
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6812      	ldr	r2, [r2, #0]
 8003788:	ea6f 0202 	mvn.w	r2, r2
 800378c:	400a      	ands	r2, r1
 800378e:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	791b      	ldrb	r3, [r3, #4]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	18d3      	adds	r3, r2, r3
 8003798:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	6811      	ldr	r1, [r2, #0]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80037a8:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037b0:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80037b4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80037b8:	6891      	ldr	r1, [r2, #8]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6812      	ldr	r2, [r2, #0]
 80037be:	ea6f 0202 	mvn.w	r2, r2
 80037c2:	400a      	ands	r2, r1
 80037c4:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80037c6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037ca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037ce:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80037d2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80037d6:	68d1      	ldr	r1, [r2, #12]
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	ea6f 0202 	mvn.w	r2, r2
 80037e0:	400a      	ands	r2, r1
 80037e2:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	795b      	ldrb	r3, [r3, #5]
 80037e8:	2b10      	cmp	r3, #16
 80037ea:	d11a      	bne.n	8003822 <EXTI_Init+0xee>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80037ec:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037f4:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80037f8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80037fc:	6891      	ldr	r1, [r2, #8]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6812      	ldr	r2, [r2, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8003806:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800380a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800380e:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8003812:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003816:	68d1      	ldr	r1, [r2, #12]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	430a      	orrs	r2, r1
 800381e:	60da      	str	r2, [r3, #12]
 8003820:	e01f      	b.n	8003862 <EXTI_Init+0x12e>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8003822:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003826:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800382a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	795b      	ldrb	r3, [r3, #5]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	18d3      	adds	r3, r2, r3
 8003834:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	6811      	ldr	r1, [r2, #0]
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	e00d      	b.n	8003862 <EXTI_Init+0x12e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	791b      	ldrb	r3, [r3, #4]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	18d3      	adds	r3, r2, r3
 800384e:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	6811      	ldr	r1, [r2, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6812      	ldr	r2, [r2, #0]
 800385a:	ea6f 0202 	mvn.w	r2, r2
 800385e:	400a      	ands	r2, r1
 8003860:	601a      	str	r2, [r3, #0]
  }
}
 8003862:	f107 0714 	add.w	r7, r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	617b      	str	r3, [r7, #20]
 800387c:	f04f 0300 	mov.w	r3, #0
 8003880:	613b      	str	r3, [r7, #16]
 8003882:	f04f 0300 	mov.w	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003888:	f04f 0300 	mov.w	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	e086      	b.n	800399e <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	f04f 0201 	mov.w	r2, #1
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	4013      	ands	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d173      	bne.n	8003996 <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80038b8:	f04f 0103 	mov.w	r1, #3
 80038bc:	fa01 f303 	lsl.w	r3, r1, r3
 80038c0:	ea6f 0303 	mvn.w	r3, r3
 80038c4:	401a      	ands	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	791b      	ldrb	r3, [r3, #4]
 80038d2:	4619      	mov	r1, r3
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80038da:	fa01 f303 	lsl.w	r3, r1, r3
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	791b      	ldrb	r3, [r3, #4]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d003      	beq.n	80038f4 <GPIO_Init+0x88>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	791b      	ldrb	r3, [r3, #4]
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d134      	bne.n	800395e <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80038fe:	f04f 0103 	mov.w	r1, #3
 8003902:	fa01 f303 	lsl.w	r3, r1, r3
 8003906:	ea6f 0303 	mvn.w	r3, r3
 800390a:	401a      	ands	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	795b      	ldrb	r3, [r3, #5]
 8003918:	4619      	mov	r1, r3
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003920:	fa01 f303 	lsl.w	r3, r1, r3
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	b29b      	uxth	r3, r3
 8003932:	f04f 0101 	mov.w	r1, #1
 8003936:	fa01 f303 	lsl.w	r3, r1, r3
 800393a:	ea6f 0303 	mvn.w	r3, r3
 800393e:	401a      	ands	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	799b      	ldrb	r3, [r3, #6]
 800394c:	4619      	mov	r1, r3
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	b29b      	uxth	r3, r3
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	b29b      	uxth	r3, r3
 8003958:	431a      	orrs	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	b29b      	uxth	r3, r3
 8003966:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800396a:	f04f 0103 	mov.w	r1, #3
 800396e:	fa01 f303 	lsl.w	r3, r1, r3
 8003972:	ea6f 0303 	mvn.w	r3, r3
 8003976:	401a      	ands	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	68da      	ldr	r2, [r3, #12]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	79db      	ldrb	r3, [r3, #7]
 8003984:	4619      	mov	r1, r3
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800398c:	fa01 f303 	lsl.w	r3, r1, r3
 8003990:	431a      	orrs	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f103 0301 	add.w	r3, r3, #1
 800399c:	617b      	str	r3, [r7, #20]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2b0f      	cmp	r3, #15
 80039a2:	f67f af75 	bls.w	8003890 <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80039a6:	f107 071c 	add.w	r7, r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr

080039b0 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	887a      	ldrh	r2, [r7, #2]
 80039c0:	831a      	strh	r2, [r3, #24]
}
 80039c2:	f107 070c 	add.w	r7, r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	887a      	ldrh	r2, [r7, #2]
 80039dc:	835a      	strh	r2, [r3, #26]
}
 80039de:	f107 070c 	add.w	r7, r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	460a      	mov	r2, r1
 80039f4:	807a      	strh	r2, [r7, #2]
 80039f6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80039fe:	f04f 0300 	mov.w	r3, #0
 8003a02:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003a04:	787a      	ldrb	r2, [r7, #1]
 8003a06:	887b      	ldrh	r3, [r7, #2]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003a16:	887b      	ldrh	r3, [r7, #2]
 8003a18:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	461a      	mov	r2, r3
 8003a20:	887b      	ldrh	r3, [r7, #2]
 8003a22:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	4619      	mov	r1, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f101 0108 	add.w	r1, r1, #8
 8003a30:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003a34:	887b      	ldrh	r3, [r7, #2]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003a3e:	f04f 000f 	mov.w	r0, #15
 8003a42:	fa00 f303 	lsl.w	r3, r0, r3
 8003a46:	ea6f 0303 	mvn.w	r3, r3
 8003a4a:	4019      	ands	r1, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f102 0208 	add.w	r2, r2, #8
 8003a52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8003a56:	887b      	ldrh	r3, [r7, #2]
 8003a58:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f102 0208 	add.w	r2, r2, #8
 8003a66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8003a70:	887b      	ldrh	r3, [r7, #2]
 8003a72:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	461a      	mov	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f102 0208 	add.w	r2, r2, #8
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003a86:	f107 0714 	add.w	r7, r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b089      	sub	sp, #36	; 0x24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003a98:	f04f 0300 	mov.w	r3, #0
 8003a9c:	61bb      	str	r3, [r7, #24]
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	f04f 0300 	mov.w	r3, #0
 8003aa8:	61fb      	str	r3, [r7, #28]
 8003aaa:	f04f 0302 	mov.w	r3, #2
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	f04f 0302 	mov.w	r3, #2
 8003aba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003abc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ac0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d00a      	beq.n	8003ae8 <RCC_GetClocksFreq+0x58>
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d00f      	beq.n	8003af6 <RCC_GetClocksFreq+0x66>
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d160      	bne.n	8003b9c <RCC_GetClocksFreq+0x10c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003ae0:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8003ae4:	6013      	str	r3, [r2, #0]
      break;
 8003ae6:	e060      	b.n	8003baa <RCC_GetClocksFreq+0x11a>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8003aee:	f2c0 037a 	movt	r3, #122	; 0x7a
 8003af2:	6013      	str	r3, [r2, #0]
      break;
 8003af4:	e059      	b.n	8003baa <RCC_GetClocksFreq+0x11a>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003af6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003afa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b04:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8003b08:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b0a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003b0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b18:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d014      	beq.n	8003b4a <RCC_GetClocksFreq+0xba>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003b20:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8003b24:	f2c0 037a 	movt	r3, #122	; 0x7a
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b2e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003b32:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b36:	6859      	ldr	r1, [r3, #4]
 8003b38:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b3c:	400b      	ands	r3, r1
 8003b3e:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8003b42:	fb03 f302 	mul.w	r3, r3, r2
 8003b46:	61fb      	str	r3, [r7, #28]
 8003b48:	e013      	b.n	8003b72 <RCC_GetClocksFreq+0xe2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003b4a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003b4e:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b58:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003b5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b60:	6859      	ldr	r1, [r3, #4]
 8003b62:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b66:	400b      	ands	r3, r1
 8003b68:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8003b6c:	fb03 f302 	mul.w	r3, r3, r2
 8003b70:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003b72:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003b76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b80:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003b84:	f103 0301 	add.w	r3, r3, #1
 8003b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b8c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003b8e:	69fa      	ldr	r2, [r7, #28]
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	601a      	str	r2, [r3, #0]
      break;
 8003b9a:	e006      	b.n	8003baa <RCC_GetClocksFreq+0x11a>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003ba2:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8003ba6:	6013      	str	r3, [r2, #0]
      break;
 8003ba8:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8003baa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003bae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bb8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003bc0:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003bc2:	f240 534c 	movw	r3, #1356	; 0x54c
 8003bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	189b      	adds	r3, r3, r2
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	fa22 f203 	lsr.w	r2, r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8003be2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003be6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003bf0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8003bf8:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003bfa:	f240 534c 	movw	r3, #1356	; 0x54c
 8003bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	189b      	adds	r3, r3, r2
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	fa22 f203 	lsr.w	r2, r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8003c1a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003c28:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	ea4f 3353 	mov.w	r3, r3, lsr #13
 8003c30:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003c32:	f240 534c 	movw	r3, #1356	; 0x54c
 8003c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	189b      	adds	r3, r3, r2
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	fa22 f203 	lsr.w	r2, r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	60da      	str	r2, [r3, #12]
}
 8003c52:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr

08003c5c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	460b      	mov	r3, r1
 8003c66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003c68:	78fb      	ldrb	r3, [r7, #3]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00c      	beq.n	8003c88 <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003c6e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c72:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c76:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003c7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003c7e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30
 8003c86:	e00d      	b.n	8003ca4 <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8003c88:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c90:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003c94:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003c98:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	ea6f 0202 	mvn.w	r2, r2
 8003ca0:	400a      	ands	r2, r1
 8003ca2:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8003ca4:	f107 070c 	add.w	r7, r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop

08003cb0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cbc:	78fb      	ldrb	r3, [r7, #3]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00c      	beq.n	8003cdc <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003cc2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003cc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003cca:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003cce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003cd2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40
 8003cda:	e00d      	b.n	8003cf8 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003cdc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ce0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ce4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003ce8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003cec:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	ea6f 0202 	mvn.w	r2, r2
 8003cf4:	400a      	ands	r2, r1
 8003cf6:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8003cf8:	f107 070c 	add.w	r7, r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop

08003d04 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d10:	78fb      	ldrb	r3, [r7, #3]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00c      	beq.n	8003d30 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003d16:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d1e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d22:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d26:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	645a      	str	r2, [r3, #68]	; 0x44
 8003d2e:	e00d      	b.n	8003d4c <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003d30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d38:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d40:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	ea6f 0202 	mvn.w	r2, r2
 8003d48:	400a      	ands	r2, r1
 8003d4a:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8003d4c:	f107 070c 	add.w	r7, r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bc80      	pop	{r7}
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop

08003d58 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00c      	beq.n	8003d84 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003d6a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d72:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d76:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d7a:	6a11      	ldr	r1, [r2, #32]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	621a      	str	r2, [r3, #32]
 8003d82:	e00d      	b.n	8003da0 <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003d84:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d88:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d8c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d90:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d94:	6a11      	ldr	r1, [r2, #32]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	ea6f 0202 	mvn.w	r2, r2
 8003d9c:	400a      	ands	r2, r1
 8003d9e:	621a      	str	r2, [r3, #32]
  }
}
 8003da0:	f107 070c 	add.w	r7, r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bc80      	pop	{r7}
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop

08003dac <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003db8:	78fb      	ldrb	r3, [r7, #3]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00c      	beq.n	8003dd8 <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003dbe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003dc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003dc6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003dca:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003dce:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	625a      	str	r2, [r3, #36]	; 0x24
 8003dd6:	e00d      	b.n	8003df4 <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003dd8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ddc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003de0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003de4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003de8:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	ea6f 0202 	mvn.w	r2, r2
 8003df0:	400a      	ands	r2, r1
 8003df2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8003df4:	f107 070c 	add.w	r7, r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bc80      	pop	{r7}
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop

08003e00 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003e0e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d10c      	bne.n	8003e30 <SPI_I2S_DeInit+0x30>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8003e16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003e1a:	f04f 0101 	mov.w	r1, #1
 8003e1e:	f7ff ffc5 	bl	8003dac <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8003e22:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003e26:	f04f 0100 	mov.w	r1, #0
 8003e2a:	f7ff ffbf 	bl	8003dac <RCC_APB2PeriphResetCmd>
 8003e2e:	e026      	b.n	8003e7e <SPI_I2S_DeInit+0x7e>
  }
  else if (SPIx == SPI2)
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e36:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d10c      	bne.n	8003e58 <SPI_I2S_DeInit+0x58>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003e3e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e42:	f04f 0101 	mov.w	r1, #1
 8003e46:	f7ff ff87 	bl	8003d58 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8003e4a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e4e:	f04f 0100 	mov.w	r1, #0
 8003e52:	f7ff ff81 	bl	8003d58 <RCC_APB1PeriphResetCmd>
 8003e56:	e012      	b.n	8003e7e <SPI_I2S_DeInit+0x7e>
    }
  else
  {
    if (SPIx == SPI3)
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003e5e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d10b      	bne.n	8003e7e <SPI_I2S_DeInit+0x7e>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8003e66:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003e6a:	f04f 0101 	mov.w	r1, #1
 8003e6e:	f7ff ff73 	bl	8003d58 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003e72:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003e76:	f04f 0100 	mov.w	r1, #0
 8003e7a:	f7ff ff6d 	bl	8003d58 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8003e7e:	f107 0708 	add.w	r7, r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop

08003e88 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003e92:	f04f 0300 	mov.w	r3, #0
 8003e96:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	881b      	ldrh	r3, [r3, #0]
 8003e9c:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8003e9e:	89fb      	ldrh	r3, [r7, #14]
 8003ea0:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8003ea4:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	881a      	ldrh	r2, [r3, #0]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	885b      	ldrh	r3, [r3, #2]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	89fb      	ldrh	r3, [r7, #14]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	89fa      	ldrh	r2, [r7, #14]
 8003eec:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	8b9b      	ldrh	r3, [r3, #28]
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ef8:	b29a      	uxth	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	8a1a      	ldrh	r2, [r3, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	821a      	strh	r2, [r3, #16]
}
 8003f06:	f107 0714 	add.w	r7, r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr

08003f10 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f1c:	78fb      	ldrb	r3, [r7, #3]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d008      	beq.n	8003f34 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	881b      	ldrh	r3, [r3, #0]
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	801a      	strh	r2, [r3, #0]
 8003f32:	e007      	b.n	8003f44 <SPI_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	801a      	strh	r2, [r3, #0]
  }
}
 8003f44:	f107 070c 	add.w	r7, r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop

08003f50 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	899b      	ldrh	r3, [r3, #12]
 8003f5c:	b29b      	uxth	r3, r3
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f107 070c 	add.w	r7, r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop

08003f6c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	887a      	ldrh	r2, [r7, #2]
 8003f7c:	819a      	strh	r2, [r3, #12]
}
 8003f7e:	f107 070c 	add.w	r7, r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bc80      	pop	{r7}
 8003f86:	4770      	bx	lr

08003f88 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8003f94:	f04f 0300 	mov.w	r3, #0
 8003f98:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	891b      	ldrh	r3, [r3, #8]
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	887b      	ldrh	r3, [r7, #2]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d003      	beq.n	8003fb2 <SPI_I2S_GetFlagStatus+0x2a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8003faa:	f04f 0301 	mov.w	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
 8003fb0:	e002      	b.n	8003fb8 <SPI_I2S_GetFlagStatus+0x30>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8003fb2:	f04f 0300 	mov.w	r3, #0
 8003fb6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f107 0714 	add.w	r7, r7, #20
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bc80      	pop	{r7}
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop

08003fc8 <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8003fc8:	b490      	push	{r4, r7}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	4602      	mov	r2, r0
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	71fa      	strb	r2, [r7, #7]
 8003fd4:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8003fdc:	79bb      	ldrb	r3, [r7, #6]
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003fe6:	f04f 020f 	mov.w	r2, #15
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8003ff0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ff4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ff8:	79ba      	ldrb	r2, [r7, #6]
 8003ffa:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	4610      	mov	r0, r2
 8004002:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004006:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800400a:	79b9      	ldrb	r1, [r7, #6]
 800400c:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8004010:	b2c9      	uxtb	r1, r1
 8004012:	f101 0102 	add.w	r1, r1, #2
 8004016:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	ea6f 0202 	mvn.w	r2, r2
 8004020:	4011      	ands	r1, r2
 8004022:	f100 0202 	add.w	r2, r0, #2
 8004026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 800402a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800402e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004032:	79ba      	ldrb	r2, [r7, #6]
 8004034:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	4610      	mov	r0, r2
 800403c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004040:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004044:	79b9      	ldrb	r1, [r7, #6]
 8004046:	ea4f 0191 	mov.w	r1, r1, lsr #2
 800404a:	b2c9      	uxtb	r1, r1
 800404c:	f101 0102 	add.w	r1, r1, #2
 8004050:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004054:	79fc      	ldrb	r4, [r7, #7]
 8004056:	79ba      	ldrb	r2, [r7, #6]
 8004058:	f002 0203 	and.w	r2, r2, #3
 800405c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004060:	fa04 f202 	lsl.w	r2, r4, r2
 8004064:	4311      	orrs	r1, r2
 8004066:	f100 0202 	add.w	r2, r0, #2
 800406a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800406e:	f107 0710 	add.w	r7, r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bc90      	pop	{r4, r7}
 8004076:	4770      	bx	lr

08004078 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8004082:	f04f 0300 	mov.w	r3, #0
 8004086:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004098:	429a      	cmp	r2, r3
 800409a:	d01f      	beq.n	80040dc <TIM_TimeBaseInit+0x64>
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d018      	beq.n	80040dc <TIM_TimeBaseInit+0x64>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040b0:	d014      	beq.n	80040dc <TIM_TimeBaseInit+0x64>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040bc:	429a      	cmp	r2, r3
 80040be:	d00d      	beq.n	80040dc <TIM_TimeBaseInit+0x64>
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d006      	beq.n	80040dc <TIM_TimeBaseInit+0x64>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80040d4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040d8:	429a      	cmp	r2, r3
 80040da:	d108      	bne.n	80040ee <TIM_TimeBaseInit+0x76>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80040dc:	89fb      	ldrh	r3, [r7, #14]
 80040de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040e2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	885a      	ldrh	r2, [r3, #2]
 80040e8:	89fb      	ldrh	r3, [r7, #14]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d00f      	beq.n	800411c <TIM_TimeBaseInit+0xa4>
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004102:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004106:	429a      	cmp	r2, r3
 8004108:	d008      	beq.n	800411c <TIM_TimeBaseInit+0xa4>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800410a:	89fb      	ldrh	r3, [r7, #14]
 800410c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004110:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	891a      	ldrh	r2, [r3, #8]
 8004116:	89fb      	ldrh	r3, [r7, #14]
 8004118:	4313      	orrs	r3, r2
 800411a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	89fa      	ldrh	r2, [r7, #14]
 8004120:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	881a      	ldrh	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	f04f 0300 	mov.w	r3, #0
 8004138:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800413c:	429a      	cmp	r2, r3
 800413e:	d006      	beq.n	800414e <TIM_TimeBaseInit+0xd6>
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004146:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800414a:	429a      	cmp	r2, r3
 800414c:	d104      	bne.n	8004158 <TIM_TimeBaseInit+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	7a9b      	ldrb	r3, [r3, #10]
 8004152:	461a      	mov	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f04f 0201 	mov.w	r2, #1
 800415e:	829a      	strh	r2, [r3, #20]
}
 8004160:	f107 0714 	add.w	r7, r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop

0800416c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	460b      	mov	r3, r1
 8004176:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d008      	beq.n	8004190 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	881b      	ldrh	r3, [r3, #0]
 8004182:	b29b      	uxth	r3, r3
 8004184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004188:	b29a      	uxth	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	801a      	strh	r2, [r3, #0]
 800418e:	e007      	b.n	80041a0 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	881b      	ldrh	r3, [r3, #0]
 8004194:	b29b      	uxth	r3, r3
 8004196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800419a:	b29a      	uxth	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	801a      	strh	r2, [r3, #0]
  }
}
 80041a0:	f107 070c 	add.w	r7, r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop

080041ac <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80041b6:	f04f 0300 	mov.w	r3, #0
 80041ba:	817b      	strh	r3, [r7, #10]
 80041bc:	f04f 0300 	mov.w	r3, #0
 80041c0:	81fb      	strh	r3, [r7, #14]
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	8c1b      	ldrh	r3, [r3, #32]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	f023 0301 	bic.w	r3, r3, #1
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8c1b      	ldrh	r3, [r3, #32]
 80041dc:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	889b      	ldrh	r3, [r3, #4]
 80041e2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8b1b      	ldrh	r3, [r3, #24]
 80041e8:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80041ea:	897b      	ldrh	r3, [r7, #10]
 80041ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041f0:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80041f2:	897b      	ldrh	r3, [r7, #10]
 80041f4:	f023 0303 	bic.w	r3, r3, #3
 80041f8:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	881a      	ldrh	r2, [r3, #0]
 80041fe:	897b      	ldrh	r3, [r7, #10]
 8004200:	4313      	orrs	r3, r2
 8004202:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8004204:	89fb      	ldrh	r3, [r7, #14]
 8004206:	f023 0302 	bic.w	r3, r3, #2
 800420a:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	899a      	ldrh	r2, [r3, #12]
 8004210:	89fb      	ldrh	r3, [r7, #14]
 8004212:	4313      	orrs	r3, r2
 8004214:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	885a      	ldrh	r2, [r3, #2]
 800421a:	89fb      	ldrh	r3, [r7, #14]
 800421c:	4313      	orrs	r3, r2
 800421e:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800422a:	429a      	cmp	r2, r3
 800422c:	d006      	beq.n	800423c <TIM_OC1Init+0x90>
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004234:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004238:	429a      	cmp	r2, r3
 800423a:	d123      	bne.n	8004284 <TIM_OC1Init+0xd8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800423c:	89fb      	ldrh	r3, [r7, #14]
 800423e:	f023 0308 	bic.w	r3, r3, #8
 8004242:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	89da      	ldrh	r2, [r3, #14]
 8004248:	89fb      	ldrh	r3, [r7, #14]
 800424a:	4313      	orrs	r3, r2
 800424c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 800424e:	89fb      	ldrh	r3, [r7, #14]
 8004250:	f023 0304 	bic.w	r3, r3, #4
 8004254:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	889a      	ldrh	r2, [r3, #4]
 800425a:	89fb      	ldrh	r3, [r7, #14]
 800425c:	4313      	orrs	r3, r2
 800425e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8004260:	89bb      	ldrh	r3, [r7, #12]
 8004262:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004266:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8004268:	89bb      	ldrh	r3, [r7, #12]
 800426a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800426e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	8a1a      	ldrh	r2, [r3, #16]
 8004274:	89bb      	ldrh	r3, [r7, #12]
 8004276:	4313      	orrs	r3, r2
 8004278:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	8a5a      	ldrh	r2, [r3, #18]
 800427e:	89bb      	ldrh	r3, [r7, #12]
 8004280:	4313      	orrs	r3, r2
 8004282:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	89ba      	ldrh	r2, [r7, #12]
 8004288:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	897a      	ldrh	r2, [r7, #10]
 800428e:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	89fa      	ldrh	r2, [r7, #14]
 800429c:	841a      	strh	r2, [r3, #32]
}
 800429e:	f107 0714 	add.w	r7, r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr

080042a8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	817b      	strh	r3, [r7, #10]
 80042b8:	f04f 0300 	mov.w	r3, #0
 80042bc:	81fb      	strh	r3, [r7, #14]
 80042be:	f04f 0300 	mov.w	r3, #0
 80042c2:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	8c1b      	ldrh	r3, [r3, #32]
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	f023 0310 	bic.w	r3, r3, #16
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	8c1b      	ldrh	r3, [r3, #32]
 80042d8:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	889b      	ldrh	r3, [r3, #4]
 80042de:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	8b1b      	ldrh	r3, [r3, #24]
 80042e4:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80042e6:	897b      	ldrh	r3, [r7, #10]
 80042e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ec:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80042ee:	897b      	ldrh	r3, [r7, #10]
 80042f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042f4:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	881b      	ldrh	r3, [r3, #0]
 80042fa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80042fe:	b29a      	uxth	r2, r3
 8004300:	897b      	ldrh	r3, [r7, #10]
 8004302:	4313      	orrs	r3, r2
 8004304:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8004306:	89fb      	ldrh	r3, [r7, #14]
 8004308:	f023 0320 	bic.w	r3, r3, #32
 800430c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	899b      	ldrh	r3, [r3, #12]
 8004312:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004316:	b29a      	uxth	r2, r3
 8004318:	89fb      	ldrh	r3, [r7, #14]
 800431a:	4313      	orrs	r3, r2
 800431c:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	885b      	ldrh	r3, [r3, #2]
 8004322:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004326:	b29a      	uxth	r2, r3
 8004328:	89fb      	ldrh	r3, [r7, #14]
 800432a:	4313      	orrs	r3, r2
 800432c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004338:	429a      	cmp	r2, r3
 800433a:	d006      	beq.n	800434a <TIM_OC2Init+0xa2>
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004342:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004346:	429a      	cmp	r2, r3
 8004348:	d12f      	bne.n	80043aa <TIM_OC2Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 800434a:	89fb      	ldrh	r3, [r7, #14]
 800434c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004350:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	89db      	ldrh	r3, [r3, #14]
 8004356:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800435a:	b29a      	uxth	r2, r3
 800435c:	89fb      	ldrh	r3, [r7, #14]
 800435e:	4313      	orrs	r3, r2
 8004360:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8004362:	89fb      	ldrh	r3, [r7, #14]
 8004364:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004368:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	889b      	ldrh	r3, [r3, #4]
 800436e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004372:	b29a      	uxth	r2, r3
 8004374:	89fb      	ldrh	r3, [r7, #14]
 8004376:	4313      	orrs	r3, r2
 8004378:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800437a:	89bb      	ldrh	r3, [r7, #12]
 800437c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004380:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8004382:	89bb      	ldrh	r3, [r7, #12]
 8004384:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004388:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	8a1b      	ldrh	r3, [r3, #16]
 800438e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004392:	b29a      	uxth	r2, r3
 8004394:	89bb      	ldrh	r3, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	8a5b      	ldrh	r3, [r3, #18]
 800439e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	89bb      	ldrh	r3, [r7, #12]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	89ba      	ldrh	r2, [r7, #12]
 80043ae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	897a      	ldrh	r2, [r7, #10]
 80043b4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	689a      	ldr	r2, [r3, #8]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	89fa      	ldrh	r2, [r7, #14]
 80043c2:	841a      	strh	r2, [r3, #32]
}
 80043c4:	f107 0714 	add.w	r7, r7, #20
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop

080043d0 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80043da:	f04f 0300 	mov.w	r3, #0
 80043de:	817b      	strh	r3, [r7, #10]
 80043e0:	f04f 0300 	mov.w	r3, #0
 80043e4:	81fb      	strh	r3, [r7, #14]
 80043e6:	f04f 0300 	mov.w	r3, #0
 80043ea:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	8c1b      	ldrh	r3, [r3, #32]
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	8c1b      	ldrh	r3, [r3, #32]
 8004400:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	889b      	ldrh	r3, [r3, #4]
 8004406:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	8b9b      	ldrh	r3, [r3, #28]
 800440c:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 800440e:	897b      	ldrh	r3, [r7, #10]
 8004410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004414:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8004416:	897b      	ldrh	r3, [r7, #10]
 8004418:	f023 0303 	bic.w	r3, r3, #3
 800441c:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	881a      	ldrh	r2, [r3, #0]
 8004422:	897b      	ldrh	r3, [r7, #10]
 8004424:	4313      	orrs	r3, r2
 8004426:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8004428:	89fb      	ldrh	r3, [r7, #14]
 800442a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800442e:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	899b      	ldrh	r3, [r3, #12]
 8004434:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004438:	b29a      	uxth	r2, r3
 800443a:	89fb      	ldrh	r3, [r7, #14]
 800443c:	4313      	orrs	r3, r2
 800443e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	885b      	ldrh	r3, [r3, #2]
 8004444:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004448:	b29a      	uxth	r2, r3
 800444a:	89fb      	ldrh	r3, [r7, #14]
 800444c:	4313      	orrs	r3, r2
 800444e:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	f04f 0300 	mov.w	r3, #0
 8004456:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800445a:	429a      	cmp	r2, r3
 800445c:	d006      	beq.n	800446c <TIM_OC3Init+0x9c>
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004464:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004468:	429a      	cmp	r2, r3
 800446a:	d12f      	bne.n	80044cc <TIM_OC3Init+0xfc>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800446c:	89fb      	ldrh	r3, [r7, #14]
 800446e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004472:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	89db      	ldrh	r3, [r3, #14]
 8004478:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800447c:	b29a      	uxth	r2, r3
 800447e:	89fb      	ldrh	r3, [r7, #14]
 8004480:	4313      	orrs	r3, r2
 8004482:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8004484:	89fb      	ldrh	r3, [r7, #14]
 8004486:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800448a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	889b      	ldrh	r3, [r3, #4]
 8004490:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004494:	b29a      	uxth	r2, r3
 8004496:	89fb      	ldrh	r3, [r7, #14]
 8004498:	4313      	orrs	r3, r2
 800449a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800449c:	89bb      	ldrh	r3, [r7, #12]
 800449e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044a2:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80044a4:	89bb      	ldrh	r3, [r7, #12]
 80044a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044aa:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	8a1b      	ldrh	r3, [r3, #16]
 80044b0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	89bb      	ldrh	r3, [r7, #12]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	8a5b      	ldrh	r3, [r3, #18]
 80044c0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	89bb      	ldrh	r3, [r7, #12]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	89ba      	ldrh	r2, [r7, #12]
 80044d0:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	897a      	ldrh	r2, [r7, #10]
 80044d6:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	89fa      	ldrh	r2, [r7, #14]
 80044e4:	841a      	strh	r2, [r3, #32]
}
 80044e6:	f107 0714 	add.w	r7, r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr

080044f0 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	81bb      	strh	r3, [r7, #12]
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	817b      	strh	r3, [r7, #10]
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	8c1b      	ldrh	r3, [r3, #32]
 8004510:	b29b      	uxth	r3, r3
 8004512:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004516:	b29a      	uxth	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	8c1b      	ldrh	r3, [r3, #32]
 8004520:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	889b      	ldrh	r3, [r3, #4]
 8004526:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8b9b      	ldrh	r3, [r3, #28]
 800452c:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800452e:	89bb      	ldrh	r3, [r7, #12]
 8004530:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004534:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8004536:	89bb      	ldrh	r3, [r7, #12]
 8004538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453c:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004546:	b29a      	uxth	r2, r3
 8004548:	89bb      	ldrh	r3, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800454e:	897b      	ldrh	r3, [r7, #10]
 8004550:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004554:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	899b      	ldrh	r3, [r3, #12]
 800455a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800455e:	b29a      	uxth	r2, r3
 8004560:	897b      	ldrh	r3, [r7, #10]
 8004562:	4313      	orrs	r3, r2
 8004564:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	885b      	ldrh	r3, [r3, #2]
 800456a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800456e:	b29a      	uxth	r2, r3
 8004570:	897b      	ldrh	r3, [r7, #10]
 8004572:	4313      	orrs	r3, r2
 8004574:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	f04f 0300 	mov.w	r3, #0
 800457c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004580:	429a      	cmp	r2, r3
 8004582:	d006      	beq.n	8004592 <TIM_OC4Init+0xa2>
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800458a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800458e:	429a      	cmp	r2, r3
 8004590:	d10b      	bne.n	80045aa <TIM_OC4Init+0xba>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8004592:	89fb      	ldrh	r3, [r7, #14]
 8004594:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004598:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	8a1b      	ldrh	r3, [r3, #16]
 800459e:	ea4f 1383 	mov.w	r3, r3, lsl #6
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	89fb      	ldrh	r3, [r7, #14]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	89fa      	ldrh	r2, [r7, #14]
 80045ae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	89ba      	ldrh	r2, [r7, #12]
 80045b4:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	689a      	ldr	r2, [r3, #8]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	897a      	ldrh	r2, [r7, #10]
 80045c2:	841a      	strh	r2, [r3, #32]
}
 80045c4:	f107 0714 	add.w	r7, r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bc80      	pop	{r7}
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop

080045d0 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80045dc:	f04f 0300 	mov.w	r3, #0
 80045e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	8b1b      	ldrh	r3, [r3, #24]
 80045e6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80045e8:	89fb      	ldrh	r3, [r7, #14]
 80045ea:	f023 0308 	bic.w	r3, r3, #8
 80045ee:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80045f0:	89fa      	ldrh	r2, [r7, #14]
 80045f2:	887b      	ldrh	r3, [r7, #2]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	89fa      	ldrh	r2, [r7, #14]
 80045fc:	831a      	strh	r2, [r3, #24]
}
 80045fe:	f107 0714 	add.w	r7, r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8004614:	f04f 0300 	mov.w	r3, #0
 8004618:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	8b1b      	ldrh	r3, [r3, #24]
 800461e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8004620:	89fb      	ldrh	r3, [r7, #14]
 8004622:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004626:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8004628:	887b      	ldrh	r3, [r7, #2]
 800462a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800462e:	b29a      	uxth	r2, r3
 8004630:	89fb      	ldrh	r3, [r7, #14]
 8004632:	4313      	orrs	r3, r2
 8004634:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	89fa      	ldrh	r2, [r7, #14]
 800463a:	831a      	strh	r2, [r3, #24]
}
 800463c:	f107 0714 	add.w	r7, r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	bc80      	pop	{r7}
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop

08004648 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	8b9b      	ldrh	r3, [r3, #28]
 800465e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8004660:	89fb      	ldrh	r3, [r7, #14]
 8004662:	f023 0308 	bic.w	r3, r3, #8
 8004666:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8004668:	89fa      	ldrh	r2, [r7, #14]
 800466a:	887b      	ldrh	r3, [r7, #2]
 800466c:	4313      	orrs	r3, r2
 800466e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	89fa      	ldrh	r2, [r7, #14]
 8004674:	839a      	strh	r2, [r3, #28]
}
 8004676:	f107 0714 	add.w	r7, r7, #20
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr

08004680 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	460b      	mov	r3, r1
 800468a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800468c:	f04f 0300 	mov.w	r3, #0
 8004690:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	8b9b      	ldrh	r3, [r3, #28]
 8004696:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8004698:	89fb      	ldrh	r3, [r7, #14]
 800469a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800469e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80046a0:	887b      	ldrh	r3, [r7, #2]
 80046a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	89fb      	ldrh	r3, [r7, #14]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	89fa      	ldrh	r2, [r7, #14]
 80046b2:	839a      	strh	r2, [r3, #28]
}
 80046b4:	f107 0714 	add.w	r7, r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bc80      	pop	{r7}
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop

080046c0 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	4613      	mov	r3, r2
 80046ca:	460a      	mov	r2, r1
 80046cc:	807a      	strh	r2, [r7, #2]
 80046ce:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80046d6:	887b      	ldrh	r3, [r7, #2]
 80046d8:	f04f 0201 	mov.w	r2, #1
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	8c1b      	ldrh	r3, [r3, #32]
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	89fb      	ldrh	r3, [r7, #14]
 80046ea:	ea6f 0303 	mvn.w	r3, r3
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	4013      	ands	r3, r2
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	8c1b      	ldrh	r3, [r3, #32]
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	8839      	ldrh	r1, [r7, #0]
 8004700:	887b      	ldrh	r3, [r7, #2]
 8004702:	fa01 f303 	lsl.w	r3, r1, r3
 8004706:	b29b      	uxth	r3, r3
 8004708:	4313      	orrs	r3, r2
 800470a:	b29a      	uxth	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	841a      	strh	r2, [r3, #32]
}
 8004710:	f107 0714 	add.w	r7, r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop

0800471c <register_fini>:
 800471c:	f240 0300 	movw	r3, #0
 8004720:	f2c0 0300 	movt	r3, #0
 8004724:	b12b      	cbz	r3, 8004732 <register_fini+0x16>
 8004726:	f640 10dd 	movw	r0, #2525	; 0x9dd
 800472a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800472e:	f7fc b94f 	b.w	80009d0 <atexit>
 8004732:	4770      	bx	lr
 8004734:	534d454d 	.word	0x534d454d
 8004738:	00000000 	.word	0x00000000
 800473c:	454c4449 	.word	0x454c4449
 8004740:	00000000 	.word	0x00000000
 8004744:	00000a0d 	.word	0x00000a0d
 8004748:	20207525 	.word	0x20207525
 800474c:	20206325 	.word	0x20206325
 8004750:	36312d25 	.word	0x36312d25
 8004754:	20202073 	.word	0x20202073
 8004758:	20202020 	.word	0x20202020
 800475c:	30202020 	.word	0x30202020
 8004760:	30202020 	.word	0x30202020
 8004764:	20202525 	.word	0x20202525
 8004768:	0d753525 	.word	0x0d753525
 800476c:	0000000a 	.word	0x0000000a
 8004770:	20207525 	.word	0x20207525
 8004774:	20206325 	.word	0x20206325
 8004778:	36312d25 	.word	0x36312d25
 800477c:	31252073 	.word	0x31252073
 8004780:	25207530 	.word	0x25207530
 8004784:	25257533 	.word	0x25257533
 8004788:	35252020 	.word	0x35252020
 800478c:	000a0d75 	.word	0x000a0d75
 8004790:	20207525 	.word	0x20207525
 8004794:	20206325 	.word	0x20206325
 8004798:	36312d25 	.word	0x36312d25
 800479c:	31252073 	.word	0x31252073
 80047a0:	20207530 	.word	0x20207530
 80047a4:	2525313c 	.word	0x2525313c
 80047a8:	35252020 	.word	0x35252020
 80047ac:	000a0d75 	.word	0x000a0d75

080047b0 <_global_impure_ptr>:
 80047b0:	20000004                                ... 

080047b4 <__sf_fake_stderr>:
 80047b4:	00000000 00000000 00000000 00000000     ................
 80047c4:	00000000 00000000 00000000 00000000     ................

080047d4 <__sf_fake_stdout>:
 80047d4:	00000000 00000000 00000000 00000000     ................
 80047e4:	00000000 00000000 00000000 00000000     ................

080047f4 <__sf_fake_stdin>:
 80047f4:	00000000 00000000 00000000 00000000     ................
 8004804:	00000000 00000000 00000000 00000000     ................

08004814 <GPIO_PIN>:
 8004814:	20001000 80004000                       ... .@..

0800481c <BUTTON_PIN>:
 800481c:	00000001                                ....

08004820 <BUTTON_CLK>:
 8004820:	00000001                                ....

08004824 <BUTTON_EXTI_LINE>:
 8004824:	00000001                                ....

08004828 <BUTTON_PORT_SOURCE>:
 8004828:	00000000                                ....

0800482c <BUTTON_PIN_SOURCE>:
 800482c:	00000000                                ....

08004830 <BUTTON_IRQn>:
 8004830:	00000006 00000043                       ....C...

08004838 <_init>:
 8004838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483a:	bf00      	nop
 800483c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483e:	bc08      	pop	{r3}
 8004840:	469e      	mov	lr, r3
 8004842:	4770      	bx	lr

08004844 <_fini>:
 8004844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004846:	bf00      	nop
 8004848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800484a:	bc08      	pop	{r3}
 800484c:	469e      	mov	lr, r3
 800484e:	4770      	bx	lr
