# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
# File: /home-local/aluno/cpu/output_files/CPU.csv
# Generated on: Mon Jun 25 20:28:02 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
DspHundreds[6],Output,PIN_AA25,5,B5_N1,,,,,,
DspHundreds[5],Output,PIN_AA26,5,B5_N1,,,,,,
DspHundreds[4],Output,PIN_Y25,5,B5_N1,,,,,,
DspHundreds[3],Output,PIN_W26,5,B5_N1,,,,,,
DspHundreds[2],Output,PIN_Y26,5,B5_N1,,,,,,
DspHundreds[1],Output,PIN_W27,5,B5_N1,,,,,,
DspHundreds[0],Output,PIN_W28,5,B5_N1,,,,,,
DspOnes[6],Output,PIN_G18,7,B7_N2,,,,,,
DspOnes[5],Output,PIN_F22,7,B7_N0,,,,,,
DspOnes[4],Output,PIN_E17,7,B7_N2,,,,,,
DspOnes[3],Output,PIN_L26,6,B6_N1,,,,,,
DspOnes[2],Output,PIN_L25,6,B6_N1,,,,,,
DspOnes[1],Output,PIN_J22,6,B6_N0,,,,,,
DspOnes[0],Output,PIN_H22,6,B6_N0,,,,,,
DspTens[6],Output,PIN_M24,6,B6_N2,,,,,,
DspTens[5],Output,PIN_Y22,5,B5_N0,,,,,,
DspTens[4],Output,PIN_W21,5,B5_N1,,,,,,
DspTens[3],Output,PIN_W22,5,B5_N0,,,,,,
DspTens[2],Output,PIN_W25,5,B5_N1,,,,,,
DspTens[1],Output,PIN_U23,5,B5_N1,,,,,,
DspTens[0],Output,PIN_U24,5,B5_N0,,,,,,
button,Input,PIN_M23,6,B6_N2,,,,,,
clk,Output,PIN_G19,7,B7_N2,,,,,,
clk50,Input,PIN_Y2,2,B2_N0,,,,,,
inSign,Input,PIN_Y24,5,B5_N2,,,,,,
keyIn[15],Input,PIN_AA22,5,B5_N2,,,,,,
keyIn[14],Input,PIN_AA23,5,B5_N2,,,,,,
keyIn[13],Input,PIN_AA24,5,B5_N2,,,,,,
keyIn[12],Input,PIN_AB23,5,B5_N2,,,,,,
keyIn[11],Input,PIN_AB24,5,B5_N2,,,,,,
keyIn[10],Input,PIN_AC24,5,B5_N2,,,,,,
keyIn[9],Input,PIN_AB25,5,B5_N1,,,,,,
keyIn[8],Input,PIN_AC25,5,B5_N2,,,,,,
keyIn[7],Input,PIN_AB26,5,B5_N1,,,,,,
keyIn[6],Input,PIN_AD26,5,B5_N2,,,,,,
keyIn[5],Input,PIN_AC26,5,B5_N2,,,,,,
keyIn[4],Input,PIN_AB27,5,B5_N1,,,,,,
keyIn[3],Input,PIN_AD27,5,B5_N2,,,,,,
keyIn[2],Input,PIN_AC27,5,B5_N2,,,,,,
keyIn[1],Input,PIN_AC28,5,B5_N2,,,,,,
keyIn[0],Input,PIN_AB28,5,B5_N1,,,,,,
reset,Input,PIN_Y23,5,B5_N2,,,,,,
signDsp[6],Output,PIN_AB19,4,B4_N0,,,,,,
signDsp[5],Output,PIN_AA19,4,B4_N0,,,,,,
signDsp[4],Output,PIN_AG21,4,B4_N2,,,,,,
signDsp[3],Output,PIN_AH21,4,B4_N2,,,,,,
signDsp[2],Output,PIN_AE19,4,B4_N1,,,,,,
signDsp[1],Output,PIN_AF19,4,B4_N1,,,,,,
signDsp[0],Output,PIN_AE18,4,B4_N2,,,,,,
