source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:46 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:22:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:46 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:22:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:22:47 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:47 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:22:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:47 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:22:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:22:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:22:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:22:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:22:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 20:26:20 on Feb 27,2022, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:26:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:26:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:26:22 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:31:41 on Feb 27,2022, Elapsed time: 0:05:19
# Errors: 0, Warnings: 0
exit -sim
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:53 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:53 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:53 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:53 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:53 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:54 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:31:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:31:54 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:31:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:31:54 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:42:39 on Feb 27,2022, Elapsed time: 0:10:45
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:40 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:42:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:40 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:42:41 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:41 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:42:41 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:41 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:42:41 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:41 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:42:41 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:41 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:42:41 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:41 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:42:41 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:42:41 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:43:44 on Feb 27,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:45 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:43:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:45 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:43:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:45 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:43:46 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:43:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:46 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:43:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:43:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:43:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:43:46 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:44:25 on Feb 27,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:27 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:44:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:27 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:44:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:27 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:44:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:27 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:44:28 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:28 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:44:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:28 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:44:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:28 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:44:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:44:28 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:45:56 on Feb 27,2022, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:57 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:45:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:57 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:45:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:57 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:45:58 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:58 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:45:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:58 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:45:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:58 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:45:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:58 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:45:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:45:58 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:47:35 on Feb 27,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:36 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:37 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:37 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:37 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:47:37 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:47:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:47:37 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:51:10 on Feb 27,2022, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:11 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:51:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:11 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:51:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:11 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:51:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:11 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:51:12 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:12 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:51:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:51:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:51:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:51:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:51:12 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-PLI-3409) Illegal binary digit '#' in data on line 2 of file "test_vectors.tv".    : ./full_top_tb.sv(180)
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:52:07 on Feb 27,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 1
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:09 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:52:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:52:09 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 1040 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:53:09 on Feb 27,2022, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:10 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:53:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:10 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:53:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:10 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:53:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:10 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:53:11 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:11 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:53:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:11 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:53:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:11 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:53:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:53:11 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:56:24 on Feb 27,2022, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:25 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:56:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:25 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:56:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:25 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:56:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:25 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:56:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:25 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:56:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:25 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:56:26 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:26 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:56:26 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:56:26 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:57:11 on Feb 27,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:57:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:57:12 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 20:58:08 on Feb 27,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:09 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 20:58:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 20:58:09 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 21:01:10 on Feb 27,2022, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:11 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:12 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:12 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:12 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:12 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:01:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:01:12 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 21:02:26 on Feb 27,2022, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:02:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:02:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:02:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:02:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:02:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:02:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:28 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:02:29 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:02:29 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 21:06:09 on Feb 27,2022, Elapsed time: 0:03:40
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:10 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:06:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:10 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:06:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:10 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:06:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:10 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:06:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:10 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:06:11 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:11 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:06:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:11 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:06:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:06:11 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 540 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
exit -sim
# End time: 21:07:33 on Feb 27,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:34 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:35 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:35 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:35 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:35 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:35 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:07:35 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:07:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:07:35 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 340 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 21:08:34 on Feb 27,2022, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0

source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:36 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:08:36 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:36 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:08:36 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:36 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:08:37 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:08:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:37 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:08:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:37 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:08:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:37 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:08:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:08:37 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 340 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 21:09:46 on Feb 27,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:47 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:09:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:47 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:09:48 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:48 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:09:48 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:48 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:09:48 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:48 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:09:48 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:48 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:09:48 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:48 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:09:48 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:09:48 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 540 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
exit -sim
# End time: 21:14:22 on Feb 27,2022, Elapsed time: 0:04:34
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:24 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:14:24 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:24 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:14:24 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:24 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:14:24 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:24 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:14:25 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:25 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:14:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:25 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:14:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:25 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:14:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:14:25 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(230)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 230
exit -sim
# End time: 21:16:32 on Feb 27,2022, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:33 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:16:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:33 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:16:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:33 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:16:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:33 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:16:34 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:34 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:16:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:34 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:16:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:34 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:16:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:16:34 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
exit -sim
# End time: 21:17:32 on Feb 27,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:17:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:17:33 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
exit -sim
# End time: 21:18:58 on Feb 27,2022, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:00 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:19:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:19:00 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
exit -sim
# End time: 21:21:33 on Feb 27,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:34 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:21:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:21:35 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(233)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 233
exit -sim
# End time: 21:28:32 on Feb 27,2022, Elapsed time: 0:06:57
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:33 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:28:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:28:33 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(236)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 236
exit -sim
# End time: 21:30:38 on Feb 27,2022, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:39 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:30:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:39 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:30:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:39 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:30:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:39 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:30:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:39 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:30:40 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:40 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:30:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:30:40 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:30:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:30:40 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(236)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 236
exit -sim
# End time: 21:34:21 on Feb 27,2022, Elapsed time: 0:03:41
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:22 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:34:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:22 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:34:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:34:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:34:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:22 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:34:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# ** Error: ./test/masters.sv(58): (vlog-2730) Undefined variable: 'mem_addr'.
# ** Error: ./test/masters.sv(59): (vlog-2730) Undefined variable: 'mem_wdata'.
# ** Error: ./test/masters.sv(60): (vlog-2730) Undefined variable: 'mem_cmd'.
# End time: 21:34:23 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
exit -sim

source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:34:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:34:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 21:35:33 on Feb 27,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:34 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:35:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:34 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:35:35 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:35 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:35:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:35 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:35:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:35 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:35:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:35 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:35:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:35 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:35:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:35:35 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 21:41:14 on Feb 27,2022, Elapsed time: 0:05:39
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:16 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:41:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:41:16 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 21:48:20 on Feb 27,2022, Elapsed time: 0:07:04
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:22 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:48:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:22 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:48:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:48:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:48:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:22 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:48:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# ** Error: ./test/masters.sv(32): (vlog-2730) Undefined variable: 'cmd'.
# End time: 21:48:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
exit -sim
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:14 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:49:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:15 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:49:15 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:15 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:49:15 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:15 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:49:15 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:15 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:49:15 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:15 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# ** Error: ./test/masters.sv(32): (vlog-2730) Undefined variable: 'cmd'.
# End time: 21:49:15 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
exit -sim
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:49:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(230)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 230
exit -sim
# End time: 21:50:57 on Feb 27,2022, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:59 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:50:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:50:59 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 21:53:39 on Feb 27,2022, Elapsed time: 0:02:40
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:40 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:53:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:40 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:53:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:40 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:53:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:40 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:53:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:40 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:53:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:40 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# ** Error: ./test/masters.sv(56): (vlog-2730) Undefined variable: 'mem_addr'.
# ** Error: ./test/masters.sv(57): (vlog-2730) Undefined variable: 'mem_wdata'.
# ** Error: ./test/masters.sv(58): (vlog-2730) Undefined variable: 'mem_cmd'.
# End time: 21:53:40 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
exit -sim
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:15 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:16 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:16 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:16 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:16 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:16 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:16 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:54:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:54:16 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 21:55:15 on Feb 27,2022, Elapsed time: 0:00:59
# Errors: 0, Warnings: 4
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:16 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:55:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:16 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:55:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:16 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:55:16 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:16 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:55:17 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:17 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:55:17 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:17 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:55:17 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:17 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:55:17 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:55:17 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 21:55:51 on Feb 27,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 4
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:52 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:55:52 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:52 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:55:53 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:53 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:55:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:53 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:55:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:53 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:55:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:53 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:55:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:53 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:55:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:55:53 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
# WARNING: No extended dataflow license exists
exit -sim
# End time: 21:57:59 on Feb 27,2022, Elapsed time: 0:02:06
# Errors: 0, Warnings: 4
exit -sim

source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:03 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:58:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:58:03 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 21:58:21 on Feb 27,2022, Elapsed time: 0:00:18
# Errors: 0, Warnings: 4
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 21:58:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 21:58:22 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 22:00:29 on Feb 27,2022, Elapsed time: 0:02:07
# Errors: 0, Warnings: 4
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:31 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:00:31 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:31 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:00:31 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:31 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:00:31 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:31 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:00:31 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:31 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:00:31 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:31 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:00:32 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:32 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:00:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:00:32 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 22:02:45 on Feb 27,2022, Elapsed time: 0:02:13
# Errors: 0, Warnings: 4
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:46 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:02:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:46 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:02:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:02:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:02:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:46 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:02:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:02:47 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:02:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:02:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 22:03:34 on Feb 27,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 4
exit -sim
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:38 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:03:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:03:39 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_1'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_1 File: ./full_top_tb.sv Line: 111
# ** Warning: (vsim-3722) ./full_top_tb.sv(111): [TFMPC] - Missing connection for port 'wdata'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'master_2'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb/master_2 File: ./full_top_tb.sv Line: 127
# ** Warning: (vsim-3722) ./full_top_tb.sv(127): [TFMPC] - Missing connection for port 'wdata'.
# ** Note: $finish    : ./full_top_tb.sv(231)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 231
exit -sim
# End time: 22:05:10 on Feb 27,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 4
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:11 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:05:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:11 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:05:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:11 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:05:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:11 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:05:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:12 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:05:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:05:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:12 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:05:12 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:05:12 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 22:06:34 on Feb 27,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:36 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:06:36 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:37 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:06:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:06:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:06:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:37 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:06:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:37 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:06:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:37 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:06:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:06:37 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 22:09:09 on Feb 27,2022, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:10 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:09:10 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:10 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:09:11 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:11 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:09:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:11 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:09:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:11 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:09:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:11 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:09:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:11 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:09:11 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:09:11 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(234)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 234
exit -sim
# End time: 22:10:06 on Feb 27,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:07 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:10:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:07 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:10:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:07 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:10:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:07 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:10:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:07 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:10:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:07 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:10:08 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:08 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:10:08 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:10:08 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(235)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 235
# WARNING: No extended dataflow license exists
exit -sim
# End time: 22:23:57 on Feb 27,2022, Elapsed time: 0:13:49
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:23:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:23:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:23:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:23:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:23:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:23:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:58 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:23:59 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:23:59 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(237)
#    Time: 740 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 237
exit -sim
# End time: 22:26:37 on Feb 27,2022, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:38 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:26:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:38 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:26:39 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:39 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:26:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:39 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:26:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:39 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:26:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:39 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:26:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:39 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:26:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:26:39 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(237)
#    Time: 640 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 237
exit -sim
# End time: 22:27:05 on Feb 27,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:06 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:27:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:06 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:27:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:06 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:27:07 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:07 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:27:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:07 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:27:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:07 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:27:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:07 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:27:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:27:07 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(237)
#    Time: 740 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 237
exit -sim
# End time: 22:29:55 on Feb 27,2022, Elapsed time: 0:02:48
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:57 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:58 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:58 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:58 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:58 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:58 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:58 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:29:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:29:58 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 540 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 22:30:24 on Feb 27,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:25 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:30:25 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:30:25 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 660 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 22:30:42 on Feb 27,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:45 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:30:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:45 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:30:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:45 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:30:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:45 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:30:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:45 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:30:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:45 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:30:46 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:30:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:30:46 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 740 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 22:33:19 on Feb 27,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:21 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:22 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:22 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:22 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:22 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:33:22 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:33:22 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(239)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 239
exit -sim
# End time: 22:36:21 on Feb 27,2022, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:23 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:36:23 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:36:23 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(239)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 239
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 22:37:05 on Feb 27,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:06 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:37:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:06 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:37:07 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:07 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:37:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:07 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:37:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:07 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:37:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:07 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:37:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:07 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:37:07 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:37:07 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 22:37:25 on Feb 27,2022, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:26 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:37:26 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:26 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:37:26 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:26 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:37:27 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:27 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:37:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:27 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:37:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:27 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:37:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:27 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:37:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:37:27 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 800 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 22:37:55 on Feb 27,2022, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:56 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:37:56 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:56 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:37:56 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:56 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:37:56 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:57 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:37:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:57 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:37:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:57 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:37:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:57 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:37:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:37:57 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 820 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 22:38:48 on Feb 27,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:38:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 22:38:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 22:38:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 22:38:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:38:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 22:38:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:49 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 22:38:50 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 22:38:50 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:16:52 on Feb 27,2022, Elapsed time: 0:38:02
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:53 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:54 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:54 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:54 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:54 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:54 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:54 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:16:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:16:54 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:18:04 on Feb 27,2022, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:05 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:18:05 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:05 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:18:06 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:06 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:18:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:06 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:18:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:06 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:18:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:06 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:18:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:06 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:18:06 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:18:06 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:19:12 on Feb 27,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:13 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:14 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:14 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:14 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:14 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:14 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:14 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:19:14 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:19:14 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:22:03 on Feb 27,2022, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:04 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:22:04 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:04 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:22:04 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:04 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:22:04 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:04 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:22:04 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:04 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:22:05 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:05 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:22:05 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:05 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:22:05 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:22:05 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'F' in data on line 1 of file "test_vectors.tv".    : ./full_top_tb.sv(183)
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:22:52 on Feb 27,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:52 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:22:52 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:53 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:22:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:53 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:22:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:53 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:22:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:53 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:22:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:53 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:22:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:53 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:22:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:22:53 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'F' in data on line 1 of file "test_vectors.tv".    : ./full_top_tb.sv(183)
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:23:19 on Feb 27,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:20 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:23:20 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:20 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:23:21 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:21 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:23:21 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:21 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:23:21 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:21 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:23:21 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:21 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:23:21 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:21 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:23:21 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:23:21 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'F' in data on line 1 of file "test_vectors.tv".    : ./full_top_tb.sv(183)
#    Time: 0 ps  Iteration: 0  Instance: /full_top_tb
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:25:38 on Feb 27,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 1
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:38 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:39 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:39 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:39 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:39 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:39 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:39 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:25:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:25:39 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./full_top_tb.sv(238)
#    Time: 840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 238
exit -sim
# End time: 23:26:35 on Feb 27,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:37 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:26:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:37 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:26:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:26:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:37 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:26:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:37 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:26:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:38 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:26:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:38 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:26:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:26:38 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(258)
#    Time: 1740 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 258
exit -sim
# End time: 23:29:45 on Feb 27,2022, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:46 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:29:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:46 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:29:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:29:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:29:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:46 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:29:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:29:47 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:29:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:29:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(258)
#    Time: 1740 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 258
exit -sim
# End time: 23:31:07 on Feb 27,2022, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:08 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:31:09 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:09 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:31:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:09 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:31:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:09 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:31:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:09 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:31:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:09 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:31:09 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:09 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:31:10 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:31:10 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(258)
#    Time: 1740 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 258
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 23:48:41 on Feb 27,2022, Elapsed time: 0:17:31
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:45 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:48:46 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:46 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:48:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:48:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:48:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:46 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:48:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:48:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:46 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:48:47 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:48:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(265)
#    Time: 1780 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 265
exit -sim
# End time: 23:49:45 on Feb 27,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:46 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:49:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:46 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:49:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:49:46 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:46 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:49:47 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:47 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:49:47 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:49:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(264)
#    Time: 1780 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 264
exit -sim
# End time: 23:50:31 on Feb 27,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:32 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:50:32 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:50:32 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(264)
#    Time: 1840 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 264
exit -sim
# End time: 23:53:25 on Feb 27,2022, Elapsed time: 0:02:53
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:26 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:53:26 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:26 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:53:27 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:27 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:53:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:27 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:53:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:27 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:53:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:27 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:53:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:27 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:53:27 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:53:27 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(264)
#    Time: 1940 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 264
source MS_full_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 23:54:27 on Feb 27,2022, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
source MS_full_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Feb 27,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:54:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Feb 27,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# -- Compiling module full_top_tb
# 
# Top level modules:
# 	full_top_tb
# End time: 23:54:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 23:54:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Feb 27,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 23:54:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Feb 27,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 23:54:28 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Feb 27,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 23:54:29 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:29 on Feb 27,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 23:54:29 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" full_top_tb 
# Start time: 23:54:29 on Feb 27,2022
# Loading sv_std.std
# Loading work.full_top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./full_top_tb.sv(265)
#    Time: 1940 ns  Iteration: 0  Instance: /full_top_tb
# 1
# Break in Module full_top_tb at ./full_top_tb.sv line 265
# End time: 00:05:52 on Feb 28,2022, Elapsed time: 0:11:23
# Errors: 0, Warnings: 0
