

================================================================
== Vitis HLS Report for 'v_vcresampler_core'
================================================================
* Date:           Fri Nov 15 11:02:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.748 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073872892|  5.334 ns|  5.728 sec|    1|  1073872892|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138  |v_vcresampler_core_Pipeline_VITIS_LOOP_955_2  |        3|    32771|  16.002 ns|  0.175 ms|    3|  32771|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_953_1  |        0|  1073872891|  5 ~ 32773|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0423600_lcssa623_i = alloca i32 1"   --->   Operation 4 'alloca' 'p_0_0_0_0_0423600_lcssa623_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0602_lcssa626_i = alloca i32 1"   --->   Operation 5 'alloca' 'p_0_1_0_0_0602_lcssa626_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0604_lcssa629_i = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_2_0_0_0604_lcssa629_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0423606_lcssa632_i = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0_0_0423606_lcssa632_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0608_lcssa635_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_1_0_0_0608_lcssa635_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%HwReg_height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_height"   --->   Operation 12 'read' 'HwReg_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c, i12 %HwReg_height_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%loopWidth = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_width"   --->   Operation 16 'read' 'loopWidth' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c, i12 %loopWidth"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%linebuf_y = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 19 'alloca' 'linebuf_y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%linebuf_c = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 20 'alloca' 'linebuf_c' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%linebuf_c_2 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 21 'alloca' 'linebuf_c_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.28ns)   --->   "%yOffset = xor i1 %p_read_4, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:938->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 24 'xor' 'yOffset' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i1 %yOffset" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:907->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 25 'zext' 'zext_ln907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln951 = zext i12 %HwReg_height_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 26 'zext' 'zext_ln951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln953 = add i13 %zext_ln951, i13 %zext_ln907" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 27 'add' 'add_ln953' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln953 = store i13 0, i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 28 'store' 'store_ln953' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_955_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 29 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%y_2 = load i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 30 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%icmp_ln953 = icmp_eq  i13 %y_2, i13 %add_ln953" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 32 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.82ns)   --->   "%add_ln953_2 = add i13 %y_2, i13 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 33 'add' 'add_ln953_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %VITIS_LOOP_955_2.split.i, void %v_vcresampler_core.exit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 34 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%out_y = sub i13 %y_2, i13 %zext_ln907" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 35 'sub' 'out_y' <Predicate = (!icmp_ln953)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i13 %out_y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 36 'trunc' 'empty' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.82ns)   --->   "%cmp33_i = icmp_ult  i13 %y_2, i13 %zext_ln951" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 37 'icmp' 'cmp33_i' <Predicate = (!icmp_ln953)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.82ns)   --->   "%cmp105_i = icmp_ne  i13 %y_2, i13 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 38 'icmp' 'cmp105_i' <Predicate = (!icmp_ln953)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %out_y, i32 12" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 39 'bitselect' 'tmp' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp, i1 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 40 'xor' 'rev' <Predicate = (!icmp_ln953)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_78 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_78' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%call_ln953 = call void @v_vcresampler_core_Pipeline_VITIS_LOOP_955_2, i12 %loopWidth, i1 %cmp105_i, i1 %empty, i1 %rev, i8 %linebuf_y, i8 %linebuf_c, i8 %linebuf_c_2, i1 %cmp33_i, i24 %stream_out_hresampled, i24 %stream_out_vresampled, i1 %p_read_4, i8 %p_0_1_0_0_0608_lcssa635_i, i8 %p_0_0_0_0_0423606_lcssa632_i, i8 %p_0_2_0_0_0604_lcssa629_i, i8 %p_0_1_0_0_0602_lcssa626_i, i8 %p_0_0_0_0_0423600_lcssa623_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 42 'call' 'call_ln953' <Predicate = (!icmp_ln953)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln953 = store i13 %add_ln953_2, i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 43 'store' 'store_ln953' <Predicate = (!icmp_ln953)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln447 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 44 'ret' 'ret_ln447' <Predicate = (icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln953 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 45 'specloopname' 'specloopname_ln953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln953 = call void @v_vcresampler_core_Pipeline_VITIS_LOOP_955_2, i12 %loopWidth, i1 %cmp105_i, i1 %empty, i1 %rev, i8 %linebuf_y, i8 %linebuf_c, i8 %linebuf_c_2, i1 %cmp33_i, i24 %stream_out_hresampled, i24 %stream_out_vresampled, i1 %p_read_4, i8 %p_0_1_0_0_0608_lcssa635_i, i8 %p_0_0_0_0_0423606_lcssa632_i, i8 %p_0_2_0_0_0604_lcssa629_i, i8 %p_0_1_0_0_0602_lcssa626_i, i8 %p_0_0_0_0_0423600_lcssa623_i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 46 'call' 'call_ln953' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_955_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 47 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_0_0_0423600_lcssa623_i (alloca           ) [ 0011]
p_0_1_0_0_0602_lcssa626_i    (alloca           ) [ 0011]
p_0_2_0_0_0604_lcssa629_i    (alloca           ) [ 0011]
p_0_0_0_0_0423606_lcssa632_i (alloca           ) [ 0011]
p_0_1_0_0_0608_lcssa635_i    (alloca           ) [ 0011]
y                            (alloca           ) [ 0111]
p_read_4                     (read             ) [ 0011]
specinterface_ln0            (specinterface    ) [ 0000]
HwReg_height_read            (read             ) [ 0000]
specinterface_ln0            (specinterface    ) [ 0000]
write_ln0                    (write            ) [ 0000]
specinterface_ln0            (specinterface    ) [ 0000]
loopWidth                    (read             ) [ 0011]
specinterface_ln0            (specinterface    ) [ 0000]
write_ln0                    (write            ) [ 0000]
linebuf_y                    (alloca           ) [ 0011]
linebuf_c                    (alloca           ) [ 0011]
linebuf_c_2                  (alloca           ) [ 0011]
specinterface_ln0            (specinterface    ) [ 0000]
specinterface_ln0            (specinterface    ) [ 0000]
yOffset                      (xor              ) [ 0000]
zext_ln907                   (zext             ) [ 0011]
zext_ln951                   (zext             ) [ 0011]
add_ln953                    (add              ) [ 0011]
store_ln953                  (store            ) [ 0000]
br_ln953                     (br               ) [ 0000]
y_2                          (load             ) [ 0000]
speclooptripcount_ln0        (speclooptripcount) [ 0000]
icmp_ln953                   (icmp             ) [ 0011]
add_ln953_2                  (add              ) [ 0000]
br_ln953                     (br               ) [ 0000]
out_y                        (sub              ) [ 0000]
empty                        (trunc            ) [ 0001]
cmp33_i                      (icmp             ) [ 0001]
cmp105_i                     (icmp             ) [ 0001]
tmp                          (bitselect        ) [ 0000]
rev                          (xor              ) [ 0001]
empty_78                     (wait             ) [ 0000]
store_ln953                  (store            ) [ 0000]
ret_ln447                    (ret              ) [ 0000]
specloopname_ln953           (specloopname     ) [ 0000]
call_ln953                   (call             ) [ 0000]
br_ln953                     (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_vresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_width_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_height_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vcresampler_core_Pipeline_VITIS_LOOP_955_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_0_0_0_0_0423600_lcssa623_i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0423600_lcssa623_i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_0_1_0_0_0602_lcssa626_i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0602_lcssa626_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_0_2_0_0_0604_lcssa629_i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0604_lcssa629_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_0_0_0423606_lcssa632_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0423606_lcssa632_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_1_0_0_0608_lcssa635_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0608_lcssa635_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="y_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="linebuf_y_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_y/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="linebuf_c_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="linebuf_c_2_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_c_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_4_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="HwReg_height_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_height_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="loopWidth_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="8" bw="1" slack="0"/>
<pin id="148" dir="0" index="9" bw="24" slack="0"/>
<pin id="149" dir="0" index="10" bw="24" slack="0"/>
<pin id="150" dir="0" index="11" bw="1" slack="1"/>
<pin id="151" dir="0" index="12" bw="8" slack="1"/>
<pin id="152" dir="0" index="13" bw="8" slack="1"/>
<pin id="153" dir="0" index="14" bw="8" slack="1"/>
<pin id="154" dir="0" index="15" bw="8" slack="1"/>
<pin id="155" dir="0" index="16" bw="8" slack="1"/>
<pin id="156" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln953/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="yOffset_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="yOffset/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln907_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln951_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln951/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln953_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln953/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln953_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="y_2_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="1"/>
<pin id="187" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln953_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="13" slack="1"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln953/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln953_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln953_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="out_y_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="1"/>
<pin id="202" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_y/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="cmp33_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp33_i/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="cmp105_i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp105_i/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="rev_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln953_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="13" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_0_0_0_0_0423600_lcssa623_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0423600_lcssa623_i "/>
</bind>
</comp>

<comp id="247" class="1005" name="p_0_1_0_0_0602_lcssa626_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0602_lcssa626_i "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_0_2_0_0_0604_lcssa629_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0604_lcssa629_i "/>
</bind>
</comp>

<comp id="257" class="1005" name="p_0_0_0_0_0423606_lcssa632_i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0423606_lcssa632_i "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_0_1_0_0_0608_lcssa635_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0608_lcssa635_i "/>
</bind>
</comp>

<comp id="267" class="1005" name="y_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_read_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="279" class="1005" name="loopWidth_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="284" class="1005" name="zext_ln907_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="1"/>
<pin id="286" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln907 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln951_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="1"/>
<pin id="291" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln951 "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln953_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln953 "/>
</bind>
</comp>

<comp id="302" class="1005" name="empty_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="307" class="1005" name="cmp33_i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp33_i "/>
</bind>
</comp>

<comp id="312" class="1005" name="cmp105_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp105_i "/>
</bind>
</comp>

<comp id="317" class="1005" name="rev_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="164"><net_src comp="104" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="110" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="185" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="185" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="213"><net_src comp="185" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="209" pin="2"/><net_sink comp="138" pin=8"/></net>

<net id="219"><net_src comp="185" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="199" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="138" pin=4"/></net>

<net id="241"><net_src comp="193" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="68" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="138" pin=16"/></net>

<net id="250"><net_src comp="72" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="138" pin=15"/></net>

<net id="255"><net_src comp="76" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="138" pin=14"/></net>

<net id="260"><net_src comp="80" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="138" pin=13"/></net>

<net id="265"><net_src comp="84" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="138" pin=12"/></net>

<net id="270"><net_src comp="88" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="277"><net_src comp="104" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="282"><net_src comp="124" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="287"><net_src comp="166" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="292"><net_src comp="170" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="297"><net_src comp="174" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="305"><net_src comp="204" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="310"><net_src comp="209" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="315"><net_src comp="215" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="320"><net_src comp="230" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="138" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_vresampled | {2 3 }
	Port: HwReg_width_c | {1 }
	Port: HwReg_height_c | {1 }
 - Input state : 
	Port: v_vcresampler_core : stream_out_hresampled | {2 3 }
	Port: v_vcresampler_core : HwReg_height | {1 }
	Port: v_vcresampler_core : HwReg_width | {1 }
	Port: v_vcresampler_core : p_read | {1 }
  - Chain level:
	State 1
		add_ln953 : 1
		store_ln953 : 1
	State 2
		icmp_ln953 : 1
		add_ln953_2 : 1
		br_ln953 : 2
		out_y : 1
		empty : 2
		cmp33_i : 1
		cmp105_i : 1
		tmp : 2
		rev : 3
		call_ln953 : 3
		store_ln953 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 |  1.281  |    74   |   140   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                    icmp_ln953_fu_188                    |    0    |    0    |    20   |
|   icmp   |                      cmp33_i_fu_209                     |    0    |    0    |    20   |
|          |                     cmp105_i_fu_215                     |    0    |    0    |    20   |
|----------|---------------------------------------------------------|---------|---------|---------|
|    add   |                     add_ln953_fu_174                    |    0    |    0    |    19   |
|          |                    add_ln953_2_fu_193                   |    0    |    0    |    20   |
|----------|---------------------------------------------------------|---------|---------|---------|
|    sub   |                       out_y_fu_199                      |    0    |    0    |    20   |
|----------|---------------------------------------------------------|---------|---------|---------|
|    xor   |                      yOffset_fu_160                     |    0    |    0    |    2    |
|          |                        rev_fu_230                       |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                   p_read_4_read_fu_104                  |    0    |    0    |    0    |
|   read   |              HwReg_height_read_read_fu_110              |    0    |    0    |    0    |
|          |                  loopWidth_read_fu_124                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln0_write_fu_116                 |    0    |    0    |    0    |
|          |                  write_ln0_write_fu_130                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln907_fu_166                    |    0    |    0    |    0    |
|          |                    zext_ln951_fu_170                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   trunc  |                       empty_fu_204                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
| bitselect|                        tmp_fu_222                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   Total  |                                                         |  1.281  |    74   |   263   |
|----------|---------------------------------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| linebuf_c |    2   |    0   |    0   |    0   |
|linebuf_c_2|    2   |    0   |    0   |    0   |
| linebuf_y |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln953_reg_294         |   13   |
|          cmp105_i_reg_312          |    1   |
|           cmp33_i_reg_307          |    1   |
|            empty_reg_302           |    1   |
|          loopWidth_reg_279         |   12   |
|p_0_0_0_0_0423600_lcssa623_i_reg_242|    8   |
|p_0_0_0_0_0423606_lcssa632_i_reg_257|    8   |
|  p_0_1_0_0_0602_lcssa626_i_reg_247 |    8   |
|  p_0_1_0_0_0608_lcssa635_i_reg_262 |    8   |
|  p_0_2_0_0_0604_lcssa629_i_reg_252 |    8   |
|          p_read_4_reg_274          |    1   |
|             rev_reg_317            |    1   |
|              y_reg_267             |   13   |
|         zext_ln907_reg_284         |   13   |
|         zext_ln951_reg_289         |   13   |
+------------------------------------+--------+
|                Total               |   109  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 |  p2  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 |  p3  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 |  p4  |   2  |   1  |    2   ||    9    |
| grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 |  p8  |   2  |   1  |    2   ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                          |      |      |      |    8   ||  1.708  ||    36   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   74   |   263  |    -   |
|   Memory  |    6   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |   109  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   183  |   299  |    0   |
+-----------+--------+--------+--------+--------+--------+
