HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:M2sExt
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/63||M2sExt_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/64||M2sExt_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/65||M2sExt_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/66||M2sExt_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/67||M2sExt_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||M2sExt.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/69||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||M2sExt.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/70||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||M2sExt.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/71||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||M2sExt.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/72||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||M2sExt.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/73||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/74||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||M2sExt.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/75||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/76||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||M2sExt.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/77||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/78||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||M2sExt.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/79||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/80||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||M2sExt.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/81||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||M2sExt.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/82||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||M2sExt.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/83||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||M2sExt.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/85||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||M2sExt.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/86||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||M2sExt.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/87||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||M2sExt.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/88||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||M2sExt.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/89||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||M2sExt.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/90||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||M2sExt.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/91||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||M2sExt.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/92||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||M2sExt.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/93||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||M2sExt.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/94||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||M2sExt.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/95||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||M2sExt.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/96||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||M2sExt.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/97||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||M2sExt.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/98||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||M2sExt.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/99||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||M2sExt.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/100||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||M2sExt.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/101||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||M2sExt.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/102||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||M2sExt.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/103||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_3  ||M2sExt.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/104||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||M2sExt.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/110||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset  ||M2sExt.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/111||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int  ||M2sExt.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/112||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state(2 downto 0)  ||M2sExt.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/113||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1  ||M2sExt.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/114||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base  ||M2sExt.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/115||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal seradr1apb is undriven ||M2sExt.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/117||corei2c.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal sersmb7 is undriven ||M2sExt.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/123||corei2creal.vhd(319);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/319
Implementation;Synthesis|| CD638 ||@W:Signal sersmb6 is undriven ||M2sExt.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/124||corei2creal.vhd(320);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/320
Implementation;Synthesis|| CD638 ||@W:Signal sersmb4 is undriven ||M2sExt.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/125||corei2creal.vhd(322);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/322
Implementation;Synthesis|| CD638 ||@W:Signal sersmb2 is undriven ||M2sExt.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/126||corei2creal.vhd(324);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/324
Implementation;Synthesis|| CD638 ||@W:Signal sersmb1 is undriven ||M2sExt.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/127||corei2creal.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/325
Implementation;Synthesis|| CD638 ||@W:Signal sersmb0 is undriven ||M2sExt.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/128||corei2creal.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/326
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d is undriven ||M2sExt.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/129||corei2creal.vhd(343);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/343
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d2 is undriven ||M2sExt.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/130||corei2creal.vhd(344);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/344
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d is undriven ||M2sExt.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/131||corei2creal.vhd(345);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/345
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d2 is undriven ||M2sExt.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/132||corei2creal.vhd(346);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/346
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit ens1_pre to a constant 1||M2sExt.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/134||corei2creal.vhd(2045);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/2045
Implementation;Synthesis|| CL169 ||@W:Pruning register ens1_pre  ||M2sExt.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/135||corei2creal.vhd(2045);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/2045
Implementation;Synthesis|| CL169 ||@W:Pruning register term_cnt_215us_reg_5(12 downto 0)  ||M2sExt.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/137||corei2c.vhd(200);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/200
Implementation;Synthesis|| CD434 ||@W:Signal paddr in the sensitivity list is not used in the process||M2sExt.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/299||coregpio.vhd(887);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/887
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/302||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process||M2sExt.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/303||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven ||M2sExt.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/304||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||M2sExt.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/320||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis|| CL159 ||@W:Input PRESETN is unused||M2sExt.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/321||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis|| CL159 ||@W:Input PCLK is unused||M2sExt.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/322||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS8 is unused||M2sExt.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/323||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS9 is unused||M2sExt.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/324||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS10 is unused||M2sExt.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/325||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS11 is unused||M2sExt.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/326||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS12 is unused||M2sExt.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/327||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS13 is unused||M2sExt.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/328||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS14 is unused||M2sExt.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/329||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS15 is unused||M2sExt.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/330||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis|| CL159 ||@W:Input PREADYS8 is unused||M2sExt.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/331||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis|| CL159 ||@W:Input PREADYS9 is unused||M2sExt.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/332||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis|| CL159 ||@W:Input PREADYS10 is unused||M2sExt.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/333||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis|| CL159 ||@W:Input PREADYS11 is unused||M2sExt.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/334||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis|| CL159 ||@W:Input PREADYS12 is unused||M2sExt.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/335||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis|| CL159 ||@W:Input PREADYS13 is unused||M2sExt.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/336||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis|| CL159 ||@W:Input PREADYS14 is unused||M2sExt.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/337||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis|| CL159 ||@W:Input PREADYS15 is unused||M2sExt.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/338||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS8 is unused||M2sExt.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/339||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS9 is unused||M2sExt.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/340||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS10 is unused||M2sExt.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/341||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS11 is unused||M2sExt.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/342||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS12 is unused||M2sExt.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/343||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS13 is unused||M2sExt.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/344||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS14 is unused||M2sExt.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/345||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS15 is unused||M2sExt.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/346||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis|| CL159 ||@W:Input pulse_215us is unused||M2sExt.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/379||corei2creal.vhd(116);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input seradr1apb0 is unused||M2sExt.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/380||corei2creal.vhd(119);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/119
Implementation;Synthesis|| CL159 ||@W:Input SMBALERT_NI is unused||M2sExt.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/381||corei2creal.vhd(144);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/144
Implementation;Synthesis|| CL159 ||@W:Input SMBSUS_NI is unused||M2sExt.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/382||corei2creal.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/146
Implementation;Synthesis|| CL159 ||@W:Input CLK_LTSSM is unused||M2sExt.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/425||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis|| CL159 ||@W:Input FPLL_LOCK is unused||M2sExt.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/426||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_SPLL_LOCK is unused||M2sExt.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/427||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_SPLL_LOCK is unused||M2sExt.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/428||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_SPLL_LOCK is unused||M2sExt.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/429||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_SPLL_LOCK is unused||M2sExt.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/430||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PSEL is unused||M2sExt.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/431||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PWRITE is unused||M2sExt.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/432||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PRDATA is unused||M2sExt.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/433||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PSEL is unused||M2sExt.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/434||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PWRITE is unused||M2sExt.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/435||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PRDATA is unused||M2sExt.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/436||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PSEL is unused||M2sExt.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/437||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PWRITE is unused||M2sExt.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/438||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PRDATA is unused||M2sExt.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/439||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PSEL is unused||M2sExt.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/440||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PWRITE is unused||M2sExt.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/441||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PRDATA is unused||M2sExt.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/442||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis|| CL159 ||@W:Input SOFT_EXT_RESET_OUT is unused||M2sExt.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/443||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis|| CL159 ||@W:Input SOFT_RESET_F2M is unused||M2sExt.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/444||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis|| CL159 ||@W:Input SOFT_M3_RESET is unused||M2sExt.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/445||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis|| CL159 ||@W:Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused||M2sExt.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/446||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis|| CL159 ||@W:Input SOFT_FDDR_CORE_RESET is unused||M2sExt.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/447||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_PHY_RESET is unused||M2sExt.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/448||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_CORE_RESET is unused||M2sExt.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/449||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF1_PHY_RESET is unused||M2sExt.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/450||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF1_CORE_RESET is unused||M2sExt.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/451||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF2_PHY_RESET is unused||M2sExt.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/452||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF2_CORE_RESET is unused||M2sExt.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/453||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF3_PHY_RESET is unused||M2sExt.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/454||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF3_CORE_RESET is unused||M2sExt.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/455||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_0_CORE_RESET is unused||M2sExt.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/456||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_1_CORE_RESET is unused||M2sExt.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/457||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||M2sExt.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/458||M2sExt_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M2sExt_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance M2sExt_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int||M2sExt.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/517||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 1375 sequential elements including M2sExt_sb_0.CoreGPIO_0_0.INTR_reg[31]. This clock has no specified timing constraint which may adversely impact design performance. ||M2sExt.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/611||coregpio.vhd(602);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/602
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation ||M2sExt.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/649||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation ||M2sExt.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/650||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation ||M2sExt.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/651||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[0] reduced to a combinational gate by constant propagation ||M2sExt.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/652||coregpio.vhd(352);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/352
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[1] reduced to a combinational gate by constant propagation ||M2sExt.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/653||coregpio.vhd(414);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/414
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[2] reduced to a combinational gate by constant propagation ||M2sExt.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/654||coregpio.vhd(414);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/414
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[3] reduced to a combinational gate by constant propagation ||M2sExt.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/655||coregpio.vhd(414);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/414
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[20] reduced to a combinational gate by constant propagation ||M2sExt.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/656||coregpio.vhd(414);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/414
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[21] reduced to a combinational gate by constant propagation ||M2sExt.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/657||coregpio.vhd(414);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/414
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[22] reduced to a combinational gate by constant propagation ||M2sExt.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\M2sExt.srr'/linenumber/658||coregpio.vhd(414);liberoaction://cross_probe/hdl/file/'c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/414
Implementation;Synthesis||(null)||Please refer to the log file for details about 163 Warning(s)||M2sExt.srr;liberoaction://open_report/file/M2sExt.srr||(null);(null)
Implementation;Compile;RootName:M2sExt
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||M2sExt_compile_log.log;liberoaction://open_report/file/M2sExt_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:M2sExt
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||M2sExt_layout_log.log;liberoaction://open_report/file/M2sExt_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||M2sExt_generateBitstream.log;liberoaction://open_report/file/M2sExt_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:M2sExt
