PPA Report for configurable_clock_gate_top.v (Module: configurable_clock_gate_top)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 1
IO Count: 5
Cell Count: 22

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 194.29 MHz
End-to-End Path Delay: 4.650 ns
Reg-to-Reg Critical Path Delay: 1.989 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
