/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6768";
	interrupt-parent = <0x1>;
	model = "MT6768";

	__symbols__ {
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		STANDBY = "/cpus/idle-states/standby";
		SUSPEND = "/cpus/idle-states/suspend";
		accdet = "/accdet";
		afe = "/mt6768-afe-pcm@11220000";
		apdma = "/dma-controller@11000980";
		apmixed = "/apmixed@1000c000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		audio = "/audio@11220000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		camsys = "/camsys@1a000000";
		camsys1 = "/camsysisp@1a000000";
		ccifdriver = "/ccifdriver@10209000";
		charger = "/charger";
		chosen = "/chosen";
		cldmadriver = "/cldmadriver@10014000";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		consys = "/consys@18002000";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		dcm = "/dcm";
		dfd_cache = "/dfd_cache";
		disp_color0 = "/disp_color0@1400f000";
		disp_mutex0 = "/disp_mutex0@14001000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		drcc = "/drcc";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@00110c00";
		dvfsrc = "/dvfsrc@10012000";
		eem_fsm = "/eem_fsm@1100b000";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		eint = "/eint@1000b000";
		extcon_usb = "/extcon_usb";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		gce = "/gce@10238000";
		gce_mbox = "/gce_mbox@10238000";
		gce_mbox_bdg = "/gce_mbox_bdg";
		gce_mbox_svp = "/gce_mbox_svp@10238000";
		ged = "/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio";
		gpufreq = "/gpufreq";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@1100d000";
		i2c7 = "/i2c7@11004000";
		i2c8 = "/i2c8@11005000";
		i2c_common = "/i2c_common";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		imgsys = "/syscon@15020000";
		imgsys_config = "/imgsys_config@15020000";
		infracfg_ao = "/infracfg_ao@10001000";
		io_cfg_bl = "/io_cfg_bl@10002600";
		io_cfg_lb = "/io_cfg_lb@10002400";
		io_cfg_lm = "/io_cfg_lm@10002200";
		io_cfg_lt = "/io_cfg_lt@10002000";
		io_cfg_rb = "/io_cfg_rb@10002a00";
		io_cfg_rm = "/io_cfg_rm@10002800";
		io_cfg_rt = "/io_cfg_rt@10002c00";
		io_cfg_tl = "/io_cfg_tl@10002e00";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		keypad = "/kp@10010000";
		lk_charger = "/lk_charger";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		mcdi = "/mcdi@00110100";
		mcucfg = "/mcucfg@0c530000";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver@10014000";
		mdp_ccorr = "/mdp_ccorr0@14005000";
		mdp_rdma0 = "/mdp_rdma0@14004000";
		mdp_rsz0 = "/mdp_rsz0@14006000";
		mdp_rsz1 = "/mdp_rsz1@14007000";
		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
		mdp_wdma0 = "/mdp_wdma0@14008000";
		mdp_wrot0 = "/mdp_wrot0@14009000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfg_cfg = "/mfg_cfg@13000000";
		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
		mmc0 = "/mmc@11230000";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc1 = "/mmc@11240000";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		msdc1_ins = "/msdc1_ins";
		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358_snd = "/mt6358_snd";
		mt6358_vmch_eint_high = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_HIGH";
		mt6358_vmch_eint_low = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_LOW";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt6370_chg = "/mt6370_pmu_dts/charger";
		mt6370_pmu = "/mt6370_pmu_dts";
		mt6370_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mtk_ts_pmic = "/pwrap@1000d000/mt6358-pmic/mtk_ts_pmic";
		mtkfb = "/mtkfb@0";
		nfc = "/nfc";
		odm = "/odm";
		otg_vbus = "/mt6370_pmu_dts/charger/usb-otg-vbus";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pwrap = "/pwrap@1000d000";
		pwraph = "/pwraphal@";
		radio_md_cfg = "/radio_md_cfg";
		reserved_memory = "/reserved-memory";
		rt9465_slave_chr = "/rt9465_slave_chr";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/scpsys@10001000";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@16010000";
		smi_larb2 = "/smi_larb2@15021000";
		smi_larb3 = "/smi_larb3@1a002000";
		smi_larb4 = "/smi_larb4@17010000";
		snd_scp_spk = "/snd_scp_spk";
		snd_scp_ultra = "/snd_scp_ultra";
		sound = "/sound";
		speaker_amp = "/i2c7@11004000/speaker_amp@34";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		sysirq = "/intpol-controller@0";
		systimer = "/systimer@10017000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tcpc_pd = "/tcpc_pd_eint";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		u2phy0 = "/usb-phy@11210000";
		u2port0 = "/usb-phy@11210000/usb-phy@11210000";
		usb = "/usb0@11200000";
		vcodec_dec = "/vcodec_dec@16000000";
		vcodec_enc = "/vcodec_enc@17000000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		wifi = "/wifi@18000000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xb8>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x131 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xa4 0x8>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xa6 0x8>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xa0 0x8>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xa3 0x8>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		interrupts = <0x0 0x66 0x8>;
		reg = <0x0 0x11000000 0x0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b000 0x0 0x100>;
	};

	apcldmain@1021b100 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b100 0x0 0x100>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		interrupts = <0x0 0xb4 0x4>;
		reg = <0x0 0x1021b800 0x0 0x100>;
	};

	apcldmamisc@1021b900 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b900 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x100>;
	};

	apcldmaout@1021b500 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b500 0x0 0x100>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0x44>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x128 0x1>;
	};

	audio@11220000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		phandle = <0x45>;
		reg = <0x0 0x11220000 0x0 0x1000>;
	};

	audio_sram@11221000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x6c00 0x9000>;
		prefer_mode = <0x1>;
		reg = <0x0 0x11221000 0x0 0x9000>;
	};

	auxadc@11001000 {
		#interconnect-cells = <0x1>;
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x26 0x21>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x42 0x2>;
		mediatek,cali-efuse-reg-offset = <0x1a8>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		nvmem = <0x38>;
		nvmem-names = "mtk_efuse";
		phandle = <0x2a>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x5>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x1e>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		SHUTDOWN_GAUGE1_VBAT_EN = <0x0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		UI_LOW_LIMIT_SOC0 = <0xc8>;
		UI_LOW_LIMIT_SOC1 = <0xc8>;
		UI_LOW_LIMIT_SOC2 = <0xc8>;
		UI_LOW_LIMIT_SOC3 = <0xc8>;
		UI_LOW_LIMIT_SOC4 = <0xc8>;
		UI_LOW_LIMIT_VTH0 = <0x87f0>;
		UI_LOW_LIMIT_VTH1 = <0x87f0>;
		UI_LOW_LIMIT_VTH2 = <0x87f0>;
		UI_LOW_LIMIT_VTH3 = <0x87f0>;
		UI_LOW_LIMIT_VTH4 = <0x87f0>;
		VIR_OLDOCV_DIFF_EMB = <0x1770>;
		battery0_profile_t0 = <0x0 0xaaaa 0x44c 0x6c2 0x1f9 0xa9f4 0x44c 0x6c2 0x3f2 0xa95d 0x469 0x6c2 0x5eb 0xa8c6 0x44c 0x6c1 0x7e4 0xa843 0x44c 0x6a4 0x9dd 0xa7c0 0x44e 0x6a4 0xbd6 0xa746 0x468 0x6ad 0xdcf 0xa6c4 0x44c 0x6ae 0xfc8 0xa64a 0x44e 0x6c2 0x11c1 0xa5d0 0x467 0x6c2 0x13bb 0xa54f 0x44f 0x6c2 0x15b4 0xa4df 0x46a 0x6c2 0x17ad 0xa465 0x466 0x6c2 0x19a6 0xa3ec 0x44c 0x6be 0x1b9f 0xa374 0x450 0x6ae 0x1d98 0xa304 0x46a 0x6c2 0x1f91 0xa28c 0x46a 0x6c2 0x218a 0xa21b 0x465 0x6a4 0x2383 0xa1a4 0x44c 0x6a4 0x257c 0xa135 0x450 0x6a4 0x2775 0xa0c6 0x45c 0x6b4 0x296e 0xa059 0x457 0x6bc 0x2b67 0x9ff2 0x47a 0x6ae 0x2d60 0x9f85 0x46f 0x6bf 0x2f59 0x9f1d 0x479 0x6c5 0x3152 0x9eb1 0x467 0x6bb 0x334b 0x9e4c 0x463 0x6d6 0x3544 0x9de9 0x46f 0x6d6 0x373d 0x9d8c 0x47e 0x6d6 0x3936 0x9d2a 0x487 0x6d6 0x3b30 0x9cd2 0x49c 0x6d6 0x3d29 0x9c74 0x49c 0x6dc 0x3f22 0x9c19 0x49c 0x6b8 0x411b 0x9bc1 0x4a3 0x6b8 0x4314 0x9b6d 0x4b0 0x6b8 0x450d 0x9b16 0x4b0 0x6c2 0x4706 0x9ac5 0x4bb 0x6bf 0x48ff 0x9a74 0x4ce 0x71c 0x4af8 0x9a27 0x4d6 0x71e 0x4cf1 0x99dc 0x4ee 0x742 0x4eea 0x998c 0x500 0x71c 0x50e3 0x993b 0x508 0x71e 0x52dc 0x98dd 0x50c 0x725 0x54d5 0x9866 0x4ea 0x774 0x56ce 0x97e2 0x4aa 0x720 0x58c7 0x9771 0x47e 0x72d 0x5ac0 0x971b 0x475 0x6dd 0x5cb9 0x96cf 0x45c 0x6cc 0x5eb2 0x968d 0x44c 0x6bd 0x60ab 0x9655 0x45b 0x6a4 0x62a5 0x961e 0x45b 0x6a4 0x649e 0x95e6 0x44c 0x6a4 0x6697 0x95b9 0x45c 0x6ae 0x6890 0x958b 0x45a 0x6ae 0x6a89 0x955e 0x45c 0x6b4 0x6c82 0x9536 0x46a 0x6b1 0x6e7b 0x950d 0x46a 0x6b5 0x7074 0x94e5 0x46a 0x6bb 0x726d 0x94bd 0x46a 0x6a4 0x7466 0x949a 0x46a 0x6b6 0x765f 0x947c 0x476 0x6ba 0x7858 0x9457 0x47e 0x6a4 0x7a51 0x9435 0x47e 0x6b7 0x7c4a 0x941d 0x491 0x6cf 0x7e43 0x9403 0x49c 0x6d6 0x803c 0x93eb 0x4a9 0x6ea 0x8235 0x93d0 0x4b0 0x6e0 0x842e 0x93b8 0x4b0 0x6ea 0x8627 0x939d 0x4b0 0x6f8 0x8820 0x937f 0x4b0 0x6e6 0x8a1a 0x9353 0x4a2 0x6e0 0x8c13 0x930b 0x478 0x6de 0x8e0c 0x92c8 0x46a 0x6d6 0x9005 0x9293 0x46a 0x6bd 0x91fe 0x9270 0x479 0x6b8 0x93f7 0x924a 0x47e 0x6b8 0x95f0 0x921a 0x46f 0x6b8 0x97e9 0x91ef 0x46a 0x6b8 0x99e2 0x91ce 0x47a 0x6b8 0x9bdb 0x91b0 0x47e 0x6c8 0x9dd4 0x918a 0x47e 0x6d6 0x9fcd 0x9161 0x497 0x6d6 0xa1c6 0x9128 0x49c 0x6b9 0xa3bf 0x90e3 0x483 0x6e3 0xa5b8 0x90a5 0x47e 0x6bf 0xa7b1 0x9071 0x498 0x6be 0xa9aa 0x901c 0x482 0x6b8 0xaba3 0x8fd2 0x452 0x71c 0xad9c 0x8fc1 0x467 0x738 0xaf95 0x8fb7 0x47c 0x74b 0xb18f 0x8fad 0x499 0x724 0xb388 0x8f9a 0x4ae 0x722 0xb581 0x8f85 0x4fa 0x70e 0xb77a 0x8f42 0x513 0x73e 0xb973 0x8e3e 0x4d2 0x7d5 0xbb6c 0x8c77 0x4e1 0x7d9 0xbd65 0x8a1e 0x512 0x850 0xbf5e 0x86d5 0x562 0x8da 0xc02b 0x86c4 0x564 0x97b 0xc0f3 0x86c4 0x564 0x9e2>;
		battery0_profile_t0_col = <0x4>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xab54 0x564 0x6c2 0x1f9 0xaa80 0x564 0x6c2 0x3f2 0xa9d5 0x564 0x6c2 0x5eb 0xa948 0x563 0x6c1 0x7e4 0xa8bb 0x546 0x6a4 0x9dd 0xa837 0x546 0x6a4 0xbd6 0xa7b4 0x545 0x6ad 0xdcf 0xa732 0x532 0x6ae 0xfc8 0xa6b8 0x532 0x6c2 0x11c1 0xa63f 0x532 0x6c2 0x13bb 0xa5c6 0x532 0x6c2 0x15b4 0xa54d 0x532 0x6c2 0x17ad 0xa4d3 0x532 0x6c2 0x19a6 0xa45a 0x52e 0x6be 0x1b9f 0xa3e1 0x51e 0x6ae 0x1d98 0xa369 0x51e 0x6c2 0x1f91 0xa2f9 0x514 0x6c2 0x218a 0xa281 0x514 0x6a4 0x2383 0xa212 0x514 0x6a4 0x257c 0xa1a3 0x514 0x6a4 0x2775 0xa134 0x524 0x6b4 0x296e 0xa0c5 0x52c 0x6bc 0x2b67 0xa056 0x51e 0x6ae 0x2d60 0x9fe9 0x52f 0x6bf 0x2f59 0x9f81 0x535 0x6c5 0x3152 0x9f17 0x52b 0x6bb 0x334b 0x9eba 0x546 0x6d6 0x3544 0x9e55 0x546 0x6d6 0x373d 0x9ded 0x546 0x6d6 0x3936 0x9d7e 0x546 0x6d6 0x3b30 0x9d0f 0x546 0x6d6 0x3d29 0x9ca6 0x54c 0x6dc 0x3f22 0x9c4e 0x564 0x6b8 0x411b 0x9bfd 0x564 0x6b8 0x4314 0x9bb0 0x564 0x6b8 0x450d 0x9b66 0x56e 0x6c2 0x4706 0x9b15 0x56b 0x6bf 0x48ff 0x9ac4 0x58c 0x71c 0x4af8 0x9a73 0x58e 0x71e 0x4cf1 0x9a22 0x5b2 0x742 0x4eea 0x99d2 0x5be 0x71c 0x50e3 0x9981 0x5ca 0x71e 0x52dc 0x9923 0x5d1 0x725 0x54d5 0x98b4 0x5e4 0x774 0x56ce 0x9841 0x5d6 0x720 0x58c7 0x97cc 0x539 0x72d 0x5ac0 0x9762 0x4e9 0x6dd 0x5cb9 0x970b 0x4d8 0x6cc 0x5eb2 0x96c4 0x4c9 0x6bd 0x60ab 0x9682 0x4b0 0x6a4 0x62a5 0x9646 0x4b0 0x6a4 0x649e 0x960e 0x4b0 0x6a4 0x6697 0x95dc 0x4ba 0x6ae 0x6890 0x95af 0x4ba 0x6ae 0x6a89 0x9586 0x4c0 0x6b4 0x6c82 0x9558 0x4bd 0x6b1 0x6e7b 0x9531 0x4c1 0x6b5 0x7074 0x950d 0x4c7 0x6bb 0x726d 0x94e5 0x4b0 0x6a4 0x7466 0x94c2 0x4c2 0x6b6 0x765f 0x949e 0x4c6 0x6ba 0x7858 0x947c 0x4b0 0x6a4 0x7a51 0x945d 0x4c3 0x6b7 0x7c4a 0x9445 0x4db 0x6cf 0x7e43 0x942b 0x4e2 0x6d6 0x803c 0x9413 0x4f6 0x6ea 0x8235 0x93f8 0x4ec 0x6e0 0x842e 0x93e0 0x4f6 0x6ea 0x8627 0x93cc 0x504 0x6f8 0x8820 0x93b1 0x4f2 0x6e6 0x8a1a 0x939a 0x4ec 0x6e0 0x8c13 0x937e 0x4ea 0x6de 0x8e0c 0x9360 0x4e2 0x6d6 0x9005 0x9342 0x4c9 0x6bd 0x91fe 0x9324 0x4c4 0x6b8 0x93f7 0x92fe 0x4c4 0x6b8 0x95f0 0x92dd 0x4c4 0x6b8 0x97e9 0x92b7 0x4c4 0x6b8 0x99e2 0x928e 0x4c4 0x6b8 0x9bdb 0x926e 0x4d4 0x6c8 0x9dd4 0x9248 0x4e2 0x6d6 0x9fcd 0x921f 0x4e2 0x6d6 0xa1c6 0x91f7 0x4c5 0x6b9 0xa3bf 0x91b5 0x4ef 0x6e3 0xa5b8 0x9177 0x4cb 0x6bf 0xa7b1 0x913a 0x4ca 0x6be 0xa9aa 0x90fe 0x4c4 0x6b8 0xaba3 0x90a7 0x528 0x71c 0xad9c 0x905e 0x544 0x738 0xaf95 0x9044 0x5bb 0x74b 0xb18f 0x9030 0x5d0 0x724 0xb388 0x9025 0x5ce 0x722 0xb581 0x9011 0x5e2 0x70e 0xb77a 0x8ff4 0x612 0x73e 0xb973 0x8fb0 0x6a9 0x7d5 0xbb6c 0x8ecf 0x6ad 0x7d9 0xbd65 0x8cf5 0x6fc 0x850 0xbf5e 0x8a73 0x7ae 0x8da 0xc02b 0x86f5 0x8b3 0x97b 0xc08f 0x86ec 0x91a 0x9e2>;
		battery0_profile_t1_col = <0x4>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xab0e 0xc3a 0xc3a 0x1f9 0xaa44 0xc3a 0xc3a 0x3f2 0xa9a3 0xc1c 0xc1c 0x5eb 0xa916 0xc07 0xc07 0x7e4 0xa893 0xbe9 0xbe9 0x9dd 0xa80f 0xbd3 0xbd3 0xbd6 0xa78c 0xba1 0xba1 0xdcf 0xa70a 0xb70 0xb70 0xfc8 0xa690 0xb52 0xb52 0x11c1 0xa617 0xb3b 0xb3b 0x13bb 0xa59e 0xb0b 0xb0b 0x15b4 0xa525 0xaee 0xaee 0x17ad 0xa4ad 0xadc 0xadc 0x19a6 0xa43c 0xad5 0xad5 0x1b9f 0xa3c3 0xaa6 0xaa6 0x1d98 0xa34b 0xa8c 0xa8c 0x1f91 0xa2dc 0xa89 0xa89 0x218a 0xa26d 0xa78 0xa78 0x2383 0xa1fc 0xa73 0xa73 0x257c 0xa185 0xa56 0xa56 0x2775 0xa116 0xa46 0xa46 0x296e 0xa0a7 0xa46 0xa46 0x2b67 0xa03a 0xa46 0xa46 0x2d60 0x9fd5 0xa4b 0xa4b 0x2f59 0x9f70 0xa5a 0xa5a 0x3152 0x9f10 0xa67 0xa67 0x334b 0x9eba 0xa8c 0xa8c 0x3544 0x9e52 0xa8c 0xa8c 0x373d 0x9dda 0xa7e 0xa7e 0x3936 0x9d4d 0xa54 0xa54 0x3b30 0x9cc6 0xa46 0xa46 0x3d29 0x9c53 0xa46 0xa46 0x3f22 0x9bf4 0xa4c 0xa4c 0x411b 0x9ba7 0xa64 0xa64 0x4314 0x9b60 0xa7f 0xa7f 0x450d 0x9b19 0xa8c 0xa8c 0x4706 0x9acf 0xa8c 0xa8c 0x48ff 0x9a7e 0xa8c 0xa8c 0x4af8 0x9a29 0xa84 0xa84 0x4cf1 0x99cf 0xa78 0xa78 0x4eea 0x9970 0xa64 0xa64 0x50e3 0x9906 0xa25 0xa25 0x52dc 0x989c 0x9ee 0x9ee 0x54d5 0x9832 0x9bf 0x9bf 0x56ce 0x97c8 0x973 0x973 0x58c7 0x9767 0x935 0x935 0x5ac0 0x9715 0x91a 0x91a 0x5cb9 0x96cf 0x91a 0x91a 0x5eb2 0x9688 0x90b 0x90b 0x60ab 0x964b 0x8fc 0x8fc 0x62a5 0x9614 0x8fc 0x8fc 0x649e 0x95dc 0x8fc 0x8fc 0x6697 0x95aa 0x8fc 0x8fc 0x6890 0x957d 0x90c 0x90c 0x6a89 0x9554 0x91a 0x91a 0x6c82 0x952c 0x925 0x925 0x6e7b 0x9503 0x92e 0x92e 0x7074 0x94db 0x93f 0x93f 0x726d 0x94b3 0x93a 0x93a 0x7466 0x9490 0x940 0x940 0x765f 0x9472 0x958 0x958 0x7858 0x9454 0x960 0x960 0x7a51 0x9435 0x973 0x973 0x7c4a 0x9417 0x97e 0x97e 0x7e43 0x93ff 0x98b 0x98b 0x803c 0x93eb 0x992 0x992 0x8235 0x93d7 0x9a6 0x9a6 0x842e 0x93c2 0x9b0 0x9b0 0x8627 0x93ae 0x9be 0x9be 0x8820 0x93a1 0x9d9 0x9d9 0x8a1a 0x9397 0xa05 0xa05 0x8c13 0x9386 0xa14 0xa14 0x8e0c 0x9371 0xa23 0xa23 0x9005 0x935d 0xa3e 0xa3e 0x91fe 0x9349 0xa55 0xa55 0x93f7 0x932d 0xa80 0xa80 0x95f0 0x9307 0xaa3 0xaa3 0x97e9 0x92e7 0xad1 0xad1 0x99e2 0x92c0 0xaec 0xaec 0x9bdb 0x9298 0xb18 0xb18 0x9dd4 0x9270 0xb63 0xb63 0x9fcd 0x923f 0xbab 0xbab 0xa1c6 0x9204 0xbe1 0xbe1 0xa3bf 0x91c8 0xc2d 0xc2d 0xa5b8 0x9183 0xc75 0xc75 0xa7b1 0x9144 0xcf0 0xcf0 0xa9aa 0x90f7 0xd59 0xd59 0xaba3 0x90a6 0xdbe 0xdbe 0xad9c 0x9067 0xe4f 0xe4f 0xaf95 0x903c 0xef9 0xef9 0xb18f 0x9026 0x1009 0x1009 0xb388 0x8fff 0x111a 0x111a 0xb581 0x8fd7 0x12a4 0x12a4 0xb77a 0x8f9c 0x1467 0x1467 0xb973 0x8f26 0x165d 0x165d 0xbb6c 0x8e27 0x1886 0x1886 0xbd65 0x8c41 0x1b43 0x1b43 0xbf5e 0x898e 0x2083 0x2083 0xc02b 0x85b6 0x2a03 0x2a03 0xc0f3 0x85ac 0x2a1c 0x2a1c>;
		battery0_profile_t2_col = <0x4>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xab2c 0x1838 0x1838 0x1f9 0xaa3a 0x1836 0x1836 0x3f2 0xa97b 0x178a 0x178a 0x5eb 0xa8d9 0x16d8 0x16d8 0x7e4 0xa842 0x1698 0x1698 0x9dd 0xa7b5 0x16f5 0x16f5 0xbd6 0xa732 0x16c0 0x16c0 0xdcf 0xa6af 0x1660 0x1660 0xfc8 0xa62b 0x1640 0x1640 0x11c1 0xa5a9 0x160d 0x160d 0x13bb 0xa530 0x15db 0x15db 0x15b4 0xa4b7 0x15a6 0x15a6 0x17ad 0xa43d 0x155e 0x155e 0x19a6 0xa3c6 0x1511 0x1511 0x1b9f 0xa356 0x14dc 0x14dc 0x1d98 0xa2e7 0x1476 0x1476 0x1f91 0xa278 0x1378 0x1378 0x218a 0xa209 0x1329 0x1329 0x2383 0xa19a 0x1358 0x1358 0x257c 0xa12b 0x13c0 0x13c0 0x2775 0xa0bc 0x13ce 0x13ce 0x296e 0xa04f 0x139b 0x139b 0x2b67 0x9fec 0x1372 0x1372 0x2d60 0x9f91 0x1371 0x1371 0x2f59 0x9f36 0x138f 0x138f 0x3152 0x9ed6 0x139e 0x139e 0x334b 0x9e62 0x137b 0x137b 0x3544 0x9ddf 0x133b 0x133b 0x373d 0x9d5b 0x12c8 0x12c8 0x3936 0x9cdb 0x1227 0x1227 0x3b30 0x9c65 0x11a2 0x11a2 0x3d29 0x9bf9 0x11b3 0x11b3 0x3f22 0x9b97 0x1212 0x1212 0x411b 0x9b43 0x1259 0x1259 0x4314 0x9af9 0x1270 0x1270 0x450d 0x9aab 0x125c 0x125c 0x4706 0x9a5d 0x1255 0x1255 0x48ff 0x9a02 0x123d 0x123d 0x4af8 0x99a7 0x1217 0x1217 0x4cf1 0x994d 0x11e4 0x11e4 0x4eea 0x98ee 0x11aa 0x11aa 0x50e3 0x988d 0x115f 0x115f 0x52dc 0x9832 0x10f0 0x10f0 0x54d5 0x97d7 0x107c 0x107c 0x56ce 0x977c 0x1030 0x1030 0x58c7 0x972a 0x1056 0x1056 0x5ac0 0x96df 0x10c1 0x10c1 0x5cb9 0x9698 0x10cc 0x10cc 0x5eb2 0x9656 0x10c2 0x10c2 0x60ab 0x9619 0x10c2 0x10c2 0x62a5 0x95e2 0x10b3 0x10b3 0x649e 0x95aa 0x10a9 0x10a9 0x6697 0x957d 0x10d2 0x10d2 0x6890 0x954f 0x1105 0x1105 0x6a89 0x9522 0x1127 0x1127 0x6c82 0x94fa 0x1141 0x1141 0x6e7b 0x94d1 0x113d 0x113d 0x7074 0x94a9 0x1141 0x1141 0x726d 0x9486 0x116b 0x116b 0x7466 0x9468 0x119e 0x119e 0x765f 0x944a 0x11be 0x11be 0x7858 0x9432 0x11d8 0x11d8 0x7a51 0x941d 0x11f1 0x11f1 0x7c4a 0x9409 0x120b 0x120b 0x7e43 0x93f5 0x1243 0x1243 0x803c 0x93e7 0x12b1 0x12b1 0x8235 0x93d7 0x130d 0x130d 0x842e 0x93c9 0x1368 0x1368 0x8627 0x93bf 0x13bf 0x13bf 0x8820 0x93ae 0x141e 0x141e 0x8a1a 0x939a 0x1483 0x1483 0x8c13 0x938d 0x14f6 0x14f6 0x8e0c 0x937b 0x1577 0x1577 0x9005 0x9360 0x15bf 0x15bf 0x91fe 0x9349 0x1626 0x1626 0x93f7 0x932d 0x16cc 0x16cc 0x95f0 0x930f 0x177b 0x177b 0x97e9 0x92e9 0x1817 0x1817 0x99e2 0x92c8 0x18c6 0x18c6 0x9bdb 0x92a2 0x1974 0x1974 0x9dd4 0x9272 0x1a0f 0x1a0f 0x9fcd 0x923f 0x1ae8 0x1ae8 0xa1c6 0x9204 0x1b9f 0x1b9f 0xa3bf 0x91c8 0x1c7d 0x1c7d 0xa5b8 0x918b 0x1d76 0x1d76 0xa7b1 0x9146 0x1e59 0x1e59 0xa9aa 0x9108 0x1f7d 0x1f7d 0xaba3 0x90c2 0x20c6 0x20c6 0xad9c 0x9085 0x21f9 0x21f9 0xaf95 0x9051 0x241a 0x241a 0xb18f 0x901f 0x2663 0x2663 0xb388 0x8fec 0x28d2 0x28d2 0xb581 0x8fb0 0x2b7c 0x2b7c 0xb77a 0x8f74 0x2e7f 0x2e7f 0xb973 0x8f1b 0x3193 0x3193 0xbb6c 0x8e7c 0x33dd 0x33dd 0xbd65 0x8d7a 0x35d9 0x35d9 0xbf5e 0x8baf 0x38c7 0x38c7 0xc02b 0x88f1 0x3ea3 0x3ea3 0xc0f3 0x84bc 0x47fe 0x47fe>;
		battery0_profile_t3_col = <0x4>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xab22 0x3250 0x3250 0x1f9 0xaa12 0x324f 0x324f 0x3f2 0xa92a 0x31fd 0x31fd 0x5eb 0xa86a 0x314e 0x314e 0x7e4 0xa7ac 0x3053 0x3053 0x9dd 0xa70a 0x2f6b 0x2f6b 0xbd6 0xa668 0x2e8c 0x2e8c 0xdcf 0xa5c8 0x2da8 0x2da8 0xfc8 0xa53b 0x2cfb 0x2cfb 0x11c1 0xa4ae 0x2c47 0x2c47 0x13bb 0xa42b 0x2b9d 0x2b9d 0x15b4 0xa3a9 0x2b05 0x2b05 0x17ad 0xa32f 0x2a70 0x2a70 0x19a6 0xa2b6 0x29ea 0x29ea 0x1b9f 0xa23d 0x2957 0x2957 0x1d98 0xa1c5 0x28dc 0x28dc 0x1f91 0xa156 0x285b 0x285b 0x218a 0xa0e9 0x27e5 0x27e5 0x2383 0xa084 0x2780 0x2780 0x257c 0xa021 0x271f 0x271f 0x2775 0x9fc2 0x26ca 0x26ca 0x296e 0x9f53 0x2665 0x2665 0x2b67 0x9ee1 0x25fb 0x25fb 0x2d60 0x9e63 0x2579 0x2579 0x2f59 0x9dd6 0x24dc 0x24dc 0x3152 0x9d4b 0x2451 0x2451 0x334b 0x9cca 0x23d6 0x23d6 0x3544 0x9c54 0x2379 0x2379 0x373d 0x9be8 0x2338 0x2338 0x3936 0x9b86 0x230b 0x230b 0x3b30 0x9b2e 0x22f6 0x22f6 0x3d29 0x9ada 0x22f0 0x22f0 0x3f22 0x9a82 0x22e2 0x22e2 0x411b 0x9a2e 0x22d8 0x22d8 0x4314 0x99d3 0x22b3 0x22b3 0x450d 0x997c 0x2280 0x2280 0x4706 0x9927 0x223c 0x223c 0x48ff 0x98d0 0x21e9 0x21e9 0x4af8 0x987b 0x21b7 0x21b7 0x4cf1 0x9824 0x2184 0x2184 0x4eea 0x97d8 0x2166 0x2166 0x50e3 0x978d 0x2151 0x2151 0x52dc 0x9740 0x2134 0x2134 0x54d5 0x96fa 0x211e 0x211e 0x56ce 0x96b7 0x20f9 0x20f9 0x58c7 0x967b 0x20ee 0x20ee 0x5ac0 0x963e 0x20ee 0x20ee 0x5cb9 0x9602 0x20e0 0x20e0 0x5eb2 0x95ca 0x20df 0x20df 0x60ab 0x9597 0x20ee 0x20ee 0x62a5 0x956a 0x20f8 0x20f8 0x649e 0x953c 0x2111 0x2111 0x6697 0x950f 0x212b 0x212b 0x6890 0x94e7 0x2144 0x2144 0x6a89 0x94c4 0x216d 0x216d 0x6c82 0x94a5 0x21a0 0x21a0 0x6e7b 0x948d 0x21de 0x21de 0x7074 0x9478 0x222a 0x222a 0x726d 0x9464 0x2269 0x2269 0x7466 0x9450 0x22ba 0x22ba 0x765f 0x943c 0x230c 0x230c 0x7858 0x9428 0x2366 0x2366 0x7a51 0x9413 0x23cb 0x23cb 0x7c4a 0x93ff 0x2430 0x2430 0x7e43 0x93f2 0x24b5 0x24b5 0x803c 0x93e1 0x253f 0x253f 0x8235 0x93cd 0x25d0 0x25d0 0x842e 0x93b8 0x2668 0x2668 0x8627 0x93a4 0x26ff 0x26ff 0x8820 0x9390 0x27a4 0x27a4 0x8a1a 0x937c 0x2857 0x2857 0x8c13 0x9368 0x2906 0x2906 0x8e0c 0x934c 0x29b9 0x29b9 0x9005 0x9335 0x2a8c 0x2a8c 0x91fe 0x931a 0x2b4d 0x2b4d 0x93f7 0x92fb 0x2c21 0x2c21 0x95f0 0x92dd 0x2cf0 0x2cf0 0x97e9 0x92b7 0x2dba 0x2dba 0x99e2 0x928e 0x2e9b 0x2e9b 0x9bdb 0x9266 0x2f7c 0x2f7c 0x9dd4 0x923e 0x3072 0x3072 0x9fcd 0x920d 0x315e 0x315e 0xa1c6 0x91db 0x3257 0x3257 0xa3bf 0x91a0 0x3354 0x3354 0xa5b8 0x916c 0x3461 0x3461 0xa7b1 0x9128 0x354f 0x354f 0xa9aa 0x90ea 0x365b 0x365b 0xaba3 0x90ad 0x3786 0x3786 0xad9c 0x9071 0x38b5 0x38b5 0xaf95 0x903d 0x39ff 0x39ff 0xb18f 0x9014 0x3b5e 0x3b5e 0xb388 0x8feb 0x3cee 0x3cee 0xb581 0x8fc3 0x3eb0 0x3eb0 0xb77a 0x8f88 0x40b8 0x40b8 0xb973 0x8f25 0x42ff 0x42ff 0xbb6c 0x8e6a 0x459f 0x459f 0xbd65 0x8d05 0x48f2 0x48f2 0xbf5e 0x8acc 0x4e37 0x4e37 0xc02b 0x877f 0x54d7 0x54d7 0xc08f 0x866a 0x5226 0x5226>;
		battery0_profile_t4_col = <0x4>;
		battery0_profile_t4_num = <0x64>;
		battery1_profile_t0 = <0x0 0xaa7f 0x3f2 0x4e2 0x1fa 0xa9e5 0x3f2 0x4e2 0x3f3 0xa959 0x3f2 0x4ce 0x5ed 0xa8d6 0x3f2 0x4ce 0x7e6 0xa855 0x3f2 0x4ce 0x9e0 0xa7db 0x3fc 0x4ce 0xbd9 0xa75a 0x3fd 0x4ce 0xdd3 0xa6e1 0x405 0x4ce 0xfcc 0xa667 0x3fc 0x4ce 0x11c6 0xa5ef 0x3fc 0x4ce 0x13bf 0xa575 0x3fc 0x4ce 0x15b9 0xa4fb 0x3fc 0x4ce 0x17b2 0xa487 0x3ff 0x4ce 0x19ac 0xa413 0x40f 0x4ce 0x1ba5 0xa39c 0x408 0x4cc 0x1d9f 0xa328 0x40e 0x4c4 0x1f98 0xa2b4 0x408 0x4c4 0x2192 0xa243 0x410 0x4c4 0x238b 0xa1d1 0x410 0x4c6 0x2585 0xa162 0x412 0x4d2 0x277f 0xa0f2 0x41a 0x4e0 0x2978 0xa085 0x41c 0x4da 0x2b72 0xa01a 0x424 0x4e4 0x2d6b 0x9fae 0x421 0x4ec 0x2f65 0x9f46 0x41d 0x4ef 0x315e 0x9edf 0x424 0x4f9 0x3358 0x9e78 0x424 0x503 0x3551 0x9e14 0x42a 0x513 0x374b 0x9db3 0x438 0x528 0x3944 0x9d52 0x435 0x528 0x3b3e 0x9cf2 0x431 0x52b 0x3d37 0x9c3c 0x43b 0x532 0x3f31 0x9be5 0x446 0x540 0x412a 0x9b8f 0x450 0x55e 0x4324 0x9b3c 0x45a 0x564 0x451d 0x9ae9 0x464 0x56c 0x4717 0x9a99 0x46e 0x580 0x4910 0x9a4b 0x47c 0x590 0x4b0a 0x99fc 0x490 0x59e 0x4d03 0x99ad 0x4a5 0x5b3 0x4efd 0x9951 0x4b0 0x5be 0x50f7 0x98dc 0x495 0x5c3 0x52f0 0x9851 0x454 0x5b5 0x54ea 0x97d2 0x424 0x57f 0x56e3 0x9771 0x410 0x52e 0x58dd 0x9722 0x40b 0x4e7 0x5ad6 0x96e0 0x40b 0x4c4 0x5cd0 0x96a3 0x406 0x4b0 0x5ec9 0x9668 0x401 0x4ab 0x60c3 0x962f 0x401 0x4ab 0x62bc 0x95fc 0x406 0x4a0 0x64b6 0x95ca 0x406 0x49c 0x66af 0x959a 0x406 0x4a2 0x68a9 0x956c 0x40c 0x4a0 0x6aa2 0x9540 0x410 0x4a2 0x6c9c 0x9514 0x40a 0x4a6 0x6e95 0x94ec 0x40c 0x4a6 0x708f 0x94c5 0x410 0x4a6 0x7288 0x94a0 0x41d 0x4ac 0x7482 0x947c 0x41d 0x4bd 0x767c 0x945a 0x421 0x4c4 0x7875 0x9439 0x424 0x52f 0x7a6f 0x941b 0x424 0x58f 0x7c68 0x93ff 0x432 0x58c 0x7e62 0x93e2 0x438 0x5fe 0x805b 0x93c8 0x446 0x661 0x8255 0x93b1 0x453 0x6ab 0x844e 0x9392 0x456 0x6c4 0x8648 0x936b 0x44e 0x6cb 0x8841 0x9326 0x41e 0x6cb 0x8a3b 0x92d5 0x401 0x6b6 0x8c34 0x9295 0x404 0x699 0x8e2e 0x9263 0x40e 0x67e 0x9027 0x9239 0x410 0x678 0x9221 0x920b 0x410 0x662 0x941a 0x91e1 0x418 0x651 0x9614 0x91b8 0x412 0x644 0x980d 0x9198 0x410 0x641 0x9a07 0x9176 0x419 0x64d 0x9c00 0x9153 0x423 0x64f 0x9dfa 0x9125 0x424 0x65b 0x9ff4 0x90eb 0x41b 0x65c 0xa1ed 0x90ad 0x41a 0x65c 0xa3e7 0x9075 0x423 0x65c 0xa5e0 0x9036 0x424 0x65c 0xa7da 0x8fe6 0x41b 0x669 0xa9d3 0x8fac 0x3fd 0x66a 0xabcd 0x8f98 0x406 0x66a 0xadc6 0x8f8d 0x410 0x642 0xafc0 0x8f81 0x437 0x65c 0xb1b9 0x8f55 0x4a6 0x66a 0xb3b3 0x8ef3 0x4a5 0x686 0xb5ac 0x8dbf 0x44c 0x6b1 0xb7a6 0x8bf7 0x461 0x6e8 0xb99f 0x899e 0x48a 0x727 0xbb99 0x865b 0x4c0 0x6cc 0xbd92 0x80e1 0x6f5 0x6cc 0xbf8c 0x74cd 0x6cc 0x6cc 0xc02b 0x74cd 0x6cc 0x6cc 0xc08f 0x74cd 0x6cc 0x6cc>;
		battery1_profile_t0_col = <0x4>;
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t1 = <0x0 0xab3f 0x4e2 0x4e2 0x1fa 0xaaac 0x4e2 0x4e2 0x3f3 0xaa22 0x4ce 0x4ce 0x5ed 0xa9a2 0x4ce 0x4ce 0x7e6 0xa925 0x4ce 0x4ce 0x9e0 0xa8a7 0x4ce 0x4ce 0xbd9 0xa82a 0x4ce 0x4ce 0xdd3 0xa7b0 0x4ce 0x4ce 0xfcc 0xa736 0x4ce 0x4ce 0x11c6 0xa6bf 0x4ce 0x4ce 0x13bf 0xa645 0x4ce 0x4ce 0x15b9 0xa5cd 0x4ce 0x4ce 0x17b2 0xa553 0x4ce 0x4ce 0x19ac 0xa4dc 0x4ce 0x4ce 0x1ba5 0xa465 0x4cc 0x4cc 0x1d9f 0xa3ee 0x4c4 0x4c4 0x1f98 0xa37b 0x4c4 0x4c4 0x2192 0xa306 0x4c4 0x4c4 0x238b 0xa293 0x4c6 0x4c6 0x2585 0xa222 0x4d2 0x4d2 0x277f 0xa1b1 0x4e0 0x4e0 0x2978 0xa142 0x4da 0x4da 0x2b72 0xa0d3 0x4e4 0x4e4 0x2d6b 0xa063 0x4ec 0x4ec 0x2f65 0x9ff6 0x4ef 0x4ef 0x315e 0x9f8d 0x4f9 0x4f9 0x3358 0x9f26 0x503 0x503 0x3551 0x9ec7 0x513 0x513 0x374b 0x9e69 0x528 0x528 0x3944 0x9e00 0x528 0x528 0x3b3e 0x9d8b 0x52b 0x52b 0x3d37 0x9d15 0x532 0x532 0x3f31 0x9ca9 0x540 0x540 0x412a 0x9c4f 0x55e 0x55e 0x4324 0x9bfe 0x564 0x564 0x451d 0x9baf 0x56c 0x56c 0x4717 0x9b64 0x580 0x580 0x4910 0x9b17 0x590 0x590 0x4b0a 0x9ac9 0x59e 0x59e 0x4d03 0x9a79 0x5b3 0x5b3 0x4efd 0x9a25 0x5be 0x5be 0x50f7 0x99ca 0x5c3 0x5c3 0x52f0 0x9965 0x5b5 0x5b5 0x54ea 0x98ef 0x57f 0x57f 0x56e3 0x986e 0x52e 0x52e 0x58dd 0x97f8 0x4e7 0x4e7 0x5ad6 0x9795 0x4c4 0x4c4 0x5cd0 0x9743 0x4b0 0x4b0 0x5ec9 0x96fd 0x4ab 0x4ab 0x60c3 0x96bc 0x4ab 0x4ab 0x62bc 0x9683 0x4a0 0x4a0 0x64b6 0x964b 0x49c 0x49c 0x66af 0x9617 0x4a2 0x4a2 0x68a9 0x95e6 0x4a0 0x4a0 0x6aa2 0x95b8 0x4a2 0x4a2 0x6c9c 0x958a 0x4a6 0x4a6 0x6e95 0x955e 0x4a6 0x4a6 0x708f 0x9535 0x4a6 0x4a6 0x7288 0x950e 0x4ac 0x4ac 0x7482 0x94ea 0x4bd 0x4bd 0x767c 0x94c7 0x4c4 0x4c4 0x7875 0x94a5 0x4cb 0x4cb 0x7a6f 0x9483 0x4c7 0x4c7 0x7c68 0x9465 0x4c4 0x528 0x7e62 0x944a 0x4d2 0x59a 0x805b 0x942d 0x4d1 0x5fd 0x8255 0x9412 0x4d5 0x647 0x844e 0x93f9 0x4e7 0x6c4 0x8648 0x93e0 0x4ec 0x6cb 0x8841 0x93c7 0x4ec 0x6cb 0x8a3b 0x93ab 0x4dd 0x6b6 0x8c34 0x938a 0x4c8 0x699 0x8e2e 0x9366 0x4b4 0x67e 0x9027 0x9340 0x4b0 0x678 0x9221 0x931a 0x4a0 0x662 0x941a 0x92f4 0x494 0x651 0x9614 0x92cc 0x48a 0x644 0x980d 0x92a1 0x488 0x641 0x9a07 0x9280 0x491 0x64d 0x9c00 0x925d 0x492 0x64f 0x9dfa 0x9240 0x49b 0x65b 0x9ff4 0x921c 0x49c 0x65c 0xa1ed 0x91ec 0x49c 0x65c 0xa3e7 0x91ae 0x49c 0x65c 0xa5e0 0x916f 0x49c 0x65c 0xa7da 0x913c 0x4a5 0x669 0xa9d3 0x90fe 0x4a6 0x66a 0xabcd 0x90ad 0x4a6 0x66a 0xadc6 0x905c 0x489 0x642 0xafc0 0x9047 0x49c 0x65c 0xb1b9 0x9038 0x4a6 0x66a 0xb3b3 0x902b 0x4ba 0x686 0xb5ac 0x901f 0x4d9 0x6b1 0xb7a6 0x9001 0x501 0x6e8 0xb99f 0x8fc2 0x52f 0x727 0xbb99 0x8ed6 0x4ed 0x6cc 0xbd92 0x8d17 0x50c 0x6cc 0xbf8c 0x8ac0 0x538 0x6cc 0xc02b 0x8780 0x59a 0x6c6 0xc08f 0x831d 0x636 0x6fe>;
		battery1_profile_t1_col = <0x4>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t2 = <0x0 0xab6e 0x71c 0x71c 0x1fa 0xaacc 0x71c 0x71c 0x3f3 0xaa3e 0x712 0x712 0x5ed 0xa9be 0x71c 0x71c 0x7e6 0xa93e 0x711 0x711 0x9e0 0xa8bd 0x6fd 0x6fd 0xbd9 0xa840 0x6f3 0x6f3 0xdd3 0xa7c3 0x6e9 0x6e9 0xfcc 0xa74c 0x6df 0x6df 0x11c6 0xa6d2 0x6d7 0x6d7 0x13bf 0xa65d 0x6df 0x6df 0x15b9 0xa5e4 0x6d6 0x6d6 0x17b2 0xa56f 0x6d5 0x6d5 0x19ac 0xa4f6 0x6cc 0x6cc 0x1ba5 0xa481 0x6ce 0x6ce 0x1d9f 0xa40b 0x6d8 0x6d8 0x1f98 0xa398 0x6e2 0x6e2 0x2192 0xa327 0x6ea 0x6ea 0x238b 0xa2b7 0x6ea 0x6ea 0x2585 0xa249 0x6ec 0x6ec 0x277f 0xa1d9 0x6f8 0x6f8 0x2978 0xa16c 0x715 0x715 0x2b72 0xa0fb 0x736 0x736 0x2d6b 0xa090 0x70a 0x70a 0x2f65 0xa024 0x712 0x712 0x315e 0x9fbc 0x71d 0x71d 0x3358 0x9f62 0x740 0x740 0x3551 0x9f0d 0x75c 0x75c 0x374b 0x9eb7 0x783 0x783 0x3944 0x9e47 0x787 0x787 0x3b3e 0x9dbc 0x77a 0x77a 0x3d37 0x9d27 0x76c 0x76c 0x3f31 0x9ca1 0x76c 0x76c 0x412a 0x9c33 0x773 0x773 0x4324 0x9bdc 0x784 0x784 0x451d 0x9b96 0x795 0x795 0x4717 0x9b55 0x7a8 0x7a8 0x4910 0x9b11 0x7a4 0x7a4 0x4b0a 0x9ac8 0x7a2 0x7a2 0x4d03 0x9a79 0x7a8 0x7a8 0x4efd 0x9a1f 0x79b 0x79b 0x50f7 0x99bc 0x781 0x781 0x52f0 0x9952 0x756 0x756 0x54ea 0x98e4 0x71d 0x71d 0x56e3 0x987a 0x6eb 0x6eb 0x58dd 0x9813 0x6b4 0x6b4 0x5ad6 0x97b5 0x68b 0x68b 0x5cd0 0x9762 0x672 0x672 0x5ec9 0x971b 0x65e 0x65e 0x60c3 0x96d7 0x64f 0x64f 0x62bc 0x969b 0x64a 0x64a 0x64b6 0x9660 0x64a 0x64a 0x66af 0x962a 0x64a 0x64a 0x68a9 0x95f8 0x64a 0x64a 0x6aa2 0x95c8 0x650 0x650 0x6c9c 0x959b 0x65a 0x65a 0x6e95 0x956f 0x65e 0x65e 0x708f 0x9545 0x664 0x664 0x7288 0x951e 0x668 0x668 0x7482 0x94f9 0x66e 0x66e 0x767c 0x94d7 0x678 0x678 0x7875 0x94b6 0x676 0x676 0x7a6f 0x9496 0x67f 0x67f 0x7c68 0x9478 0x686 0x686 0x7e62 0x945a 0x686 0x686 0x805b 0x943d 0x68d 0x68d 0x8255 0x9420 0x689 0x689 0x844e 0x9406 0x68d 0x68d 0x8648 0x93ed 0x689 0x689 0x8841 0x93d7 0x68d 0x68d 0x8a3b 0x93c1 0x689 0x689 0x8c34 0x93ad 0x686 0x686 0x8e2e 0x939a 0x68e 0x68e 0x9027 0x9387 0x690 0x690 0x9221 0x9374 0x690 0x690 0x941a 0x935d 0x690 0x690 0x9614 0x933d 0x688 0x688 0x980d 0x9318 0x67e 0x67e 0x9a07 0x92f4 0x67c 0x67c 0x9c00 0x92d0 0x674 0x674 0x9dfa 0x92af 0x683 0x683 0x9ff4 0x928e 0x686 0x686 0xa1ed 0x9263 0x697 0x697 0xa3e7 0x9230 0x69a 0x69a 0xa5e0 0x91f0 0x69a 0x69a 0xa7da 0x91b3 0x6ab 0x6ab 0xa9d3 0x917d 0x6c0 0x6c0 0xabcd 0x913d 0x6cb 0x6cb 0xadc6 0x90e8 0x6d5 0x6d5 0xafc0 0x909e 0x6d6 0x6d6 0xb1b9 0x907e 0x6f2 0x6f2 0xb3b3 0x906a 0x719 0x719 0xb5ac 0x9058 0x74b 0x74b 0xb7a6 0x9045 0x790 0x790 0xb99f 0x9026 0x7e0 0x7e0 0xbb99 0x8fe1 0x84e 0x84e 0xbd92 0x8efb 0x88c 0x88c 0xbf8c 0x8d36 0x8b5 0x8b5 0xc02b 0x8ad6 0x97c 0x97c 0xc08f 0x878c 0xaf0 0xaf0>;
		battery1_profile_t2_col = <0x4>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t3 = <0x0 0xab7d 0xa0a 0xa0a 0x1fa 0xaac4 0xa0a 0xa0a 0x3f3 0xaa2f 0xa14 0xa14 0x5ed 0xa9a5 0xa1e 0xa1e 0x7e6 0xa91e 0xa14 0xa14 0x9e0 0xa89e 0xa09 0xa09 0xbd9 0xa81e 0x9fe 0x9fe 0xdd3 0xa7a1 0x9e2 0x9e2 0xfcc 0xa727 0x9e1 0x9e1 0x11c6 0xa6af 0x9d7 0x9d7 0x13bf 0xa635 0x9cd 0x9cd 0x15b9 0xa5c0 0x9c4 0x9c4 0x17b2 0xa548 0x9c3 0x9c3 0x19ac 0xa4d3 0x9b7 0x9b7 0x1ba5 0xa45c 0x9a4 0x9a4 0x1d9f 0xa3e9 0x99e 0x99e 0x1f98 0xa378 0x9a6 0x9a6 0x2192 0xa307 0x9a4 0x9a4 0x238b 0xa297 0x9a0 0x9a0 0x2585 0xa229 0x9b2 0x9b2 0x277f 0xa1ba 0x9ba 0x9ba 0x2978 0xa148 0x9bc 0x9bc 0x2b72 0xa0da 0x9c6 0x9c6 0x2d6b 0xa06d 0x9ce 0x9ce 0x2f65 0xa005 0x9d1 0x9d1 0x315e 0x9fa6 0x9de 0x9de 0x3358 0x9f51 0xa00 0xa00 0x3551 0x9f01 0xa47 0xa47 0x374b 0x9ea1 0xa75 0xa75 0x3944 0x9e1b 0xa61 0xa61 0x3b3e 0x9d7d 0xa39 0xa39 0x3d37 0x9cdf 0xa17 0xa17 0x3f31 0x9c56 0xa0a 0xa0a 0x412a 0x9be6 0xa06 0xa06 0x4324 0x9b88 0xa04 0xa04 0x451d 0x9b3c 0xa0e 0xa0e 0x4717 0x9af7 0xa14 0xa14 0x4910 0x9ab0 0xa10 0xa10 0x4b0a 0x9a64 0x9fd 0x9fd 0x4d03 0x9a11 0x9e8 0x9e8 0x4efd 0x99b8 0x9cc 0x9cc 0x50f7 0x9953 0x999 0x999 0x52f0 0x98ed 0x96b 0x96b 0x54ea 0x988a 0x93e 0x93e 0x56e3 0x982b 0x911 0x911 0x58dd 0x97d3 0x8f7 0x8f7 0x5ad6 0x9781 0x8e3 0x8e3 0x5cd0 0x9735 0x8ca 0x8ca 0x5ec9 0x96ee 0x8b5 0x8b5 0x60c3 0x96ac 0x8ac 0x8ac 0x62bc 0x966f 0x8ac 0x8ac 0x64b6 0x9639 0x8b2 0x8b2 0x66af 0x9606 0x8b6 0x8b6 0x68a9 0x95d2 0x8b6 0x8b6 0x6aa2 0x95a3 0x8c2 0x8c2 0x6c9c 0x9578 0x8ca 0x8ca 0x6e95 0x954e 0x8d0 0x8d0 0x708f 0x9523 0x8da 0x8da 0x7288 0x94fd 0x8f1 0x8f1 0x7482 0x94d7 0x8fc 0x8fc 0x767c 0x94b4 0x903 0x903 0x7875 0x9495 0x913 0x913 0x7a6f 0x9473 0x91a 0x91a 0x7c68 0x9455 0x921 0x921 0x7e62 0x9437 0x92b 0x92b 0x805b 0x941c 0x935 0x935 0x8255 0x9403 0x93f 0x93f 0x844e 0x93ec 0x951 0x951 0x8648 0x93d8 0x95e 0x95e 0x8841 0x93c8 0x960 0x960 0x8a3b 0x93b8 0x960 0x960 0x8c34 0x93ab 0x978 0x978 0x8e2e 0x9397 0x976 0x976 0x9027 0x9386 0x984 0x984 0x9221 0x9371 0x998 0x998 0x941a 0x935e 0x9ad 0x9ad 0x9614 0x9341 0x9a8 0x9a8 0x980d 0x9324 0x9c8 0x9c8 0x9a07 0x9305 0x9df 0x9df 0x9c00 0x92e3 0x9f3 0x9f3 0x9dfa 0x92c1 0xa11 0xa11 0x9ff4 0x9298 0xa41 0xa41 0xa1ed 0x9265 0xa6a 0xa6a 0xa3e7 0x922d 0xa93 0xa93 0xa5e0 0x91ee 0xabb 0xabb 0xa7da 0x91b3 0xb00 0xb00 0xa9d3 0x9174 0xb47 0xb47 0xabcd 0x9126 0xb97 0xb97 0xadc6 0x90d2 0xbd4 0xbd4 0xafc0 0x909c 0xc38 0xc38 0xb1b9 0x9079 0xca7 0xca7 0xb3b3 0x9060 0xd49 0xd49 0xb5ac 0x9046 0xe3d 0xe3d 0xb7a6 0x9021 0xf64 0xf64 0xb99f 0x8fe8 0x10d3 0x10d3 0xbb99 0x8f69 0x1296 0x1296 0xbd92 0x8e26 0x140e 0x140e 0xbf8c 0x8c1d 0x1660 0x1660 0xc02b 0x8950 0x1a53 0x1a53 0xc08f 0x85d4 0x1fea 0x1fea>;
		battery1_profile_t3_col = <0x4>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t4 = <0x0 0xab9c 0x18d8 0x18d8 0x1fa 0xaac1 0x18d8 0x18d8 0x3f3 0xaa19 0x18f5 0x18f5 0x5ed 0xa97f 0x18cc 0x18cc 0x7e6 0xa8ef 0x1890 0x1890 0x9e0 0xa863 0x1868 0x1868 0xbd9 0xa7dc 0x1847 0x1847 0xdd3 0xa759 0x17f8 0x17f8 0xfcc 0xa6df 0x17c6 0x17c6 0x11c6 0xa662 0x1796 0x1796 0x13bf 0xa5ea 0x177e 0x177e 0x15b9 0xa56e 0x174c 0x174c 0x17b2 0xa4f6 0x171c 0x171c 0x19ac 0xa480 0x1701 0x1701 0x1ba5 0xa40e 0x16fb 0x16fb 0x1d9f 0xa39b 0x170a 0x170a 0x1f98 0xa32b 0x1700 0x1700 0x2192 0xa2bc 0x16f4 0x16f4 0x238b 0xa249 0x16da 0x16da 0x2585 0xa1d8 0x16ae 0x16ae 0x277f 0xa168 0x1695 0x1695 0x2978 0xa0f9 0x166d 0x166d 0x2b72 0xa08b 0x1649 0x1649 0x2d6b 0xa025 0x163d 0x163d 0x2f65 0x9fc9 0x164f 0x164f 0x315e 0x9f70 0x1677 0x1677 0x3358 0x9f0e 0x1694 0x1694 0x3551 0x9e9a 0x1688 0x1688 0x374b 0x9e0f 0x1644 0x1644 0x3944 0x9d69 0x15ca 0x15ca 0x3b3e 0x9cc0 0x155e 0x155e 0x3d37 0x9c24 0x14ef 0x14ef 0x3f31 0x9b9c 0x14a2 0x14a2 0x412a 0x9b26 0x1477 0x1477 0x4324 0x9ac0 0x1459 0x1459 0x451d 0x9a68 0x1446 0x1446 0x4717 0x9a1b 0x143a 0x143a 0x4910 0x99d1 0x1428 0x1428 0x4b0a 0x9988 0x1420 0x1420 0x4d03 0x993c 0x1414 0x1414 0x4efd 0x98ee 0x140b 0x140b 0x50f7 0x989f 0x13f7 0x13f7 0x52f0 0x9851 0x13ec 0x13ec 0x54ea 0x9803 0x13f6 0x13f6 0x56e3 0x97b9 0x1405 0x1405 0x58dd 0x9771 0x140f 0x140f 0x5ad6 0x972c 0x1419 0x1419 0x5cd0 0x96ea 0x1428 0x1428 0x5ec9 0x96ac 0x1447 0x1447 0x60c3 0x9670 0x145f 0x145f 0x62bc 0x9637 0x146a 0x146a 0x64b6 0x9602 0x1485 0x1485 0x66af 0x95cf 0x14a7 0x14a7 0x68a9 0x959d 0x14c6 0x14c6 0x6aa2 0x956f 0x14e4 0x14e4 0x6c9c 0x9541 0x14f6 0x14f6 0x6e95 0x9516 0x1513 0x1513 0x708f 0x94ed 0x1541 0x1541 0x7288 0x94c6 0x156e 0x156e 0x7482 0x94a1 0x1589 0x1589 0x767c 0x947d 0x15a4 0x15a4 0x7875 0x945b 0x15bb 0x15bb 0x7a6f 0x943d 0x15eb 0x15eb 0x7c68 0x9425 0x161a 0x161a 0x7e62 0x940c 0x1634 0x1634 0x805b 0x93f8 0x1665 0x1665 0x8255 0x93e5 0x16a9 0x16a9 0x844e 0x93d5 0x16e8 0x16e8 0x8648 0x93c0 0x1716 0x1716 0x8841 0x93af 0x174e 0x174e 0x8a3b 0x939d 0x17a2 0x17a2 0x8c34 0x938a 0x17ed 0x17ed 0x8e2e 0x9374 0x182c 0x182c 0x9027 0x935d 0x1889 0x1889 0x9221 0x9346 0x18f6 0x18f6 0x941a 0x932d 0x196d 0x196d 0x9614 0x930f 0x19de 0x19de 0x980d 0x92f0 0x1a5f 0x1a5f 0x9a07 0x92cb 0x1b05 0x1b05 0x9c00 0x92a8 0x1bb0 0x1bb0 0x9dfa 0x927d 0x1c5c 0x1c5c 0x9ff4 0x9252 0x1d23 0x1d23 0xa1ed 0x9222 0x1e08 0x1e08 0xa3e7 0x91ee 0x1f0c 0x1f0c 0xa5e0 0x91b9 0x200a 0x200a 0xa7da 0x917e 0x212c 0x212c 0xa9d3 0x9145 0x226e 0x226e 0xabcd 0x9110 0x23ff 0x23ff 0xadc6 0x90da 0x25ba 0x25ba 0xafc0 0x90a5 0x279e 0x279e 0xb1b9 0x9079 0x2a0f 0x2a0f 0xb3b3 0x9044 0x2cfb 0x2cfb 0xb5ac 0x9008 0x3062 0x3062 0xb7a6 0x8fb9 0x3419 0x3419 0xb99f 0x8f46 0x37e7 0x37e7 0xbb99 0x8e9f 0x3b03 0x3b03 0xbd92 0x8da0 0x3d29 0x3d29 0xbf8c 0x8c2d 0x3ef8 0x3ef8 0xc02b 0x8a19 0x41dd 0x41dd 0xc08f 0x8764 0x463c 0x463c>;
		battery1_profile_t4_col = <0x4>;
		battery1_profile_t4_num = <0x64>;
		battery2_profile_t0 = <0x0 0xaba0 0x3dc 0x203 0xaaeb 0x410 0x406 0xaa58 0x3f8 0x609 0xa9ca 0x3ec 0x80c 0xa943 0x3e8 0xa0e 0xa8c0 0x3ea 0xc11 0xa83c 0x3e1 0xe14 0xa7be 0x3e2 0x1017 0xa741 0x3dc 0x121a 0xa6c3 0x3dc 0x141d 0xa649 0x3dd 0x1620 0xa5d1 0x3df 0x1823 0xa55a 0x3dd 0x1a25 0xa4e2 0x3dc 0x1c28 0xa46e 0x3e8 0x1e2b 0xa3f7 0x3e0 0x202e 0xa382 0x3e4 0x2231 0xa30f 0x3e4 0x2434 0xa29d 0x3ed 0x2637 0xa22b 0x3e4 0x283a 0xa1b9 0x3e6 0x2a3c 0xa14a 0x3e4 0x2c3f 0xa0d9 0x3ee 0x2e42 0xa06c 0x3f2 0x3045 0x9fff 0x3f1 0x3248 0x9f95 0x3f9 0x344b 0x9f29 0x3f7 0x364e 0x9ec2 0x3fd 0x3851 0x9e5b 0x3fd 0x3a53 0x9df8 0x407 0x3c56 0x9d94 0x40b 0x3e59 0x9d31 0x40d 0x405c 0x9cd0 0x413 0x425f 0x9c6f 0x413 0x4462 0x9c14 0x41c 0x4665 0x9bb9 0x420 0x4868 0x9b61 0x42d 0x4a6b 0x9b07 0x431 0x4c6d 0x9ab1 0x43b 0x4e70 0x9a5a 0x446 0x5073 0x99fe 0x446 0x5276 0x99a2 0x453 0x5479 0x993d 0x44d 0x567c 0x98d7 0x448 0x587f 0x9868 0x42a 0x5a82 0x97fd 0x417 0x5c84 0x9796 0x3fe 0x5e87 0x973a 0x3ee 0x608a 0x96e7 0x3e1 0x628d 0x96a1 0x3db 0x6490 0x9660 0x3d5 0x6693 0x9622 0x3d5 0x6896 0x95e9 0x3d6 0x6a99 0x95b6 0x3e1 0x6c9b 0x9581 0x3da 0x6e9e 0x9551 0x3dc 0x70a1 0x9523 0x3e3 0x72a4 0x94f6 0x3e6 0x74a7 0x94c5 0x3dd 0x76aa 0x949d 0x3e3 0x78ad 0x9476 0x3e4 0x7ab0 0x9450 0x3ee 0x7cb2 0x942b 0x3f4 0x7eb5 0x9405 0x3ec 0x80b8 0x93e4 0x3f4 0x82bb 0x93c4 0x3f9 0x84be 0x93a3 0x3fc 0x86c1 0x9384 0x408 0x88c4 0x9364 0x40f 0x8ac7 0x9340 0x40d 0x8cca 0x9316 0x406 0x8ecc 0x92dd 0x3f3 0x90cf 0x9298 0x3df 0x92d2 0x9258 0x3d6 0x94d5 0x9226 0x3db 0x96d8 0x91f8 0x3d7 0x98db 0x91c8 0x3d6 0x9ade 0x919d 0x3dc 0x9ce1 0x9170 0x3d6 0x9ee3 0x914c 0x3d8 0xa0e6 0x9128 0x3df 0xa2e9 0x90ff 0x3eb 0xa4ec 0x90cd 0x3ec 0xa6ef 0x9091 0x3e2 0xa8f2 0x9051 0x3de 0xaaf5 0x9016 0x3e8 0xacf8 0x8fd3 0x3ea 0xaefa 0x8f86 0x3d7 0xb0fd 0x8f59 0x3ce 0xb300 0x8f4a 0x3da 0xb503 0x8f41 0x3f2 0xb706 0x8f33 0x40d 0xb909 0x8f1e 0x436 0xbb0c 0x8ef4 0x465 0xbd0f 0x8e59 0x438 0xbf11 0x8cf6 0x415 0xc114 0x8af9 0x41e 0xc317 0x8854 0x443 0xc51a 0x8482 0x47e 0xc71d 0x7e04 0x57e>;
		battery2_profile_t0_col = <0x3>;
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t1 = <0x0 0xab43 0x519 0x203 0xaa97 0x52b 0x406 0xaa10 0x51d 0x609 0xa994 0x512 0x80c 0xa919 0x505 0xa0e 0xa8a1 0x500 0xc11 0xa827 0x4fa 0xe14 0xa7ac 0x4ed 0x1017 0xa734 0x4e8 0x121a 0xa6bb 0x4e0 0x141d 0xa642 0x4d6 0x1620 0xa5cb 0x4d6 0x1823 0xa555 0x4d4 0x1a25 0xa4e0 0x4cd 0x1c28 0xa46d 0x4d0 0x1e2b 0xa3f8 0x4d2 0x202e 0xa381 0x4c2 0x2231 0xa311 0x4c9 0x2434 0xa2a0 0x4c6 0x2637 0xa230 0x4ca 0x283a 0xa1bf 0x4cc 0x2a3c 0xa150 0x4d1 0x2c3f 0xa0de 0x4cd 0x2e42 0xa06f 0x4da 0x3045 0xa002 0x4e3 0x3248 0x9f98 0x4e7 0x344b 0x9f29 0x4e4 0x364e 0x9ec9 0x4ef 0x3851 0x9e7f 0x511 0x3a53 0x9e3a 0x53a 0x3c56 0x9dd0 0x537 0x3e59 0x9d38 0x521 0x405c 0x9c90 0x50d 0x425f 0x9bff 0x508 0x4462 0x9b8d 0x50e 0x4665 0x9b37 0x518 0x4868 0x9afa 0x52d 0x4a6b 0x9ac3 0x547 0x4c6d 0x9a7e 0x54c 0x4e70 0x9a24 0x542 0x5073 0x99c6 0x533 0x5276 0x995d 0x51c 0x5479 0x98ee 0x4fa 0x567c 0x9880 0x4d0 0x587f 0x9819 0x4b5 0x5a82 0x97b7 0x492 0x5c84 0x9760 0x482 0x5e87 0x9710 0x46e 0x608a 0x96c9 0x467 0x628d 0x9686 0x460 0x6490 0x9648 0x458 0x6693 0x960f 0x454 0x6896 0x95da 0x459 0x6a99 0x95a6 0x45c 0x6c9b 0x9574 0x456 0x6e9e 0x9545 0x45a 0x70a1 0x9518 0x462 0x72a4 0x94ed 0x465 0x74a7 0x94c2 0x463 0x76aa 0x9498 0x45c 0x78ad 0x9471 0x45c 0x7ab0 0x9450 0x473 0x7cb2 0x942a 0x46c 0x7eb5 0x9406 0x46b 0x80b8 0x93e5 0x471 0x82bb 0x93c6 0x474 0x84be 0x93a8 0x47d 0x86c1 0x9388 0x483 0x88c4 0x9369 0x47f 0x8ac7 0x9346 0x477 0x8cca 0x9326 0x474 0x8ecc 0x9305 0x46f 0x90cf 0x92e2 0x46b 0x92d2 0x92be 0x460 0x94d5 0x9298 0x456 0x96d8 0x9273 0x454 0x98db 0x9248 0x44f 0x9ade 0x921f 0x44b 0x9ce1 0x91fb 0x45a 0x9ee3 0x91da 0x46a 0xa0e6 0x91b0 0x46b 0xa2e9 0x917f 0x46b 0xa4ec 0x9147 0x47c 0xa6ef 0x9106 0x483 0xa8f2 0x90cc 0x48e 0xaaf5 0x908c 0x49e 0xacf8 0x903a 0x49c 0xaefa 0x8ff5 0x49d 0xb0fd 0x8fd6 0x4b0 0xb300 0x8fc5 0x4c8 0xb503 0x8fb6 0x4e3 0xb706 0x8fa3 0x507 0xb909 0x8f80 0x52e 0xbb0c 0x8f35 0x56a 0xbd0f 0x8e52 0x573 0xbf11 0x8ca4 0x57b 0xc114 0x8a55 0x5b1 0xc317 0x8724 0x617 0xc51a 0x8219 0x6d9 0xc71d 0x73d8 0x77d>;
		battery2_profile_t1_col = <0x3>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t2 = <0x0 0xabc8 0x98f 0x203 0xab19 0x99b 0x406 0xaa78 0xa7c 0x609 0xa9e7 0xa73 0x80c 0xa95d 0xa5a 0xa0e 0xa8d7 0xa36 0xc11 0xa855 0xa0c 0xe14 0xa7db 0x9ec 0x1017 0xa761 0x9ca 0x121a 0xa6eb 0x9b2 0x141d 0xa674 0x99b 0x1620 0xa600 0x983 0x1823 0xa589 0x96d 0x1a25 0xa513 0x956 0x1c28 0xa4a0 0x93d 0x1e2b 0xa42f 0x92b 0x202e 0xa3bf 0x927 0x2231 0xa34f 0x91a 0x2434 0xa2e0 0x90e 0x2637 0xa271 0x910 0x283a 0xa203 0x90a 0x2a3c 0xa194 0x902 0x2c3f 0xa126 0x909 0x2e42 0xa0b5 0x901 0x3045 0xa04b 0x8f9 0x3248 0x9fe5 0x8ee 0x344b 0x9f8f 0x905 0x364e 0x9f3e 0x941 0x3851 0x9ee6 0x985 0x3a53 0x9e76 0x9a2 0x3c56 0x9de7 0x983 0x3e59 0x9d3a 0x933 0x405c 0x9c8a 0x8e4 0x425f 0x9bee 0x8ab 0x4462 0x9b68 0x87d 0x4665 0x9af9 0x85f 0x4868 0x9a9b 0x84e 0x4a6b 0x9a4a 0x847 0x4c6d 0x99fa 0x83b 0x4e70 0x99a4 0x821 0x5073 0x994d 0x803 0x5276 0x98f5 0x7e2 0x5479 0x989d 0x7c4 0x567c 0x9848 0x7a4 0x587f 0x97f5 0x78d 0x5a82 0x97a6 0x775 0x5c84 0x975d 0x76c 0x5e87 0x9716 0x762 0x608a 0x96d6 0x767 0x628d 0x9699 0x761 0x6490 0x965c 0x75e 0x6693 0x9624 0x75d 0x6896 0x95ef 0x762 0x6a99 0x95b9 0x761 0x6c9b 0x9588 0x768 0x6e9e 0x9559 0x771 0x70a1 0x952c 0x776 0x72a4 0x9500 0x779 0x74a7 0x94d7 0x77d 0x76aa 0x94b0 0x78a 0x78ad 0x9489 0x78e 0x7ab0 0x9465 0x794 0x7cb2 0x9441 0x795 0x7eb5 0x9420 0x7a2 0x80b8 0x9403 0x7a4 0x82bb 0x93e5 0x7ab 0x84be 0x93cc 0x7b2 0x86c1 0x93b9 0x7bf 0x88c4 0x93a9 0x7dc 0x8ac7 0x9398 0x7f3 0x8cca 0x9384 0x802 0x8ecc 0x936d 0x81b 0x90cf 0x9356 0x834 0x92d2 0x933c 0x850 0x94d5 0x931d 0x875 0x96d8 0x92fc 0x8a4 0x98db 0x92d7 0x8cb 0x9ade 0x92b1 0x900 0x9ce1 0x9285 0x935 0x9ee3 0x9258 0x977 0xa0e6 0x9222 0x9bf 0xa2e9 0x91e5 0xa11 0xa4ec 0x91a2 0xa66 0xa6ef 0x915e 0xac2 0xa8f2 0x9117 0xb35 0xaaf5 0x90ca 0xbaf 0xacf8 0x907f 0xc2c 0xaefa 0x9049 0xcc1 0xb0fd 0x9028 0xd67 0xb300 0x9008 0xe2a 0xb503 0x8fe5 0xefd 0xb706 0x8fb0 0xff9 0xb909 0x8f4c 0x1106 0xbb0c 0x8e86 0x1217 0xbd0f 0x8d19 0x132a 0xbf11 0x8aea 0x14ab 0xc114 0x87d2 0x16d4 0xc317 0x82da 0x1a55 0xc51a 0x7fe8 0x1c72 0xc71d 0x7fe8 0x1c72>;
		battery2_profile_t2_col = <0x3>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t3 = <0x0 0xabc8 0xcd2 0x203 0xab25 0xd28 0x406 0xaa73 0xeb4 0x609 0xa9ce 0xec7 0x80c 0xa934 0xeb6 0xa0e 0xa8a3 0xe9f 0xc11 0xa815 0xe7e 0xe14 0xa790 0xe62 0x1017 0xa711 0xe57 0x121a 0xa692 0xe4d 0x141d 0xa616 0xe3e 0x1620 0xa59a 0xe2e 0x1823 0xa520 0xe1d 0x1a25 0xa4a7 0xe04 0x1c28 0xa433 0xdfa 0x1e2b 0xa3bf 0xdef 0x202e 0xa34f 0xdf0 0x2231 0xa2de 0xdec 0x2434 0xa26c 0xdeb 0x2637 0xa1fe 0xdeb 0x283a 0xa18c 0xdeb 0x2a3c 0xa114 0xdea 0x2c3f 0xa0a3 0xdd4 0x2e42 0xa039 0xdc6 0x3045 0x9fda 0xdc7 0x3248 0x9f8b 0xdfb 0x344b 0x9f32 0xe45 0x364e 0x9ec6 0xe7b 0x3851 0x9e42 0xe8a 0x3a53 0x9da2 0xe44 0x3c56 0x9cf0 0xdcc 0x3e59 0x9c42 0xd5e 0x405c 0x9ba6 0xd07 0x425f 0x9b1f 0xcca 0x4462 0x9aa8 0xca0 0x4665 0x9a40 0xc80 0x4868 0x99e6 0xc7d 0x4a6b 0x9997 0xc7f 0x4c6d 0x994c 0xc8c 0x4e70 0x98f8 0xc80 0x5073 0x98a3 0xc70 0x5276 0x9852 0xc62 0x5479 0x9801 0xc49 0x567c 0x97b4 0xc3b 0x587f 0x976c 0xc3d 0x5a82 0x9725 0xc3a 0x5c84 0x96e1 0xc36 0x5e87 0x969d 0xc39 0x608a 0x965e 0xc39 0x628d 0x9624 0xc46 0x6490 0x95eb 0xc4f 0x6693 0x95b4 0xc55 0x6896 0x957e 0xc5d 0x6a99 0x954c 0xc6a 0x6c9b 0x951d 0xc7e 0x6e9e 0x94ed 0xc85 0x70a1 0x94c1 0xc90 0x72a4 0x9499 0xcac 0x74a7 0x9473 0xcbf 0x76aa 0x944e 0xcce 0x78ad 0x942d 0xce3 0x7ab0 0x940c 0xcec 0x7cb2 0x93f3 0xd0c 0x7eb5 0x93df 0xd2a 0x80b8 0x93cb 0xd51 0x82bb 0x93bb 0xd79 0x84be 0x93aa 0xda0 0x86c1 0x9398 0xdd7 0x88c4 0x9387 0xe1c 0x8ac7 0x9376 0xe62 0x8cca 0x9362 0xeaa 0x8ecc 0x934b 0xeff 0x90cf 0x9332 0xf64 0x92d2 0x9318 0xfcc 0x94d5 0x92fc 0x1047 0x96d8 0x92dd 0x10c6 0x98db 0x92ba 0x1148 0x9ade 0x9294 0x11dd 0x9ce1 0x926b 0x1279 0x9ee3 0x923e 0x1321 0xa0e6 0x920b 0x13d5 0xa2e9 0x91d7 0x1488 0xa4ec 0x919a 0x1541 0xa6ef 0x915c 0x1606 0xa8f2 0x911a 0x16d6 0xaaf5 0x90d3 0x17a7 0xacf8 0x9090 0x1892 0xaefa 0x9051 0x1988 0xb0fd 0x901a 0x1a98 0xb300 0x8feb 0x1bc3 0xb503 0x8fc3 0x1d04 0xb706 0x8f97 0x1e65 0xb909 0x8f53 0x1ff3 0xbb0c 0x8ede 0x2194 0xbd0f 0x8e13 0x2346 0xbf11 0x8cca 0x2529 0xc114 0x8adf 0x276d 0xc317 0x8827 0x2a64 0xc51a 0x8419 0x2e9a 0xc71d 0x831a 0x2f9f>;
		battery2_profile_t3_col = <0x3>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t4 = <0x0 0xabd4 0x23b0 0x203 0xaabd 0x23bb 0x406 0xa992 0x24bf 0x609 0xa88e 0x24b0 0x80c 0xa7a5 0x2467 0xa0e 0xa6cf 0x2405 0xc11 0xa60a 0x239c 0xe14 0xa551 0x233f 0x1017 0xa4a3 0x22e4 0x121a 0xa3fe 0x2290 0x141d 0xa35e 0x2241 0x1620 0xa2c1 0x21ec 0x1823 0xa228 0x218d 0x1a25 0xa19e 0x213e 0x1c28 0xa12b 0x2122 0x1e2b 0xa0c2 0x212a 0x202e 0xa04a 0x2113 0x2231 0x9fb3 0x20c3 0x2434 0x9efa 0x2022 0x2637 0x9e32 0x1f48 0x283a 0x9d7a 0x1e94 0x2a3c 0x9cdc 0x1e05 0x2c3f 0x9c5b 0x1da8 0x2e42 0x9bed 0x1d7b 0x3045 0x9b8a 0x1d4d 0x3248 0x9b31 0x1d2b 0x344b 0x9ae3 0x1d24 0x364e 0x9a97 0x1d1f 0x3851 0x9a4f 0x1d24 0x3a53 0x9a02 0x1d16 0x3c56 0x99b1 0x1d04 0x3e59 0x9960 0x1cf9 0x405c 0x990e 0x1ced 0x425f 0x98bc 0x1cdd 0x4462 0x9869 0x1ccd 0x4665 0x981b 0x1ccf 0x4868 0x97cf 0x1cce 0x4a6b 0x9786 0x1ccc 0x4c6d 0x973e 0x1ccb 0x4e70 0x96fe 0x1ce1 0x5073 0x96be 0x1ce7 0x5276 0x9680 0x1cf7 0x5479 0x9646 0x1d0d 0x567c 0x960e 0x1d2c 0x587f 0x95da 0x1d3b 0x5a82 0x95ad 0x1d63 0x5c84 0x9581 0x1d8a 0x5e87 0x955e 0x1db0 0x608a 0x953b 0x1dee 0x628d 0x9521 0x1e2e 0x6490 0x9506 0x1e6a 0x6693 0x94ef 0x1ebc 0x6896 0x94d9 0x1f0f 0x6a99 0x94c3 0x1f64 0x6c9b 0x94ac 0x1fb8 0x6e9e 0x9499 0x2010 0x70a1 0x9487 0x2074 0x72a4 0x9473 0x20db 0x74a7 0x945f 0x2148 0x76aa 0x944b 0x21c8 0x78ad 0x9438 0x2253 0x7ab0 0x9422 0x22d7 0x7cb2 0x940b 0x2376 0x7eb5 0x93f4 0x2422 0x80b8 0x93de 0x24d3 0x82bb 0x93c3 0x257f 0x84be 0x93aa 0x2638 0x86c1 0x9393 0x26f6 0x88c4 0x9375 0x27b8 0x8ac7 0x9358 0x2875 0x8cca 0x933a 0x293d 0x8ecc 0x931b 0x29fc 0x90cf 0x92fc 0x2acd 0x92d2 0x92db 0x2ba2 0x94d5 0x92b7 0x2c6c 0x96d8 0x9290 0x2d39 0x98db 0x9268 0x2dfe 0x9ade 0x923f 0x2ea6 0x9ce1 0x9213 0x2f78 0x9ee3 0x91e3 0x304b 0xa0e6 0x91b3 0x30c7 0xa2e9 0x9180 0x31b7 0xa4ec 0x914b 0x32a8 0xa6ef 0x911a 0x32fe 0xa8f2 0x90e7 0x33ac 0xaaf5 0x90b6 0x3463 0xacf8 0x908b 0x3540 0xaefa 0x905b 0x3614 0xb0fd 0x9030 0x36e9 0xb300 0x8ffa 0x37da 0xb503 0x8fb7 0x38cf 0xb706 0x8f5e 0x39de 0xb909 0x8eda 0x3b00 0xbb0c 0x8e10 0x3c33 0xbd0f 0x8ce1 0x3d8a 0xbf11 0x8b20 0x3f37 0xc114 0x8880 0x4187 0xc317 0x8426 0x4546 0xc51a 0x8191 0x478a 0xc71d 0x8191 0x478a>;
		battery2_profile_t4_col = <0x3>;
		battery2_profile_t4_num = <0x64>;
		battery3_profile_t0 = <0x0 0xaad0 0x3f2 0x6a4 0x1fe 0xaa48 0x3f2 0x6a4 0x3fd 0xa9c6 0x3f2 0x6a4 0x5fb 0xa946 0x3e9 0x6ad 0x7fa 0xa8d1 0x3f3 0x6a5 0x9f8 0xa856 0x3fb 0x6ad 0xbf6 0xa7da 0x3f2 0x6ad 0xdf5 0xa760 0x3f2 0x6a5 0xff3 0xa6ea 0x3f2 0x6ab 0x11f2 0xa66f 0x3f2 0x702 0x13f0 0xa5f7 0x3f4 0x704 0x15ee 0xa580 0x3fa 0x6f4 0x17ed 0xa50a 0x3f4 0x6f4 0x19eb 0xa493 0x3fc 0x6f4 0x1bea 0xa41d 0x3ff 0x6f1 0x1de8 0xa3a7 0x403 0x6ed 0x1fe6 0xa334 0x3fc 0x6ea 0x21e5 0xa2bf 0x3ff 0x6e0 0x23e3 0xa24f 0x406 0x6e4 0x25e1 0xa1dd 0x406 0x6e6 0x27e0 0xa16e 0x40a 0x6e0 0x29de 0xa100 0x410 0x6e9 0x2bdd 0xa091 0x410 0x6ef 0x2ddb 0xa027 0x414 0x6e5 0x2fd9 0x9fbd 0x41a 0x6ea 0x31d8 0x9f53 0x41a 0x6ef 0x33d6 0x9eee 0x41f 0x6ef 0x35d5 0x9e8c 0x424 0x6fc 0x37d3 0x9e2a 0x424 0x747 0x39d1 0x9dc9 0x424 0x746 0x3bd0 0x9d6c 0x42a 0x742 0x3dce 0x9d10 0x434 0x709 0x3fcd 0x9cb4 0x43e 0x719 0x41cb 0x9c5a 0x448 0x720 0x43c9 0x9c02 0x453 0x70d 0x45c8 0x9baa 0x456 0x79d 0x47c6 0x9b56 0x464 0x7ad 0x49c5 0x9b01 0x46a 0x7b0 0x4bc3 0x9aae 0x480 0x7ba 0x4dc1 0x9a5c 0x490 0x77e 0x4fc0 0x9a0a 0x4a1 0x7d7 0x51be 0x99b3 0x4be 0x7d9 0x53bd 0x9947 0x4ac 0x7d4 0x55bb 0x98b6 0x46c 0x799 0x57b9 0x9829 0x425 0x74b 0x59b8 0x97c1 0x409 0x70d 0x5bb6 0x976f 0x3fd 0x6d8 0x5db5 0x9726 0x3fc 0x6a4 0x5fb3 0x96e6 0x3fc 0x6a4 0x61b1 0x96aa 0x3fc 0x6a4 0x63b0 0x9670 0x3fc 0x6a4 0x65ae 0x963a 0x3fc 0x6ac 0x67ac 0x9605 0x3fc 0x60c 0x69ab 0x95d2 0x3fc 0x691 0x6ba9 0x95a3 0x3fc 0x669 0x6da8 0x9576 0x405 0x691 0x6fa6 0x9547 0x3fd 0x6a7 0x71a4 0x951b 0x406 0x6ac 0x73a3 0x94f2 0x406 0x6a6 0x75a1 0x94ca 0x407 0x6a4 0x77a0 0x94a8 0x413 0x6a4 0x799e 0x9484 0x422 0x6a9 0x7b9c 0x945f 0x41c 0x6aa 0x7d9b 0x943f 0x426 0x6ae 0x7f99 0x9420 0x430 0x6d3 0x8198 0x9402 0x43b 0x6cc 0x8396 0x93e8 0x442 0x6cc 0x8594 0x93c9 0x445 0x6be 0x8793 0x93ab 0x44c 0x6d8 0x8991 0x9386 0x445 0x6b8 0x8b90 0x934c 0x426 0x6b8 0x8d8e 0x92fc 0x3ff 0x6b8 0x8f8c 0x92b2 0x3f6 0x6a9 0x918b 0x927d 0x400 0x6a9 0x9389 0x9253 0x402 0x6a9 0x9588 0x9226 0x401 0x680 0x9786 0x91fb 0x401 0x683 0x9984 0x91ce 0x3fc 0x67e 0x9b83 0x91a8 0x3fc 0x67c 0x9d81 0x9188 0x407 0x67c 0x9f80 0x9165 0x416 0x683 0xa17e 0x9138 0x414 0x67c 0xa37c 0x9100 0x410 0x680 0xa57b 0x90c0 0x404 0x6a4 0xa779 0x9084 0x409 0x802 0xa977 0x9044 0x417 0x645 0xab76 0x8ff5 0x405 0x6ac 0xad74 0x8fba 0x3ee 0x6a4 0xaf73 0x8fa3 0x3f7 0x6aa 0xb171 0x8f99 0x40b 0x6a5 0xb36f 0x8f8f 0x41f 0x6ab 0xb56e 0x8f84 0x453 0x6ac 0xb76c 0x8f6d 0x480 0x6e7 0xb96b 0x8f22 0x490 0x70f 0xbb69 0x8e12 0x44e 0x72e 0xbd67 0x8c55 0x453 0x775 0xbf66 0x8a01 0x47a 0x758 0xc02b 0x86d3 0x4c7 0x76d 0xc08f 0x868b 0x4ce 0x7c1 0xc0f3 0x868b 0x4ce 0x7d0>;
		battery3_profile_t0_col = <0x4>;
		battery3_profile_t0_num = <0x64>;
		battery3_profile_t1 = <0x0 0xab2d 0x514 0x6a4 0x1fe 0xaa98 0x514 0x6a4 0x3fd 0xaa1a 0x514 0x6a4 0x5fb 0xa9a1 0x51d 0x6ad 0x7fa 0xa926 0x515 0x6a5 0x9f8 0xa8ae 0x51d 0x6ad 0xbf6 0xa830 0x51d 0x6ad 0xdf5 0xa7b5 0x515 0x6a5 0xff3 0xa73c 0x51b 0x6ab 0x11f2 0xa6c1 0x50e 0x702 0x13f0 0xa64b 0x510 0x704 0x15ee 0xa5d1 0x500 0x6f4 0x17ed 0xa55c 0x500 0x6f4 0x19eb 0xa4e5 0x500 0x6f4 0x1bea 0xa471 0x4fd 0x6f1 0x1de8 0xa3fa 0x4f9 0x6ed 0x1fe6 0xa389 0x4f6 0x6ea 0x21e5 0xa317 0x4ec 0x6e0 0x23e3 0xa2a5 0x4f0 0x6e4 0x25e1 0xa233 0x4f2 0x6e6 0x27e0 0xa1c2 0x4ec 0x6e0 0x29de 0xa155 0x4f5 0x6e9 0x2bdd 0xa0e6 0x4fb 0x6ef 0x2ddb 0xa077 0x4f1 0x6e5 0x2fd9 0xa00d 0x4f6 0x6ea 0x31d8 0x9fa3 0x4fb 0x6ef 0x33d6 0x9f3f 0x4fb 0x6ef 0x35d5 0x9eee 0x508 0x6fc 0x37d3 0x9eab 0x553 0x747 0x39d1 0x9e50 0x552 0x746 0x3bd0 0x9dcc 0x54e 0x742 0x3dce 0x9d37 0x515 0x709 0x3fcd 0x9cad 0x525 0x719 0x41cb 0x9c3a 0x52c 0x720 0x43c9 0x9be7 0x57d 0x70d 0x45c8 0x9bb0 0x5a9 0x79d 0x47c6 0x9b7e 0x5b9 0x7ad 0x49c5 0x9b3d 0x5bc 0x7b0 0x4bc3 0x9aee 0x5c6 0x7ba 0x4dc1 0x9a9b 0x5ee 0x77e 0x4fc0 0x9a47 0x5e3 0x7d7 0x51be 0x99ec 0x5e5 0x7d9 0x53bd 0x9988 0x5e0 0x7d4 0x55bb 0x9915 0x5a5 0x799 0x57b9 0x9898 0x557 0x74b 0x59b8 0x9819 0x519 0x70d 0x5bb6 0x97b1 0x4e4 0x6d8 0x5db5 0x975c 0x4b0 0x6a4 0x5fb3 0x9712 0x4b0 0x6a4 0x61b1 0x96d0 0x4b0 0x6a4 0x63b0 0x9694 0x4b0 0x6a4 0x65ae 0x965f 0x4b8 0x6ac 0x67ac 0x9629 0x47c 0x60c 0x69ab 0x95f4 0x49d 0x691 0x6ba9 0x95c7 0x475 0x669 0x6da8 0x9598 0x49d 0x691 0x6fa6 0x956c 0x4b3 0x6a7 0x71a4 0x9540 0x4b8 0x6ac 0x73a3 0x9517 0x4b2 0x6a6 0x75a1 0x94ef 0x4b0 0x6a4 0x77a0 0x94cc 0x4b0 0x6a4 0x799e 0x94a8 0x4b5 0x6a9 0x7b9c 0x9487 0x4b6 0x6aa 0x7d9b 0x9465 0x4ba 0x6ae 0x7f99 0x9448 0x4df 0x6d3 0x8198 0x942c 0x4d8 0x6cc 0x8396 0x940e 0x4d8 0x6cc 0x8594 0x93f1 0x4ca 0x6be 0x8793 0x93d6 0x4e4 0x6d8 0x8991 0x93bc 0x4c4 0x6b8 0x8b90 0x93a0 0x4c4 0x6b8 0x8d8e 0x9380 0x4c4 0x6b8 0x8f8c 0x935e 0x4b5 0x6a9 0x918b 0x9336 0x4b5 0x6a9 0x9389 0x9311 0x4b5 0x6a9 0x9588 0x92ec 0x48c 0x680 0x9786 0x92c5 0x48f 0x683 0x9984 0x929e 0x48a 0x67e 0x9b83 0x9277 0x488 0x67c 0x9d81 0x9253 0x488 0x67c 0x9f80 0x9234 0x48f 0x683 0xa17e 0x9214 0x488 0x67c 0xa37c 0x91ec 0x48c 0x680 0xa57b 0x91b6 0x4b0 0x6a4 0xa779 0x9175 0x60e 0x802 0xa977 0x913a 0x4b5 0x645 0xab76 0x9101 0x4b8 0x6ac 0xad74 0x90bc 0x4b0 0x6a4 0xaf73 0x907b 0x4b6 0x6aa 0xb171 0x903b 0x4b1 0x6a5 0xb36f 0x9027 0x4b7 0x6ab 0xb56e 0x901d 0x4b8 0x6ac 0xb76c 0x9010 0x4f3 0x6e7 0xb96b 0x9001 0x51b 0x70f 0xbb69 0x8fe0 0x53a 0x72e 0xbd67 0x8f86 0x581 0x775 0xbf66 0x8e46 0x564 0x758 0xc02b 0x8c50 0x579 0x76d 0xc08f 0x89b4 0x5cd 0x7c1 0xc0f3 0x8640 0x640 0x7d0>;
		battery3_profile_t1_col = <0x4>;
		battery3_profile_t1_num = <0x64>;
		battery3_profile_t2 = <0x0 0xab87 0x870 0x870 0x1fe 0xab03 0x870 0x870 0x3fd 0xaa8d 0x885 0x885 0x5fb 0xaa18 0x897 0x897 0x7fa 0xa99f 0x88d 0x88d 0x9f8 0xa920 0x885 0x885 0xbf6 0xa8a4 0x88a 0x88a 0xdf5 0xa823 0x86f 0x86f 0xff3 0xa7a9 0x864 0x864 0x11f2 0xa732 0x85a 0x85a 0x13f0 0xa6bc 0x84e 0x84e 0x15ee 0xa643 0x83c 0x83c 0x17ed 0xa5c8 0x834 0x834 0x19eb 0xa551 0x837 0x837 0x1bea 0xa4db 0x838 0x838 0x1de8 0xa465 0x82d 0x82d 0x1fe6 0xa3f2 0x834 0x834 0x21e5 0xa37f 0x834 0x834 0x23e3 0xa30f 0x838 0x838 0x25e1 0xa29d 0x842 0x842 0x27e0 0xa22e 0x850 0x850 0x29de 0xa1bf 0x860 0x860 0x2bdd 0xa14e 0x866 0x866 0x2ddb 0xa0df 0x86f 0x86f 0x2fd9 0xa071 0x87a 0x87a 0x31d8 0xa006 0x87f 0x87f 0x33d6 0x9fa9 0x894 0x894 0x35d5 0x9f65 0x8c3 0x8c3 0x37d3 0x9f2c 0x900 0x900 0x39d1 0x9ed7 0x908 0x908 0x3bd0 0x9e4e 0x8e3 0x8e3 0x3dce 0x9da0 0x8ce 0x8ce 0x3fcd 0x9cf3 0x8c3 0x8c3 0x41cb 0x9c60 0x8ce 0x8ce 0x43c9 0x9be9 0x8d4 0x8d4 0x45c8 0x9b88 0x8db 0x8db 0x47c6 0x9b3a 0x8ed 0x8ed 0x49c5 0x9b00 0x910 0x910 0x4bc3 0x9acc 0x931 0x931 0x4dc1 0x9a92 0x940 0x940 0x4fc0 0x9a3f 0x911 0x911 0x51be 0x99d9 0x8dc 0x8dc 0x53bd 0x9968 0x88f 0x88f 0x55bb 0x98f4 0x846 0x846 0x57b9 0x9885 0x7ff 0x7ff 0x59b8 0x981c 0x7ca 0x7ca 0x5bb6 0x97bf 0x797 0x797 0x5db5 0x9772 0x78a 0x78a 0x5fb3 0x972c 0x780 0x780 0x61b1 0x96ea 0x780 0x780 0x63b0 0x96ae 0x776 0x776 0x65ae 0x9675 0x776 0x776 0x67ac 0x9640 0x780 0x780 0x69ab 0x960d 0x780 0x780 0x6ba9 0x95de 0x780 0x780 0x6da8 0x95ac 0x781 0x781 0x6fa6 0x9580 0x78a 0x78a 0x71a4 0x9556 0x78a 0x78a 0x73a3 0x952b 0x790 0x790 0x75a1 0x9505 0x7a8 0x7a8 0x77a0 0x94df 0x7a6 0x7a6 0x799e 0x94ba 0x7a0 0x7a0 0x7b9c 0x9499 0x7ab 0x7ab 0x7d9b 0x9475 0x7b2 0x7b2 0x7f99 0x9456 0x7b5 0x7b5 0x8198 0x943a 0x7bf 0x7bf 0x8396 0x941d 0x7c6 0x7c6 0x8594 0x9401 0x7ca 0x7ca 0x8793 0x93e6 0x7d4 0x7d4 0x8991 0x93cd 0x7da 0x7da 0x8b90 0x93b6 0x7de 0x7de 0x8d8e 0x93a3 0x7e4 0x7e4 0x8f8c 0x9390 0x7e4 0x7e4 0x918b 0x937d 0x7e4 0x7e4 0x9389 0x9366 0x7e4 0x7e4 0x9588 0x9349 0x7e4 0x7e4 0x9786 0x9328 0x7d9 0x7d9 0x9984 0x9301 0x7d0 0x7d0 0x9b83 0x92db 0x7ca 0x7ca 0x9d81 0x92b5 0x7d2 0x7d2 0x9f80 0x9292 0x7e7 0x7e7 0xa17e 0x9268 0x7fb 0x7fb 0xa37c 0x9236 0x80f 0x80f 0xa57b 0x91f5 0x816 0x816 0xa779 0x91b7 0x824 0x824 0xa977 0x917b 0x840 0x840 0xab76 0x9137 0x857 0x857 0xad74 0x90ec 0x86b 0x86b 0xaf73 0x909f 0x880 0x880 0xb171 0x907b 0x8ac 0x8ac 0xb36f 0x9069 0x8df 0x8df 0xb56e 0x9057 0x912 0x912 0xb76c 0x9044 0x95f 0x95f 0xb96b 0x9028 0x9d4 0x9d4 0xbb69 0x8ff5 0xa7c 0xa7c 0xbd67 0x8f48 0xafb 0xafb 0xbf66 0x8da4 0xb33 0xb33 0xbfd4 0x8b5e 0xc13 0xc13 0xc038 0x883c 0xd87 0xd87 0xc09c 0x835b 0xffa 0xffa>;
		battery3_profile_t2_col = <0x4>;
		battery3_profile_t2_num = <0x64>;
		battery3_profile_t3 = <0x0 0xab96 0xe4c 0xe4c 0x1fe 0xaaf2 0xe4c 0xe4c 0x3fd 0xaa6b 0xe60 0xe60 0x5fb 0xa9e9 0xe5f 0xe5f 0x7fa 0xa963 0xe4b 0xe4b 0x9f8 0xa8e2 0xe41 0xe41 0xbf6 0xa860 0xe32 0xe32 0xdf5 0xa7e0 0xe07 0xe07 0xff3 0xa767 0xe0b 0xe0b 0x11f2 0xa6f0 0xdec 0xdec 0x13f0 0xa67a 0xdce 0xdce 0x15ee 0xa603 0xdb1 0xdb1 0x17ed 0xa58c 0xd9b 0xd9b 0x19eb 0xa513 0xd81 0xd81 0x1bea 0xa4a1 0xd74 0xd74 0x1de8 0xa42d 0xd63 0xd63 0x1fe6 0xa3be 0xd5f 0xd5f 0x21e5 0xa34e 0xd62 0xd62 0x23e3 0xa2de 0xd60 0xd60 0x25e1 0xa26e 0xd62 0xd62 0x27e0 0xa1fd 0xd58 0xd58 0x29de 0xa18e 0xd56 0xd56 0x2bdd 0xa120 0xd61 0xd61 0x2ddb 0xa0b1 0xd58 0xd58 0x2fd9 0xa047 0xd4d 0xd4d 0x31d8 0x9fe9 0xd57 0xd57 0x33d6 0x9f9c 0xd7c 0xd7c 0x35d5 0x9f5a 0xdcb 0xdcb 0x37d3 0x9f0b 0xdf8 0xdf8 0x39d1 0x9e95 0xde4 0xde4 0x3bd0 0x9df5 0xdaf 0xdaf 0x3dce 0x9d42 0xd85 0xd85 0x3fcd 0x9c96 0xd5f 0xd5f 0x41cb 0x9c05 0xd3d 0xd3d 0x43c9 0x9b8c 0xd26 0xd26 0x45c8 0x9b27 0xd20 0xd20 0x47c6 0x9ad4 0xd20 0xd20 0x49c5 0x9a8d 0xd20 0xd20 0x4bc3 0x9a4a 0xd20 0xd20 0x4dc1 0x99ff 0xd08 0xd08 0x4fc0 0x99ac 0xcd8 0xcd8 0x51be 0x994b 0xc9d 0xc9d 0x53bd 0x98ec 0xc57 0xc57 0x55bb 0x988a 0xc21 0xc21 0x57b9 0x982e 0xbf7 0xbf7 0x59b8 0x97d8 0xbd8 0xbd8 0x5bb6 0x9786 0xbc3 0xbc3 0x5db5 0x973d 0xbae 0xbae 0x5fb3 0x96f7 0xbae 0xbae 0x61b1 0x96b8 0xbb8 0xbb8 0x63b0 0x967c 0xbb9 0xbb9 0x65ae 0x9646 0xbcd 0xbcd 0x67ac 0x9610 0xbe2 0xbe2 0x69ab 0x95db 0xbf6 0xbf6 0x6ba9 0x95ab 0xc09 0xc09 0x6da8 0x957d 0xc15 0xc15 0x6fa6 0x9553 0xc28 0xc28 0x71a4 0x9528 0xc32 0xc32 0x73a3 0x94ff 0xc3e 0xc3e 0x75a1 0x94d9 0xc55 0xc55 0x77a0 0x94b4 0xc6e 0xc6e 0x799e 0x9492 0xc7e 0xc7e 0x7b9c 0x9471 0xc97 0xc97 0x7d9b 0x9450 0xca4 0xca4 0x7f99 0x9434 0xcb9 0xcb9 0x8198 0x9417 0xcc6 0xcc6 0x8396 0x93fd 0xccd 0xccd 0x8594 0x93ea 0xcea 0xcea 0x8793 0x93db 0xd13 0xd13 0x8991 0x93cd 0xd37 0xd37 0x8b90 0x93bd 0xd56 0xd56 0x8d8e 0x93ad 0xd74 0xd74 0x8f8c 0x939e 0xd98 0xd98 0x918b 0x938c 0xdc1 0xdc1 0x9389 0x9377 0xdea 0xdea 0x9588 0x9360 0xe1e 0xe1e 0x9786 0x9345 0xe55 0xe55 0x9984 0x9322 0xe88 0xe88 0x9b83 0x9300 0xec8 0xec8 0x9d81 0x92d8 0xf0f 0xf0f 0x9f80 0x92ae 0xf6a 0xf6a 0xa17e 0x927b 0xfd0 0xfd0 0xa37c 0x9242 0x1036 0x1036 0xa57b 0x9204 0x10a4 0x10a4 0xa779 0x91c5 0x112a 0x112a 0xa977 0x9183 0x11b9 0x11b9 0xab76 0x9137 0x1248 0x1248 0xad74 0x90e5 0x12ef 0x12ef 0xaf73 0x90a3 0x13ae 0x13ae 0xb171 0x907b 0x1481 0x1481 0xb36f 0x905e 0x1571 0x1571 0xb56e 0x9044 0x168a 0x168a 0xb76c 0x9025 0x17cc 0x17cc 0xb96b 0x8ff7 0x195d 0x195d 0xbb69 0x8fa1 0x1b25 0x1b25 0xbd67 0x8ecf 0x1cdd 0x1cdd 0xbf66 0x8d1a 0x1e80 0x1e80 0xc02b 0x8a9e 0x214f 0x214f 0xc08f 0x874b 0x2562 0x2562 0xc0f3 0x874b 0x2562 0x2562>;
		battery3_profile_t3_col = <0x4>;
		battery3_profile_t3_num = <0x64>;
		battery3_profile_t4 = <0x0 0xabc2 0x2346 0x2346 0x1fe 0xaad2 0x2347 0x2347 0x3fd 0xaa12 0x238c 0x238c 0x5fb 0xa964 0x2394 0x2394 0x7fa 0xa8bd 0x2368 0x2368 0x9f8 0xa824 0x2324 0x2324 0xbf6 0xa796 0x22fa 0x22fa 0xdf5 0xa70e 0x22c5 0x22c5 0xff3 0xa689 0x2288 0x2288 0x11f2 0xa602 0x2249 0x2249 0x13f0 0xa581 0x2201 0x2201 0x15ee 0xa503 0x21b8 0x21b8 0x17ed 0xa489 0x2170 0x2170 0x19eb 0xa413 0x213f 0x213f 0x1bea 0xa39d 0x20fd 0x20fd 0x1de8 0xa32a 0x20c4 0x20c4 0x1fe6 0xa2b6 0x2079 0x2079 0x21e5 0xa243 0x202b 0x202b 0x23e3 0xa1d0 0x1feb 0x1feb 0x25e1 0xa161 0x1fb0 0x1fb0 0x27e0 0xa0f4 0x1f61 0x1f61 0x29de 0xa092 0x1f2c 0x1f2c 0x2bdd 0xa03d 0x1f35 0x1f35 0x2ddb 0x9fe5 0x1f53 0x1f53 0x2fd9 0x9f85 0x1f6d 0x1f6d 0x31d8 0x9f10 0x1f62 0x1f62 0x33d6 0x9e87 0x1f23 0x1f23 0x35d5 0x9df3 0x1eb7 0x1eb7 0x37d3 0x9d56 0x1e48 0x1e48 0x39d1 0x9cba 0x1de2 0x1de2 0x3bd0 0x9c2c 0x1d75 0x1d75 0x3dce 0x9bac 0x1d25 0x1d25 0x3fcd 0x9b3d 0x1cef 0x1cef 0x41cb 0x9adb 0x1cc9 0x1cc9 0x43c9 0x9a83 0x1cab 0x1cab 0x45c8 0x9a32 0x1c8c 0x1c8c 0x47c6 0x99e5 0x1c93 0x1c93 0x49c5 0x9992 0x1c79 0x1c79 0x4bc3 0x993f 0x1c60 0x1c60 0x4dc1 0x98ec 0x1c44 0x1c44 0x4fc0 0x9898 0x1c2d 0x1c2d 0x51be 0x9845 0x1c19 0x1c19 0x53bd 0x97f5 0x1c0d 0x1c0d 0x55bb 0x97a9 0x1bfa 0x1bfa 0x57b9 0x975d 0x1bf8 0x1bf8 0x59b8 0x9716 0x1bef 0x1bef 0x5bb6 0x96d1 0x1bee 0x1bee 0x5db5 0x9691 0x1bf8 0x1bf8 0x5fb3 0x9655 0x1c16 0x1c16 0x61b1 0x961d 0x1c34 0x1c34 0x63b0 0x95e4 0x1c4a 0x1c4a 0x65ae 0x95ae 0x1c75 0x1c75 0x67ac 0x957f 0x1ccc 0x1ccc 0x69ab 0x9550 0x1ced 0x1ced 0x6ba9 0x9524 0x1d1b 0x1d1b 0x6da8 0x94f8 0x1d24 0x1d24 0x6fa6 0x94d2 0x1d22 0x1d22 0x71a4 0x94b0 0x1d21 0x1d21 0x73a3 0x9492 0x1d52 0x1d52 0x75a1 0x9478 0x1da2 0x1da2 0x77a0 0x945e 0x1dec 0x1dec 0x799e 0x944e 0x1e35 0x1e35 0x7b9c 0x943c 0x1e6e 0x1e6e 0x7d9b 0x942b 0x1eb6 0x1eb6 0x7f99 0x9419 0x1f07 0x1f07 0x8198 0x9409 0x1f6a 0x1f6a 0x8396 0x93f9 0x1fd1 0x1fd1 0x8594 0x93eb 0x2067 0x2067 0x8793 0x93da 0x211c 0x211c 0x8991 0x93c6 0x21c4 0x21c4 0x8b90 0x93b5 0x227a 0x227a 0x8d8e 0x93a1 0x2333 0x2333 0x8f8c 0x938a 0x23e0 0x23e0 0x918b 0x936f 0x2493 0x2493 0x9389 0x9354 0x254b 0x254b 0x9588 0x9337 0x2624 0x2624 0x9786 0x9317 0x2719 0x2719 0x9984 0x92f4 0x2808 0x2808 0x9b83 0x92ce 0x2906 0x2906 0x9d81 0x92a2 0x2a15 0x2a15 0x9f80 0x9273 0x2b30 0x2b30 0xa17e 0x9241 0x2c39 0x2c39 0xa37c 0x920a 0x2d69 0x2d69 0xa57b 0x91d3 0x2ea2 0x2ea2 0xa779 0x9199 0x2fbd 0x2fbd 0xa977 0x915a 0x30f0 0x30f0 0xab76 0x9120 0x323c 0x323c 0xad74 0x90e7 0x33a5 0x33a5 0xaf73 0x90b0 0x34fc 0x34fc 0xb171 0x907d 0x3666 0x3666 0xb36f 0x9050 0x37b3 0x37b3 0xb56e 0x901e 0x3902 0x3902 0xb76c 0x8fe6 0x3a81 0x3a81 0xb96b 0x8f95 0x3bba 0x3bba 0xbb69 0x8f1a 0x3d09 0x3d09 0xbd67 0x8e4a 0x3e29 0x3e29 0xbf66 0x8cf7 0x3f6f 0x3f6f 0xc02b 0x8af0 0x415d 0x415d 0xc08f 0x87de 0x44ac 0x44ac 0xc0f3 0x8346 0x49b6 0x49b6>;
		battery3_profile_t4_col = <0x4>;
		battery3_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		g_PMIC_MIN_VOL = <0x8660 0x8660 0x8660 0x8660 0x8660 0x8660 0x8660 0x8660 0x8598 0x8598 0x8598 0x8598 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7c9c 0x7c9c 0x7c9c 0x7c9c 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		io-channel-names = "batteryID-channel";
		io-channels = <0x2a 0x3>;
		phandle = <0xb9>;
		tran_Q_diff = <0x1388 0x1388 0x1388 0x1388>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x6000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x26 0x1a 0x26 0x26>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x85 0x8 0x0 0x73 0x8 0x0 0x8d 0x8>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0x9e 0x8>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	cache_parity {
		compatible = "mediatek,mt6785-cache-parity";
		interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1a 0x4 0x0 0x1b 0x4 0x0 0x1c 0x4 0x0 0x1d 0x4 0x0 0x13 0x4>;
		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0xfa 0x8>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0xfb 0x8>;
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		interrupts = <0x0 0xfc 0x8>;
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	cam_clear@1a01b000 {
		compatible = "mediatek,cam_clear";
		reg = <0x0 0x1a01b000 0x0 0x1000>;
	};

	cam_inner@1a013000 {
		compatible = "mediatek,cam_inner";
		reg = <0x0 0x1a013000 0x0 0x1000>;
	};

	cam_set@1a00b000 {
		compatible = "mediatek,cam_set";
		reg = <0x0 0x1a00b000 0x0 0x1000>;
	};

	cama_clear@1a01c000 {
		compatible = "mediatek,cama_clear";
		reg = <0x0 0x1a01c000 0x0 0x1000>;
	};

	cama_ext@1a024000 {
		compatible = "mediatek,cama_ext";
		reg = <0x0 0x1a024000 0x0 0x1000>;
	};

	cama_inner@1a014000 {
		compatible = "mediatek,cama_inner";
		reg = <0x0 0x1a014000 0x0 0x1000>;
	};

	cama_set@1a00c000 {
		compatible = "mediatek,cama_set";
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	camb_clear@1a01d000 {
		compatible = "mediatek,camb_clear";
		reg = <0x0 0x1a01d000 0x0 0x1000>;
	};

	camb_ext@1a025000 {
		compatible = "mediatek,camb_ext";
		reg = <0x0 0x1a025000 0x0 0x1000>;
	};

	camb_inner@1a015000 {
		compatible = "mediatek,camb_inner";
		reg = <0x0 0x1a015000 0x0 0x1000>;
	};

	camb_set@1a00d000 {
		compatible = "mediatek,camb_set";
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		interrupts = <0x0 0x102 0x8>;
		reg = <0x0 0x1a050000 0x0 0x1000>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		interrupts = <0x0 0x103 0x8>;
		reg = <0x0 0x1a051000 0x0 0x1000>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x100 0x8>;
		reg = <0x0 0x1a052000 0x0 0x1000>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x101 0x8>;
		reg = <0x0 0x1a053000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-camsys", "syscon";
		phandle = <0x62>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsysisp@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0xe2>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	ccifdriver@10209000 {
		clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		clocks = <0x26 0x29 0x26 0x2c 0x26 0x23 0x26 0x24 0x26 0x51 0x26 0x52>;
		compatible = "mediatek,ccci_ccif";
		interrupts = <0x0 0xa4 0x8 0x0 0xa5 0x8>;
		mediatek,sram_size = <0x200>;
		phandle = <0xb0>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	ccu@1a0b1000 {
		clock-names = "CCU_CLK_CAM_CCU", "CAM_PWR";
		clocks = <0x62 0x8 0x27 0xa>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x105 0x8>;
		reg = <0x0 0x1a0b1000 0x0 0x10000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "SwitchCharging";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bootmode = <0x22>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		disable_pd_dual;
		dual_polling_ieoc = <0x6ddd0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x206>;
		pe40_r_cable_2a_lower = <0x17f>;
		pe40_r_cable_3a_lower = <0xf5>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0xed>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x22>;
	};

	cldmadriver@10014000 {
		cldma-infracfg = <0x26>;
		clock-names = "infra-cldma-bclk";
		clocks = <0x26 0x32>;
		compatible = "mediatek,ccci_cldma";
		interrupts = <0x0 0xb4 0x4>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_generation = <0x1895>;
		mediatek,platform = <0x1a53>;
		phandle = <0xb1>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000>;
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x24>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x15>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x7a>;
		};
	};

	cmdq-bdg-test {
		compatible = "mediatek,cmdq-bdg-test";
		mboxes = <0x37 0x16 0x0 0x2 0x37 0x17 0x0 0x1>;
		mediatek,gce = <0x37>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn";
		clocks = <0x27 0x1>;
		compatible = "mediatek,mt6768-consys";
		interrupts = <0x0 0x11c 0x8 0x0 0x4e 0x8 0x0 0x11f 0x1>;
		memory-region = <0x41>;
		phandle = <0xcf>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000>;
		wifi_ant_swap_gpio = <0x20 0x6c 0x0>;
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x8>;
		phandle = <0x75>;
		reg = <0x0 0xe010000 0x0 0x1000 0x0 0xe110000 0x0 0x1000 0x0 0xe210000 0x0 0x1000 0x0 0xe310000 0x0 0x1000 0x0 0xe410000 0x0 0x1000 0x0 0xe510000 0x0 0x1000 0x0 0xe610000 0x0 0x1000 0x0 0xe710000 0x0 0x1000>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xb>;
				};

				core1 {
					cpu = <0xc>;
				};

				core2 {
					cpu = <0xd>;
				};

				core3 {
					cpu = <0xe>;
				};

				core4 {
					cpu = <0xf>;
				};

				core5 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0x72>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0x73>;
				};
			};
		};

		cpu@000 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xb>;
			reg = <0x0>;
		};

		cpu@001 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xc>;
			reg = <0x100>;
		};

		cpu@002 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xd>;
			reg = <0x200>;
		};

		cpu@003 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xe>;
			reg = <0x300>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xf>;
			reg = <0x400>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0x10>;
			reg = <0x500>;
		};

		cpu@102 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0xa>;
			phandle = <0x11>;
			reg = <0x600>;
		};

		cpu@103 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0xa>;
			phandle = <0x12>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			idlebus26m {
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x8>;
				status = "okay";
			};

			idledram {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x6>;
				status = "okay";
			};

			idlesyspll {
				arm,psci-suspend-param = <0x1010003>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x7>;
				status = "okay";
			};

			mcdi-cluster {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x5>;
			};

			mcdi-cpu {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x4>;
			};

			standby {
				arm,psci-suspend-param = <0x1>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x3>;
			};

			suspend {
				arm,psci-suspend-param = <0x1010005>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x9>;
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x26 0x43>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x86 0x8 0x0 0x87 0x8 0x0 0x88 0x8>;
		nr_channel = <0x3>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
	};

	dbg_apmcu_mp0@0d400000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd400000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d410000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd410000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d420000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd420000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d430000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd430000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d440000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd440000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d510000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd510000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d520000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd520000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d530000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd530000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d540000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd540000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d610000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd610000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d620000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd620000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d630000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd630000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d640000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd640000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d710000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd710000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d720000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd720000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d730000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd730000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d740000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd740000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d800000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd800000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d810000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd810000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d820000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd820000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d830000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd830000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d840000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd840000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d910000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd910000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d920000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd920000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d930000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd930000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d940000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd940000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda10000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda20000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda30000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda40000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb10000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb20000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb30000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb40000 0x0 0x1000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0x9d 0x8>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x0 0xd040000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dcm {
		compatible = "mediatek,dcm";
		phandle = <0x7b>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x26 0x28>;
		compatible = "mediatek,mt6768-devapc";
		interrupts = <0x0 0x9f 0x8>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0xa7f8>;
		mediatek,check_dfd_support = <0x1>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_latch_offset = <0x48>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		reg = <0x0 0x10200b00 0x0 0x10000>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0xbb>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x10e 0x8>;
		reg = <0x0 0x15022000 0x0 0x3000>;
	};

	disp_aal0@14011000 {
		compatible = "mediatek,disp_aal0";
		interrupts = <0x0 0xeb 0x8>;
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	disp_ccorr0@14010000 {
		compatible = "mediatek,disp_ccorr0";
		interrupts = <0x0 0xea 0x8>;
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	disp_color0@1400f000 {
		clock-names = "MDP_COLOR";
		clocks = <0x2b 0xc>;
		compatible = "mediatek,disp_color0";
		interrupts = <0x0 0xe9 0x8>;
		phandle = <0x32>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_dither0@14013000 {
		compatible = "mediatek,disp_dither0";
		interrupts = <0x0 0xed 0x8>;
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	disp_gamma0@14012000 {
		compatible = "mediatek,disp_gamma0";
		interrupts = <0x0 0xec 0x8>;
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		interrupts = <0x0 0xdf 0x8>;
		phandle = <0x34>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl0@1400b000 {
		compatible = "mediatek,disp_ovl0";
		interrupts = <0x0 0xe6 0x8>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_ovl0_2l@1400c000 {
		compatible = "mediatek,disp_ovl0_2l";
		interrupts = <0x0 0xf2 0x8>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@1400d000 {
		compatible = "mediatek,disp_rdma0";
		interrupts = <0x0 0xe7 0x8>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_rsz0@14015000 {
		compatible = "mediatek,disp_rsz0";
		interrupts = <0x0 0x125 0x8>;
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	disp_wdma0@1400e000 {
		compatible = "mediatek,disp_wdma0";
		interrupts = <0x0 0xe8 0x8>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
		clocks = <0x27 0x3 0x2b 0x13 0x2b 0x14 0x2b 0x15 0x2b 0x16 0x2b 0x7 0x2b 0x8 0x2b 0xa 0x2b 0xb 0x2b 0xc 0x2b 0xd 0x2b 0xe 0x2b 0xf 0x2b 0x10 0x2b 0x11 0x2b 0x1e 0x2b 0x1c 0x2b 0x1f 0x2b 0x9 0x44 0x15 0x14 0x63 0x26 0x31 0x15 0x14 0x1b 0x14 0x2e 0x14 0x30>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x61>;
	};

	dma-controller@11000980 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x26 0x26>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		dma-requests = <0x4>;
		interrupts = <0x0 0x66 0x8 0x0 0x67 0x8 0x0 0x68 0x8 0x0 0x72 0x8>;
		phandle = <0x39>;
		reg = <0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80 0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80>;
	};

	dpe@15028000 {
		clock-names = "DPE_CG_IMG_DPE";
		clocks = <0x25 0x3>;
		compatible = "mediatek,dpe";
		interrupts = <0x0 0x10f 0x8>;
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dramc@1022a000 {
		compatible = "mediatek,dramc";
		reg = <0x0 0x1022a000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022c000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022e000 0x0 0x1000 0x0 0x10236000 0x0 0x1000>;
	};

	drcc {
		compatible = "mediatek,drcc";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		phandle = <0xcc>;
		state = <0xff>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		interrupts = <0x0 0xee 0x8>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0xdc>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@00110c00 {
		B-table = <0x7d0 0x48 0x1 0x1 0x79e 0x45 0x1 0x1 0x76c 0x41 0x1 0x1 0x73a 0x3d 0x1 0x1 0x708 0x3a 0x1 0x1 0x6ae 0x36 0x1 0x1 0x655 0x32 0x1 0x1 0x60c 0x30 0x2 0x1 0x5a3 0x2b 0x2 0x1 0x54a 0x27 0x2 0x1 0x4f1 0x24 0x2 0x1 0x498 0x20 0x2 0x1 0x43f 0x1d 0x2 0x1 0x3e6 0x19 0x2 0x1 0x38d 0x16 0x2 0x1 0x352 0x13 0x2 0x1>;
		CCI-table = <0x4a3 0x38 0x2 0x1 0x460 0x34 0x2 0x1 0x419 0x30 0x2 0x1 0x3f6 0x2e 0x2 0x1 0x3c1 0x2b 0x2 0x1 0x38d 0x28 0x2 0x1 0x358 0x24 0x2 0x1 0x335 0x22 0x2 0x1 0x300 0x1f 0x2 0x1 0x2dd 0x1d 0x4 0x1 0x2ba 0x1b 0x4 0x1 0x297 0x19 0x4 0x1 0x274 0x17 0x4 0x1 0x251 0x15 0x4 0x1 0x3a 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		L-table = <0x6a4 0x38 0x2 0x1 0x659 0x35 0x2 0x1 0x5dc 0x30 0x2 0x1 0x5aa 0x2e 0x2 0x1 0x55f 0x2b 0x2 0x1 0x52d 0x29 0x2 0x1 0x4fb 0x27 0x2 0x1 0x497 0x22 0x2 0x1 0x44c 0x29 0x2 0x1 0x41a 0x1d 0x2 0x1 0x3e7 0x1b 0x2 0x1 0x3b6 0x19 0x2 0x1 0x384 0x17 0x2 0x1 0x352 0x15 0x4 0x1 0x306 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6768-dvfsp";
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0xb4>;
		reg = <0x0 0x110c00 0x0 0x1400 0x0 0x110c00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		phandle = <0xac>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x110b80 0x0 0x80>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xb1 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0x8e 0x8>;
		phandle = <0xc9>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efuse@11c10000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,devinfo";
		phandle = <0x38>;
		reg = <0x0 0x11c10000 0x0 0x10000>;

		segment@78 {
			phandle = <0x5f>;
			reg = <0x78 0x4>;
		};
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x0 0x10004000 0x0 0x1000>;
	};

	efusec@11ce0000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11ce0000 0x0 0x10000>;
	};

	eint@1000b000 {
		compatible = "mediatek,eint";
		interrupts = <0x0 0xba 0x4>;
		phandle = <0x1f>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		interrupts = <0x0 0xa1 0x8>;
		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0x0 0x10226000 0x0 0x1000>;
	};

	extcon_usb {
		charger = <0x70>;
		compatible = "mediatek,extcon-usb";
		dev-conn = <0x71>;
		mediatek,bypss-typec-sink = <0x1>;
		phandle = <0xef>;
	};

	fdvt@1502b000 {
		clock-names = "FD_CLK_IMG_FDVT";
		clocks = <0x25 0x2>;
		compatible = "mediatek,fdvt";
		interrupts = <0x0 0x111 0x8>;
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xb7>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0xe5>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x0>;
		phandle = <0xe6>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10238000 {
		#clock-cells = <0x1>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		buf_underrun_event_0 = <0x8c>;
		camsv_0_pass1_done = <0x143>;
		camsv_1_pass1_done = <0x144>;
		camsv_2_pass1_done = <0x145>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "GCE", "GCE_TIMER", "MMSYS_MTCMOS";
		clocks = <0x26 0x9 0x26 0x18 0x27 0x3>;
		compatible = "mediatek,gce", "syscon";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		disp_2l_ovl0_frame_done = <0x1c>;
		disp_2l_ovl0_sof = <0x8>;
		disp_aal0_frame_done = <0x22>;
		disp_aal0_sof = <0xd>;
		disp_ccorr0_frame_done = <0x21>;
		disp_ccorr0_sof = <0xc>;
		disp_color0_frame_done = <0x20>;
		disp_color0_sof = <0xb>;
		disp_dither0_frame_done = <0x24>;
		disp_dither0_sof = <0xf>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_dsi0_frame_done = <0x25>;
		disp_dsi0_sof = <0x10>;
		disp_gamma0_frame_done = <0x23>;
		disp_gamma0_sof = <0xe>;
		disp_mutex_reg = <0x14016000 0x1000>;
		disp_ovl0_frame_done = <0x1b>;
		disp_ovl0_frame_rst_done_pusle = <0x98>;
		disp_ovl0_sof = <0x7>;
		disp_pwm0_sof = <0x13>;
		disp_rdma0_frame_done = <0x1e>;
		disp_rdma0_sof = <0x9>;
		disp_rsz0_frame_done = <0x1d>;
		disp_rsz0_sof = <0x11>;
		disp_wdma0_frame_done = <0x1f>;
		disp_wdma0_rst_done = <0x93>;
		disp_wdma0_sof = <0xa>;
		dsi0_done_event = <0x8f>;
		dsi0_irq_event = <0x8e>;
		dsi0_te_event = <0x8d>;
		dsi0_te_from_infra = <0x382>;
		dve_frame_done = <0x114>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gce_mbox_bdg = <0x37>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay_sof = <0x12>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		interrupts = <0x0 0xaa 0x8>;
		isp_frame_done_b = <0x142>;
		jpgenc_done = <0x123>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x35 0x0 0x0 0x4 0x35 0x2 0x0 0x5 0x35 0x3 0x0 0x4 0x35 0x4 0x0 0x4 0x35 0x6 0x0 0x3 0x35 0x7 0xffffffff 0x2 0x36 0x8 0x0 0x4 0x36 0x9 0x0 0x4 0x36 0xa 0x0 0x1 0x35 0xb 0x0 0x1 0x35 0xc 0x0 0x1 0x35 0xd 0x0 0x1 0x35 0xe 0x0 0x1 0x35 0xf 0xffffffff 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_ccorr0 = <0x33>;
		mdp_ccorr0_frame_done = <0x15>;
		mdp_ccorr0_sof = <0x1>;
		mdp_color0 = <0x32>;
		mdp_rdma0 = <0x2c>;
		mdp_rdma0_frame_done = <0x14>;
		mdp_rdma0_rst_done = <0x97>;
		mdp_rdma0_sof = <0x0>;
		mdp_rsz0 = <0x2d>;
		mdp_rsz0_frame_done = <0x16>;
		mdp_rsz0_sof = <0x2>;
		mdp_rsz1 = <0x2e>;
		mdp_rsz1_frame_done = <0x17>;
		mdp_rsz1_sof = <0x3>;
		mdp_tdshp0 = <0x31>;
		mdp_tdshp0_frame_done = <0x1a>;
		mdp_tdshp0_sof = <0x6>;
		mdp_wdma0 = <0x2f>;
		mdp_wdma_frame_done = <0x19>;
		mdp_wdma_rst_done = <0x94>;
		mdp_wdma_sof = <0x4>;
		mdp_wrot0 = <0x30>;
		mdp_wrot0_rst_done = <0x95>;
		mdp_wrot0_sof = <0x5>;
		mdp_wrot0_write_frame_done = <0x18>;
		mediatek,mailbox-gce = <0x35>;
		mm_mutex = <0x34>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x2b>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0xb6>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		reg = <0x0 0x10238000 0x0 0x4000>;
		rsc_frame_done = <0x116>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		secure_thread = <0x6 0x8>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		sram_share_cnt = <0x1>;
		sram_share_engine = <0xd>;
		sram_share_event = <0x2c6>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		tsf_done = <0x146>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_128byte_cnt_done = <0x125>;
		venc_frame_done = <0x121>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		venc_mb_done = <0x124>;
		venc_pause_done = <0x122>;
		wmf_frame_done = <0x115>;
	};

	gce_mbox@10238000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x26 0x9 0x26 0x18>;
		compatible = "mediatek,mt6768-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xaa 0x8>;
		phandle = <0x35>;
		reg = <0x0 0x10238000 0x0 0x4000>;
	};

	gce_mbox_bdg {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		compatible = "mediatek,mailbox-gce-bdg";
		mboxes = <0x37 0x14 0x0 0x2 0x37 0x15 0x0 0x1>;
		phandle = <0x37>;
	};

	gce_mbox_svp@10238000 {
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x26 0x9 0x26 0x18>;
		compatible = "mediatek,mailbox-gce-svp";
		interrupts = <0x0 0xaa 0x8 0x0 0xab 0x8>;
		phandle = <0x36>;
		reg = <0x0 0x10238000 0x0 0x4000>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x60>;
		phandle = <0x5d>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xf9>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio", "syscon";
		phandle = <0x16>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpufreq {
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
		clocks = <0x14 0x54 0x14 0x26 0x14 0x6 0x5e 0x0 0x27 0x9 0x27 0x4 0x27 0x7 0x27 0x8>;
		compatible = "mediatek,mt6768-gpufreq";
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x5f>;
		phandle = <0x60>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xcb 0x8>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xaf>;
	};

	i2c0@11007000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002a00>;
		id = <0x0>;
		interrupts = <0x0 0x69 0x8>;
		mem_len = <0x200>;
		phandle = <0xbf>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x53>;
		sda-gpio-id = <0x52>;
	};

	i2c1@11008000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002a00>;
		id = <0x1>;
		interrupts = <0x0 0x6a 0x8>;
		mem_len = <0x200>;
		phandle = <0xc0>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x54>;
		sda-gpio-id = <0x51>;
	};

	i2c2@11009000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002800>;
		id = <0x2>;
		interrupts = <0x0 0x6b 0x8>;
		mem_len = <0x200>;
		phandle = <0xc1>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
		rsel_cfg = <0xf0>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
	};

	i2c3@1100f000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002600>;
		id = <0x3>;
		interrupts = <0x0 0x6c 0x8>;
		mem_len = <0x200>;
		phandle = <0xc2>;
		pu_cfg = <0x60>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000300 0x0 0x100>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x32>;
		sda-gpio-id = <0x33>;
	};

	i2c4@11011000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002800>;
		id = <0x4>;
		interrupts = <0x0 0x6d 0x8>;
		mem_len = <0x200>;
		phandle = <0xc3>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000400 0x0 0x180>;
		rsel_cfg = <0xf0>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
	};

	i2c5@11016000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002600>;
		id = <0x5>;
		interrupts = <0x0 0x93 0x8>;
		mem_len = <0x200>;
		phandle = <0xc4>;
		pu_cfg = <0x60>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x30>;
		sda-gpio-id = <0x31>;
	};

	i2c6@1100d000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002000>;
		id = <0x6>;
		interrupts = <0x0 0x94 0x8>;
		mem_len = <0x200>;
		phandle = <0xc5>;
		pu_cfg = <0x60>;
		reg = <0x0 0x1100d000 0x0 0x1000 0x0 0x11000600 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x59>;
		sda-gpio-id = <0x5a>;
	};

	i2c7@11004000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002600>;
		id = <0x7>;
		interrupts = <0x0 0x6e 0x8>;
		mem_len = <0x200>;
		phandle = <0xc6>;
		pu_cfg = <0x60>;
		reg = <0x0 0x11004000 0x0 0x1000 0x0 0x11000680 0x0 0x180>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0xaf>;
		sda-gpio-id = <0xb0>;

		speaker_amp@34 {
			#sound-dai-cells = <0x0>;
			compatible = "mediatek,speaker_amp";
			phandle = <0x5c>;
			reg = <0x34>;
			status = "okay";
		};
	};

	i2c8@11005000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		id = <0x8>;
		interrupts = <0x0 0x6f 0x8>;
		phandle = <0xc7>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000800 0x0 0x180>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		control_irq_sel = [01];
		dma_support = [03];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0xbe>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	imgsys_config@15020000 {
		clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
		clocks = <0x27 0x3 0x27 0x5 0x27 0xa 0x25 0x1 0x62 0x2 0x62 0x3 0x62 0x4 0x62 0x5 0x62 0x6 0x62 0x7>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0xdd>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x0 0xe000000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x0 0xe100000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x0 0xe200000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x0 0xe300000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x0 0xe400000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x0 0xe500000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x0 0xe600000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x0 0xe700000 0x0 0x100000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "syscon";
		interrupts = <0x0 0x47 0x1>;
		phandle = <0x26>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x13>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x13>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53a650 0x0 0x50>;
	};

	intpol-controller@0 {
		#interrupt-cells = <0x3>;
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		interrupt-parent = <0x13>;
		phandle = <0x1>;
		reg = <0x0 0xc53a650 0x0 0x50>;
	};

	io_cfg_bl@10002600 {
		compatible = "mediatek,io_cfg_bl";
		phandle = <0x1a>;
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	io_cfg_lb@10002400 {
		compatible = "mediatek,io_cfg_lb";
		phandle = <0x19>;
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	io_cfg_lm@10002200 {
		compatible = "mediatek,io_cfg_lm";
		phandle = <0x18>;
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	io_cfg_lt@10002000 {
		compatible = "mediatek,io_cfg_lt";
		phandle = <0x17>;
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	io_cfg_rb@10002a00 {
		compatible = "mediatek,io_cfg_rb";
		phandle = <0x1c>;
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	io_cfg_rm@10002800 {
		compatible = "mediatek,io_cfg_rm";
		phandle = <0x1b>;
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	io_cfg_rt@10002c00 {
		compatible = "mediatek,io_cfg_rt";
		phandle = <0x1d>;
		reg = <0x0 0x10002c00 0x0 0x200>;
	};

	io_cfg_tl@10002e00 {
		compatible = "mediatek,io_cfg_tl";
		phandle = <0x1e>;
		reg = <0x0 0x10002e00 0x0 0x200>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0xf7>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0xf3>;
		pwm_ch = <0x0>;
		pwm_data_invert = <0x0>;
	};

	kd_camera_hw1@1a040000 {
		clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG", "CLK_SCP_SYS_CAM";
		clocks = <0x14 0x56 0x14 0x57 0x14 0x58 0x14 0x59 0x14 0x14 0x14 0x13 0x14 0x1d 0x14 0x11 0x14 0x1c 0x14 0x12 0x15 0x62 0x4 0x44 0xe 0x44 0x12 0x69 0x0 0x6a 0x0 0x6b 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x14 0x6d 0x14 0x1a 0x27 0xa>;
		compatible = "mediatek,camera_hw";
		phandle = <0xe4>;
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	kp@10010000 {
		clock-names = "kpd";
		clocks = <0x15>;
		compatible = "mediatek,kp";
		interrupts = <0x0 0x49 0x2>;
		mediatek,boot_mode = <0x1>;
		phandle = <0xaa>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x35 0x9 0x35 0x11 0x35 0x0>;
		mboxes = <0x35 0x8 0x0 0x1 0x35 0x9 0xffffffff 0x1 0x35 0xa 0x0 0x1>;
		mediatek,gce-subsys = <0x63 0x1>;
		mediatek,mailbox-gce = <0x35>;
		mmsys_config = <0x2b>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0xec>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	m4u@10205000 {
		cell-index = <0x0>;
		clock-names = "ISP_CLK_IMG_DIP";
		clocks = <0x25 0x1>;
		compatible = "mediatek,m4u";
		interrupts = <0x0 0xae 0x8>;
		reg = <0x0 0x10205000 0x0 0x1000>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		ged-supply = <0x5d>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x112 0x8 0x0 0x113 0x8 0x0 0x114 0x8 0x0 0x115 0x8 0x0 0x116 0x8>;
		reg = <0x0 0x13040000 0x0 0x4000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x10000>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17050000 0x0 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17060000 0x0 0x10000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17070000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcdi@00110100 {
		compatible = "mediatek,mt6768-mcdi";
		mediatek,enabled = <0x1>;
		phandle = <0x77>;
		reg = <0x0 0x110100 0x0 0x800 0x0 0xc53a000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0xae>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0xfa>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0xfb>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x2a 0x2>;
		phandle = <0xb3>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0x0 0x10015000 0x0 0x400>;
	};

	mdcldmamisc@1021c000 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	mdcldmamisc@1021c900 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c900 0x0 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x0 0x10015800 0x0 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x0 0x1021c400 0x0 0x400>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x0 0x10015400 0x0 0x400>;
	};

	mddriver@10014000 {
		_vcore-supply = <0x29>;
		_vmodem-supply = <0x28>;
		ccci-infracfg = <0x26>;
		clock-names = "scp-sys-md1-main", "infra-cldma-bclk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		clocks = <0x27 0x0 0x26 0x32 0x26 0x29 0x26 0x2c 0x26 0x23 0x26 0x24 0x26 0x51 0x26 0x52>;
		compatible = "mediatek,mddriver", "mediatek,mddriver-mt6768";
		interrupts = <0x0 0xb4 0x4 0x0 0xa4 0x8 0x0 0xa5 0x8 0x0 0x4b 0x2>;
		mediatek,ap_plat_info = <0x1a70>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_generation = <0x1895>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x3>;
		mediatek,offset_apon_md1 = <0x1c24>;
		phandle = <0xb2>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000 0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdp_ccorr0@14005000 {
		clock-names = "MDP_CCORR";
		clocks = <0x2b 0x1>;
		compatible = "mediatek,mdp_ccorr0";
		interrupts = <0x0 0xef 0x8>;
		phandle = <0x33>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	mdp_rdma0@14004000 {
		clock-names = "MDP_RDMA0";
		clocks = <0x2b 0x0>;
		compatible = "mediatek,mdp_rdma0";
		interrupts = <0x0 0xe0 0x8>;
		phandle = <0x2c>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	mdp_rsz0@14006000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x2b 0x2>;
		compatible = "mediatek,mdp_rsz0";
		interrupts = <0x0 0xe1 0x8>;
		phandle = <0x2d>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	mdp_rsz1@14007000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x2b 0x3>;
		compatible = "mediatek,mdp_rsz1";
		interrupts = <0x0 0xe2 0x8>;
		phandle = <0x2e>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	mdp_tdshp0@1400a000 {
		clock-names = "MDP_TDSHP";
		clocks = <0x2b 0x4>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0x31>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	mdp_wdma0@14008000 {
		clock-names = "MDP_WDMA";
		clocks = <0x2b 0x6>;
		compatible = "mediatek,mdp_wdma0";
		interrupts = <0x0 0xe5 0x8>;
		phandle = <0x2f>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	mdp_wrot0@14009000 {
		clock-names = "MDP_WROT0";
		clocks = <0x2b 0x5>;
		compatible = "mediatek,mdp_wrot0";
		interrupts = <0x0 0xe4 0x8>;
		phandle = <0x30>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0xe8>;
		prot-region-based-size = <0x0 0x0>;
		sdsp-firmware-size = <0x0 0x0>;
		sdsp-tee-sharedmem-size = <0x0 0x0>;
		svp-region-based-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x0>;
	};

	mfg_cfg@13000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "syscon";
		phandle = <0x5e>;
		reg = <0x0 0x13000000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0a@11c10000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
		phandle = <0x69>;
		reg = <0x0 0x11c10000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c11000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
		phandle = <0x6a>;
		reg = <0x0 0x11c11000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c12000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
		phandle = <0x6b>;
		reg = <0x0 0x11c12000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c13000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0x11c13000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2a@11c14000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
		phandle = <0x6d>;
		reg = <0x0 0x11c14000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2b@11c15000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
		phandle = <0x6e>;
		reg = <0x0 0x11c15000 0x0 0x1000>;
	};

	mipi_tx0@11c80000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x11c80000 0x0 0x10000>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	mmc@11230000 {
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		clocks = <0x14 0x3c 0x26 0x1c 0x26 0x4c 0x26 0x44>;
		compatible = "mediatek,mt6768-mmc";
		hs400-ds-delay = <0x12814>;
		interrupts = <0x0 0x64 0x8>;
		max-frequency = <0xbebc200>;
		mediatek,cqhci;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xcd>;
		pinctrl-0 = <0x3a>;
		pinctrl-1 = <0x3b>;
		pinctrl-names = "default", "state_uhs";
		reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11cd0000 0x0 0x1000>;
		status = "okay";
		vmmc-supply = <0x3c>;
	};

	mmc@11240000 {
		bus-width = <0x4>;
		cap-sd-highspeed;
		cd-gpios = <0x20 0x4 0x0>;
		clock-names = "source", "hclk", "source_cg";
		clocks = <0x14 0x3d 0x26 0x1d 0x26 0x4d>;
		compatible = "mediatek,mt6768-mmc";
		interrupts = <0x0 0x65 0x8>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		phandle = <0xce>;
		pinctrl-0 = <0x3d>;
		pinctrl-1 = <0x3e>;
		pinctrl-names = "default", "state_uhs";
		reg = <0x0 0x11240000 0x0 0x10000 0x0 0x11c90000 0x0 0x1000>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x3f>;
		vqmmc-supply = <0x40>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2";
		cam_step0 = <0x222 0x1 0x2 0x7>;
		cam_step1 = <0x138 0x1 0x2 0x4>;
		cam_step2 = <0xe4 0x1 0x2 0x5>;
		clock-names = "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_venc_sel_ck", "mmdvfs_clk_cam_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_univpll1_d2_ck", "mmdvfs_clk_mmpll_d2_ck", "mmdvfs_clk_univpll_d3_ck", "mmdvfs_clk_syspll_d2_ck";
		clocks = <0x14 0x52 0x14 0x6e 0x14 0x6f 0x14 0x21 0x14 0x17 0x14 0x22 0x14 0x19 0x14 0x1>;
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "mm_step0", "mm_step1", "mm_step2";
		img_freq = "mm_step0", "mm_step1", "mm_step2";
		mdp_freq = "mm_step0", "mm_step1", "mm_step2";
		mm_step0 = <0x1c9 0x1 0x0 0x3>;
		mm_step1 = <0x138 0x1 0x0 0x4>;
		mm_step2 = <0xe4 0x1 0x0 0x5>;
		vdec_freq = "mm_step0", "mm_step1", "mm_step2";
		venc_freq = "venc_step0", "venc_step1", "venc_step2";
		venc_step0 = <0x1c9 0x1 0x1 0x3>;
		venc_step1 = <0x1a0 0x1 0x1 0x6>;
		venc_step2 = <0x138 0x1 0x1 0x4>;
		vopp_steps = <0x0 0x1 0x3>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
		clocks = <0x2b 0x17 0x2b 0x1c 0x2b 0x1d>;
		compatible = "mediatek,mmsys_config", "syscon";
		interrupts = <0x0 0xf0 0x8>;
		phandle = <0x2b>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x129 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_disable";
		mode = "IRQ";
		phandle = <0xab>;
		status = "okay";
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11cd0000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0xeb>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c90000 0x0 0x1000>;
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		interrupts = <0x0 0x64 0x8>;
		phandle = <0xd6>;
		reg = <0x0 0x11230000 0x0 0x10000>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		interrupts = <0x0 0x65 0x8>;
		phandle = <0xd7>;
		reg = <0x0 0x11240000 0x0 0x10000>;
	};

	mt6358_gauge {
		alias_name = "MT6358";
		bootmode = <0x22>;
		compatible = "mediatek,mt6358_gauge";
		gauge_name = "gauge";
	};

	mt6358_snd {
		compatible = "mediatek,mt6358-sound";
		mediatek,pwrap-regmap = <0x23>;
		phandle = <0x5a>;
	};

	mt6370_pmu_dts {
		#interrupt-cells = <0x1>;
		interrupt-controller;
		mt6370,intr_gpio = <0x20 0x3 0x0>;
		mt6370,intr_gpio_num = <0x3>;
		phandle = <0xfc>;

		bled {
			compatible = "mediatek,mt6370_pmu_bled";
			interrupt-names = "bled_ocp";
			mt,bl_ocp_level = <0x2>;
			mt,bl_ovp_level = <0x3>;
			mt,bled_curr_scale = <0x0>;
			mt,bled_flash_ramp = <0x1>;
			mt,bled_name = "mt6370_pmu_bled";
			mt,bled_ramptime = <0x3>;
			mt,chan_en = <0xf>;
			mt,map_linear;
			mt,max_bled_brightness = <0x200>;
			mt,pwm_avg_cycle = <0x0>;
			mt,pwm_deglitch = <0x1>;
			mt,pwm_fsample = <0x2>;
			mt,pwm_hys = <0x0>;
			mt,pwm_hys_en = <0x1>;
			mt,pwm_lpf_coef = <0x0>;
			mt,use_pwm;
		};

		charger {
			aicr = <0x7a120>;
			bc12_sel = <0x0>;
			bootmode = <0x22>;
			charger = <0x70>;
			charger_name = "primary_chg";
			compatible = "mediatek,mt6370_pmu_charger";
			cv = <0x426030>;
			dc_wdt = <0x3d0900>;
			enable_otg_wdt;
			enable_te;
			enable_wdt;
			ichg = <0x1e8480>;
			ieoc = <0x249f0>;
			interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg", "dcdti";
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			lbp_dt = <0x1>;
			lbp_hys_sel = <0x1>;
			load_switch_name = "primary_load_switch";
			mivr = <0x432380>;
			phandle = <0x70>;
			safety_timer = <0xc>;

			usb-otg-vbus {
				phandle = <0xfd>;
				regulator-compatible = "usb-otg-vbus";
				regulator-max-microamp = <0x2dc6c0>;
				regulator-max-microvolt = <0x588040>;
				regulator-min-microamp = <0x7a120>;
				regulator-min-microvolt = <0x426030>;
				regulator-name = "usb-otg-vbus";
			};
		};

		core {
			compatible = "mediatek,mt6370_pmu_core";
			i2cstmr_rst_tmr = <0x0>;
			int_deg = <0x0>;
			int_wdt = <0x0>;
			interrupt-names = "otp", "vdda_ovp", "vdda_uv";
			mrstb_en;
			mrstb_tmr = <0x3>;
		};

		dsv {
			compatible = "mediatek,mt6370_pmu_dsv";
			db_delay = <0x3>;
			db_ext_en = <0x0>;
			db_freq_pm = <0x0>;
			db_periodic_fix = <0x0>;
			db_periodic_mode = <0x0>;
			db_single_pin = <0x0>;
			db_startup = <0x0>;
			db_vbst = <0x1644>;
			db_vneg_20ms = <0x1>;
			db_vneg_disc = <0x0>;
			db_vneg_slew = <0x1>;
			db_vpos_20ms = <0x1>;
			db_vpos_disc = <0x1>;
			db_vpos_slew = <0x1>;
			interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";

			mt6370_dsvn {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_neg";
			};

			mt6370_dsvp {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_pos";
			};
		};

		ldo {
			compatible = "mediatek,mt6370_pmu_ldo";
			interrupt-names = "ldo_oc";
			ldo_oms = <0x1>;
			ldo_vrc_lt = <0x1>;

			mt6370_ldo {
				regulator-max-microvolt = <0x3d0900>;
				regulator-min-microvolt = <0x186a00>;
				regulator-name = "irtx_ldo";
			};
		};

		mt6370_pmu_fled1 {
			compatible = "mediatek,mt6370_pmu_fled1";
			fled_enable = <0x1>;
			interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
			strobe_cur = <0x124f80>;
			strobe_timeout = <0x960>;
			torch_cur = <0x493e0>;
		};

		mt6370_pmu_fled2 {
			compatible = "mediatek,mt6370_pmu_fled2";
			fled_enable = <0x1>;
			strobe_cur = <0xf4240>;
			strobe_timeout = <0x4b0>;
			torch_cur = <0x30d40>;
		};

		rgbled {
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2", "mt6370_pmu_led3", "mt6370_pmu_led4";
		};
	};

	mt6370_pmu_eint {
		phandle = <0xf1>;
	};

	mt6768-afe-pcm@11220000 {
		apmixed = <0x44>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
		clocks = <0x45 0x0 0x45 0x5 0x45 0x6 0x45 0x4 0x45 0x1 0x45 0x2 0x45 0x3 0x45 0x7 0x26 0x2b 0x26 0x33 0x14 0x5f 0x14 0x60 0x14 0x3 0x14 0x61 0x14 0x29 0x14 0x62 0x14 0x2c 0x14 0x82 0x14 0x83 0x14 0x84 0x14 0x85 0x14 0x70 0x14 0x71 0x14 0x72 0x14 0x73 0x44 0x8 0x15>;
		compatible = "mediatek,mt6768-sound";
		interrupts = <0x0 0xa9 0x8>;
		phandle = <0x5b>;
		pinctrl-0 = <0x46>;
		pinctrl-1 = <0x47>;
		pinctrl-10 = <0x50>;
		pinctrl-11 = <0x51>;
		pinctrl-12 = <0x52>;
		pinctrl-13 = <0x53>;
		pinctrl-14 = <0x54>;
		pinctrl-15 = <0x55>;
		pinctrl-16 = <0x56>;
		pinctrl-17 = <0x57>;
		pinctrl-18 = <0x58>;
		pinctrl-19 = <0x59>;
		pinctrl-2 = <0x48>;
		pinctrl-3 = <0x49>;
		pinctrl-4 = <0x4a>;
		pinctrl-5 = <0x4b>;
		pinctrl-6 = <0x4c>;
		pinctrl-7 = <0x4d>;
		pinctrl-8 = <0x4e>;
		pinctrl-9 = <0x4f>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
		reg = <0x0 0x11220000 0x0 0x1000>;
		topckgen = <0x14>;
	};

	mt_charger {
		bootmode = <0x22>;
		compatible = "mediatek,mt-charger";
		phandle = <0xea>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xb5>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x0>;
		interrupts = <0x0 0x11b 0x8>;
		mediatek,infracfg = <0x26>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0xdb>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x13>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-irq = <0x9>;
		gpio-irq-std = <0x20 0x9 0x0>;
		gpio-rst = <0x9f>;
		gpio-rst-std = <0x20 0x9f 0x0>;
		phandle = <0xf6>;
	};

	nfi@11018000 {
		compatible = "mediatek,nfi";
		reg = <0x0 0x11018000 0x0 0x1000>;
	};

	nfiecc@11019000 {
		compatible = "mediatek,nfiecc";
		reg = <0x0 0x11019000 0x0 0x1000>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xe7>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x2>;

		opp0 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp10 {
			opp-hz = <0x0 0x4ef9e540>;
			opp-microvolt = <0xcdfe6>;
		};

		opp11 {
			opp-hz = <0x0 0x51f4d5c0>;
			opp-microvolt = <0xd10ba>;
		};

		opp12 {
			opp-hz = <0x0 0x566d3e80>;
			opp-microvolt = <0xd7262>;
		};

		opp13 {
			opp-hz = <0x0 0x59682f00>;
			opp-microvolt = <0xda336>;
		};

		opp14 {
			opp-hz = <0x0 0x60db8840>;
			opp-microvolt = <0xe35b2>;
		};

		opp15 {
			opp-hz = <0x0 0x6553f100>;
			opp-microvolt = <0xeafc4>;
		};

		opp2 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xaae60>;
		};

		opp3 {
			opp-hz = <0x0 0x35a4e900>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x0 0x389fd980>;
			opp-microvolt = <0xb2872>;
		};

		opp5 {
			opp-hz = <0x0 0x3b8b87c0>;
			opp-microvolt = <0xb5946>;
		};

		opp6 {
			opp-hz = <0x0 0x3e95ba80>;
			opp-microvolt = <0xba284>;
		};

		opp7 {
			opp-hz = <0x0 0x4190ab00>;
			opp-microvolt = <0xbd358>;
		};

		opp8 {
			opp-hz = <0x0 0x460913c0>;
			opp-microvolt = <0xc3500>;
		};

		opp9 {
			opp-hz = <0x0 0x4bfef4c0>;
			opp-microvolt = <0xcaf12>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0xa>;

		opp0 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xa4cb8>;
		};

		opp1 {
			opp-hz = <0x0 0x362e3d40>;
			opp-microvolt = <0xaae60>;
		};

		opp10 {
			opp-hz = <0x0 0x65ec8780>;
			opp-microvolt = <0xf4240>;
		};

		opp11 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xfbc52>;
		};

		opp12 {
			opp-hz = <0x0 0x6e44c280>;
			opp-microvolt = <0x100590>;
		};

		opp13 {
			opp-hz = <0x0 0x713fb300>;
			opp-microvolt = <0x103664>;
		};

		opp14 {
			opp-hz = <0x0 0x743aa380>;
			opp-microvolt = <0x106738>;
		};

		opp15 {
			opp-hz = <0x0 0x77359400>;
			opp-microvolt = <0x10980c>;
		};

		opp2 {
			opp-hz = <0x0 0x3b7c4580>;
			opp-microvolt = <0xb2872>;
		};

		opp3 {
			opp-hz = <0x0 0x40ca4dc0>;
			opp-microvolt = <0xbbaee>;
		};

		opp4 {
			opp-hz = <0x0 0x46185600>;
			opp-microvolt = <0xc3500>;
		};

		opp5 {
			opp-hz = <0x0 0x4d3021c0>;
			opp-microvolt = <0xcdfe6>;
		};

		opp6 {
			opp-hz = <0x0 0x50b46680>;
			opp-microvolt = <0xd418e>;
		};

		opp7 {
			opp-hz = <0x0 0x56026ec0>;
			opp-microvolt = <0xdbba0>;
		};

		opp8 {
			opp-hz = <0x0 0x5b507700>;
			opp-microvolt = <0xe35b2>;
		};

		opp9 {
			opp-hz = <0x0 0x609e7f40>;
			opp-microvolt = <0xec82e>;
		};
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0xee>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "syscon";
		phandle = <0x42>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x4>;
		compatible = "mediatek,mt6768-pinctrl";
		gpio-controller;
		gpio-ranges = <0x20 0x0 0x0 0xba>;
		interrupt-controller;
		interrupts = <0x0 0xba 0x4>;
		phandle = <0x20>;
		pins-are-numbered;
		reg_base_eint = <0x1f>;
		reg_bases = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;

		aud_clk_miso_off {
			phandle = <0x48>;

			pins_cmd0_dat {
				pinmux = <0x8c00 0x8d00>;
			};
		};

		aud_clk_miso_on {
			phandle = <0x49>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8c01>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8d01>;
			};
		};

		aud_clk_mosi_off {
			phandle = <0x46>;

			pins_cmd0_dat {
				pinmux = <0x8800 0x8900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x47>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8801>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8901>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x4c>;

			pins_cmd0_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8c00>;
				slew-rate = <0x0>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8d00>;
				slew-rate = <0x0>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8e00>;
				slew-rate = <0x0>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8f00>;
				slew-rate = <0x0>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x4d>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8c01>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8d01>;
			};

			pins_cmd2_dat {
				input-schmitt-enable;
				pinmux = <0x8e01>;
			};

			pins_cmd3_dat {
				input-schmitt-enable;
				pinmux = <0x8f01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x4a>;

			pins_cmd0_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8800>;
				slew-rate = <0x0>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8900>;
				slew-rate = <0x0>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8a00>;
				slew-rate = <0x0>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8b00>;
				slew-rate = <0x0>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x4b>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8801>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8901>;
			};

			pins_cmd2_dat {
				input-schmitt-enable;
				pinmux = <0x8a01>;
			};

			pins_cmd3_dat {
				input-schmitt-enable;
				pinmux = <0x8b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x4e>;

			pins_cmd_dat {
				pinmux = <0x2800>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x4f>;

			pins_cmd_dat {
				pinmux = <0x2802>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x50>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x51>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x52>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x53>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x54>;

			pins_cmd_dat {
				pinmux = <0x2500 0x2600 0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x55>;

			pins_cmd_dat {
				pinmux = <0x2502 0x2602 0x2402>;
			};
		};

		mmc0@0 {
			phandle = <0x3b>;

			pins_clk {
				drive-strength = <0x4>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				drive-strength = <0x4>;
				pinmux = <0x8301>;
			};

			pins_rst {
				drive-strength = <0x4>;
				pinmux = <0x8501>;
			};
		};

		mmc0default {
			phandle = <0x3a>;

			pins_clk {
				drive-strength = <0x4>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				drive-strength = <0x4>;
				pinmux = <0x8301>;
			};

			pins_rst {
				drive-strength = <0x4>;
				pinmux = <0x8501>;
			};
		};

		mmc1@0 {
			phandle = <0x3e>;

			pins_clk {
				drive-strength = <0x3>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};
		};

		mmc1default {
			phandle = <0x3d>;

			pins_clk {
				drive-strength = <0x3>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};

			pins_insert {
				bias-pull-up;
				pinmux = <0x1200>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x58>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x59>;

			pins_cmd3_dat {
				pinmux = <0x8f04>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x56>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x57>;

			pins_cmd1_dat {
				pinmux = <0x8e04>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x0>;
		mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0xf4>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x13>;
		interrupts = <0x1 0x7 0x8>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x26 0x10 0x26 0x11 0x26 0x12 0x26 0x13 0x26 0x14 0x26 0x30 0x26 0xf 0x26 0x15>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0x62 0x8>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwrap@1000d000 {
		clock-names = "spi", "wrap";
		clocks = <0x15 0x15>;
		compatible = "mediatek,mt6768-pwrap";
		interrupts = <0x0 0xc2 0x4>;
		phandle = <0x23>;
		reg = <0x0 0x1000d000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6358-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6358-pmic";
			interrupt-controller;
			interrupt-names = "vproc11_oc", "vproc12_oc", "vcore_oc", "vgpu_oc", "vmodem_oc", "vdram1_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vcore_preoc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_oc", "vcn28_oc", "vcn18_oc", "vcama1_oc", "vcama2_oc", "vcamd_oc", "vcamio_oc", "vldo28_oc", "va12_oc", "vaux18_oc", "vaud28_oc", "vio28_oc", "vio18_oc", "vsram_proc11_oc", "vsram_proc12_oc", "vsram_others_oc", "vsram_gpu_oc", "vdram2_oc", "vmc_oc", "vmch_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vibr_oc", "vusb_oc", "vbif28_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet", "chrdet_edge", "vcdt_hv_det", "rtc", "fg_bat0_h", "fg_bat0_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_bat1_h", "fg_bat1_l", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_time_h", "fg_discharge", "fg_charge", "baton_lv", "baton_ht", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x20>;
			interrupts = <0x90 0x4 0x90 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x2e 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x36 0x2 0x37 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x55 0x4 0x56 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5a 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x61 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0x7c>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0x7d>;
			};

			mt6358_misc {
				apply-lpsd-solution;
				base = <0x580>;
				compatible = "mediatek,mt6358-misc";
				dcxo-switch;
				phandle = <0xa8>;
			};

			mt6358_rtc {
				apply-lpsd-solution;
				base = <0x580>;
				bootmode = <0x22>;
				compatible = "mediatek,mt6358-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xa7>;
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0x7f>;

				VMCH_EINT_HIGH {
					phandle = <0xa5>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "mt6358_vmch_eint_high";
				};

				VMCH_EINT_LOW {
					phandle = <0xa6>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "mt6358_vmch_eint_low";
				};

				buck_vcore {
					phandle = <0x29>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vcore";
				};

				buck_vdram1 {
					phandle = <0x80>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vdram1";
				};

				buck_vgpu {
					phandle = <0x84>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vgpu";
				};

				buck_vmodem {
					phandle = <0x28>;
					regulator-enable-ramp-delay = <0x384>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0x81>;
					regulator-enable-ramp-delay = <0xfa>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc11 {
					phandle = <0x82>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc11";
				};

				buck_vproc12 {
					phandle = <0x83>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc12";
				};

				buck_vs1 {
					phandle = <0x86>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0x85>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xa4>;
					regulator-boot-on;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0x9c>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud28 {
					phandle = <0xa2>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vaud28";
				};

				ldo_vaux18 {
					phandle = <0x97>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbif28 {
					phandle = <0x98>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcama1 {
					phandle = <0x9a>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama1";
				};

				ldo_vcama2 {
					phandle = <0xa0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama2";
				};

				ldo_vcamd {
					phandle = <0x8e>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcamd";
				};

				ldo_vcamio {
					phandle = <0x8d>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcamio";
				};

				ldo_vcn18 {
					phandle = <0x8f>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn28 {
					phandle = <0x92>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn28";
				};

				ldo_vcn33_bt {
					phandle = <0x9e>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_bt";
				};

				ldo_vcn33_wifi {
					phandle = <0x9f>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_wifi";
				};

				ldo_vdram2 {
					phandle = <0x87>;
					regulator-enable-ramp-delay = <0xce4>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "vdram2";
				};

				ldo_vefuse {
					phandle = <0x96>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x3c>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					phandle = <0x90>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x89>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0x8b>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0x9b>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vldo28 {
					phandle = <0xa1>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vldo28";
				};

				ldo_vmc {
					phandle = <0x40>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vmc";
				};

				ldo_vmch {
					phandle = <0x3f>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vmch";
				};

				ldo_vrf12 {
					phandle = <0x8a>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0x9d>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vrf18";
				};

				ldo_vsim1 {
					phandle = <0x88>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xa3>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_gpu {
					phandle = <0x94>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_gpu";
				};

				ldo_vsram_others {
					phandle = <0x93>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc11 {
					phandle = <0x91>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc11";
				};

				ldo_vsram_proc12 {
					phandle = <0x99>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc12";
				};

				ldo_vusb {
					phandle = <0x8c>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0x95>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6358-auxadc";
				phandle = <0x21>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x2 0x1>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x3 0x1>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x2 0x1>;
				};

				vcdt {
					channel = <0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			mtk_ts_pmic {
				#interconnect-cells = <0x1>;
				compatible = "mediatek,mtk_ts_pmic";
				interconnects = <0x21 0x1>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp";
				io-channels = <0x21 0x5 0x21 0x6 0x21 0x7>;
				phandle = <0x7e>;
			};
		};
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x23>;
		phandle = <0xa9>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xe9>;
	};

	reserve@16030000 {
		compatible = "mediatek,reserve";
		reg = <0x0 0x16030000 0x0 0x10000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x74>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			phandle = <0x41>;
			size = <0x0 0x400000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0x9000>;
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			alloc-range = <0x0 0xc0000000 0x0 0x10000000>;
			compatible = "shared-dma-pool";
			phandle = <0x6f>;
			reusable;
			size = <0x0 0x10000000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x68>;
			size = <0x0 0x300000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0xf0>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_1 = "enable";
		interrupts = <0x0 0xcd 0x4>;
		reg = <0x0 0x10500000 0x0 0x80000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		scp_feature_tbl = <0x0 0x5 0x1 0x164 0x2 0x3e 0x3 0x2f 0x4 0x1a 0x5 0x0 0x6 0x6e 0x7 0x0 0x8 0x8d 0x9 0xa 0xa 0x2b 0xb 0x2b 0xc 0x16>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x1 0x100000 0x3 0x1000 0x4 0x180000>;
		scp_mpuRegionId = <0x1c>;
		scp_sramSize = <0x80000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
		clocks = <0x14 0x53 0x15 0x14 0xe 0x14 0x1a 0x14 0x2 0x14 0x17 0x14 0x6 0x14 0x19>;
		compatible = "mediatek,scp_dvfs";
		dvfs-opp = <0x9eb10 0xdbba0 0xff 0x0 0x0 0xa5 0x1 0x9eb10 0xdbba0 0xff 0x0 0x0 0xfa 0x2 0xaae60 0xdbba0 0xff 0x2 0x8 0x14a 0x4 0xc3500 0xdbba0 0xff 0x3 0xc 0x1a0 0x6>;
		dvfsrc-opp-num = <0x3>;
		gpio = <0x16 0x1>;
		gpio-feature = "gpio-mode";
		gpio-feature-cfg = <0x1>;
		gpio-mode-reg = <0x430 0x7 0x8 0x1>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		phandle = <0xba>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys", "syscon";
		phandle = <0x27>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x14002000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18002000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x15 0x26 0x16>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x39 0x0 0x39 0x1>;
		interrupts = <0x0 0x70 0x8>;
		phandle = <0xbc>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x15 0x26 0x17>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x39 0x2 0x39 0x3>;
		interrupts = <0x0 0x71 0x8>;
		phandle = <0xbd>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0xc3 0x8>;
		phandle = <0x78>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0xf8>;
	};

	smi_common@14002000 {
		clock-names = "scp-dis", "mm-comm0", "mm-comm1", "mm-common";
		clocks = <0x27 0x3 0x2b 0x15 0x2b 0x16 0x2b 0x13>;
		compatible = "mediatek,smi_common";
		mediatek,smi-id = <0x5>;
		mmsys_config = <0x2b>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis", "mm-larb0";
		clocks = <0x27 0x3 0x2b 0x14>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		mediatek,smi-id = <0x0>;
		phandle = <0x61>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb1@16010000 {
		clock-names = "scp-vdec", "mm-vdec", "vdec-larb1";
		clocks = <0x27 0xc 0x2b 0x1b 0x65 0x3>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		interrupts = <0x0 0xf7 0x8>;
		mediatek,smi-id = <0x1>;
		phandle = <0x63>;
		reg = <0x0 0x16010000 0x0 0x1000>;
	};

	smi_larb2@15021000 {
		clock-names = "scp-isp", "mm-img", "img-larb2";
		clocks = <0x27 0x5 0x2b 0x18 0x25 0x0>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		mediatek,smi-id = <0x2>;
		phandle = <0xde>;
		reg = <0x0 0x15021000 0x0 0x1000>;
	};

	smi_larb3@1a002000 {
		clock-names = "scp-cam", "mm-cam", "cam-larb3";
		clocks = <0x27 0xa 0x2b 0x19 0x62 0x0>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		mediatek,smi-id = <0x3>;
		phandle = <0xe3>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb4@17010000 {
		clock-names = "scp-venc", "mm-venc", "venc-venc", "venc-jpgenc";
		clocks = <0x27 0xb 0x2b 0x1a 0x67 0x1 0x67 0x2>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		mediatek,smi-id = <0x4>;
		phandle = <0x66>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	snd_scp_spk {
		compatible = "mediatek,snd_scp_spk";
		phandle = <0xda>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		phandle = <0xd9>;
		scp_ultra_dl_memif_id = <0x3>;
		scp_ultra_ul_memif_id = <0x5>;
	};

	sound {
		compatible = "mediatek,mt6768-mt6358-sound";
		mediatek,audio-codec = <0x5a>;
		mediatek,platform = <0x5b>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0xd8>;

		mediatek,speaker-codec {
			sound-dai = <0x5c>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8a 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xc8>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x34>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8b 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd0>;
		reg = <0x0 0x11010000 0x0 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x37>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x91 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd1>;
		reg = <0x0 0x11012000 0x0 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x38>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x92 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd2>;
		reg = <0x0 0x11013000 0x0 0x1000>;
	};

	spi4@11014000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x41>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x74 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd3>;
		reg = <0x0 0x11014000 0x0 0x1000>;
	};

	spi5@11015000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x42>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x75 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd4>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x6f>;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xd7 0x4 0x0 0xda 0x4 0x0 0xdb 0x4 0x0 0xdc 0x4 0x0 0xdd 0x4 0x0 0xde 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
		sspm_mem_key = "mediatek,reserve-memory-sspm_share";
		sspm_mem_tbl = <0x0 0x100100 0x1 0x300 0x2 0xc00 0x3 0x1800 0x4 0x1000 0x5 0x1800 0x6 0x400000 0x7 0x9000 0x8 0x1000>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x127 0x8>;
		mediatek,cirq_num = <0xe8>;
		mediatek,spi_start_offset = <0x40>;
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	syscon@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-imgsys", "syscon";
		phandle = <0x25>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	systimer@10017000 {
		clocks = <0x24>;
		compatible = "mediatek,mt6768-timer", "mediatek,mt6765-timer", "mediatek,sys_timer";
		interrupts = <0x0 0xcf 0x4>;
		phandle = <0xad>;
		reg = <0x0 0x10017000 0x0 0x1000>;
	};

	tcpc_pd_eint {
		phandle = <0xf2>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x12a 0x1>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x26 0xa>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0x63 0x8>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x2a 0x0>;
		phandle = <0xca>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x2a 0x1>;
		phandle = <0xcb>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x13>;
		interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
		phandle = <0x76>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x14>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		#reset-cells = <0x1>;
		compatible = "mediatek,mt6768-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
		interrupts = <0x0 0x9c 0x8>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x79>;
		reg = <0x0 0x10007000 0x0 0x1000>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			mask = <0xf>;
			mode-bootloader = <0x3>;
			mode-charger = <0x1>;
			mode-ddr-reserve = <0x6>;
			mode-dm-verity-dev-corrupt = <0x4>;
			mode-kpoc = <0x5>;
			mode-meta = <0x7>;
			mode-recovery = <0x2>;
			mode-rpmbpk = <0x8>;
			offset = <0x24>;
		};
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0xf5>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xb0 0x8>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x13>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		charger = <0x70>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x5>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6370pd,intr_gpio = <0x20 0x18 0x0>;
		mt6370pd,intr_gpio_num = <0x18>;
		phandle = <0xfe>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,country_nr = <0x0>;
			pd,id-vdo-data = <0xd14029cf 0x0 0x50810000 0x41800000 0x0 0x21800000>;
			pd,id-vdo-size = <0x6>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x5081>;
			pd,sink-pdo-data = <0x190c8>;
			pd,sink-pdo-size = <0x1>;
			pd,source-cap-ext = <0x508129cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x5081>;
				bat,vid = <0x29cf>;
			};
		};
	};

	usb-phy@11210000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,generic-tphy-v1";
		phandle = <0xd5>;
		ranges;
		reg = <0x0 0x11cc0000 0x0 0x800>;
		status = "okay";

		usb-phy@11210000 {
			#phy-cells = <0x1>;
			clock-names = "ref";
			clocks = <0x15>;
			phandle = <0x43>;
			reg = <0x0 0x11cc0800 0x0 0x100>;
			status = "okay";
		};
	};

	usb0@11200000 {
		clock-names = "usb0", "usb0_clk_top_sel", "usb0_clk_univpll3_d4";
		clocks = <0x26 0x8 0x14 0x66 0x14 0x20>;
		compatible = "mediatek,mt6768-usb20";
		dr_mode = "otg";
		interrupt-names = "mc";
		interrupts = <0x0 0x61 0x8>;
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x42>;
		phandle = <0x71>;
		phys = <0x43 0x3>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11cc0000 0x0 0x10000>;
		usb-role-switch;
	};

	usb1p_sif@11210000 {
		compatible = "mediatek,usb1p_sif";
		reg = <0x0 0x11210000 0x0 0x10000>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x12b 0x1 0x0 0x12c 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcodec_dec@16000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_CG_VDEC";
		clocks = <0x27 0x3 0x27 0xc 0x65 0x0>;
		compatible = "mediatek,mt6768-vcodec-dec";
		interrupts = <0x0 0xf6 0x8>;
		mediatek,larb = <0x63>;
		mediatek,vcu = <0x64>;
		phandle = <0xdf>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vcodec_enc@17000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VEN", "MT_CG_VENC";
		clocks = <0x27 0x3 0x27 0xb 0x67 0x1>;
		compatible = "mediatek,mt6768-vcodec-enc", "syscon";
		interrupts = <0x0 0xf3 0x8>;
		mediatek,larb = <0x66>;
		mediatek,vcu = <0x64>;
		phandle = <0xe0>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0x35 0x121 0x35 0x122 0x35 0x124 0x35 0x125>;
		mboxes = <0x35 0x1 0x0 0x1 0x35 0x5 0x0 0x1>;
		mediatek,mailbox-gce = <0x35>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x64>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0xf6 0x8>;
		reg = <0x0 0x16020000 0x0 0x10000>;
	};

	vdec_gcon@16000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "syscon";
		phandle = <0x65>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_mbist_ctrl@16001000 {
		compatible = "mediatek,vdec_mbist_ctrl";
		reg = <0x0 0x16001000 0x0 0x1000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0xf3 0x8>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "syscon";
		phandle = <0x67>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	venc_jpg@17030000 {
		clock-names = "MT_CG_VENC_JPGENC";
		clocks = <0x67 0x2>;
		compatible = "mediatek,venc_jpg";
		interrupts = <0x0 0xf5 0x8>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x11d 0x8>;
		memory-region = <0x68>;
		phandle = <0xe1>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};
};
